<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 19 23:26:03 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6340</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6276</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>30.718(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.483</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.154</td>
</tr>
<tr>
<td>2</td>
<td>4.704</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.933</td>
</tr>
<tr>
<td>3</td>
<td>4.892</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.745</td>
</tr>
<tr>
<td>4</td>
<td>5.098</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.539</td>
</tr>
<tr>
<td>5</td>
<td>5.459</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.178</td>
</tr>
<tr>
<td>6</td>
<td>5.563</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.074</td>
</tr>
<tr>
<td>7</td>
<td>5.715</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.922</td>
</tr>
<tr>
<td>8</td>
<td>5.777</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.860</td>
</tr>
<tr>
<td>9</td>
<td>5.783</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.854</td>
</tr>
<tr>
<td>10</td>
<td>5.797</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.840</td>
</tr>
<tr>
<td>11</td>
<td>5.874</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.763</td>
</tr>
<tr>
<td>12</td>
<td>5.885</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.752</td>
</tr>
<tr>
<td>13</td>
<td>6.090</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.547</td>
</tr>
<tr>
<td>14</td>
<td>6.219</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.418</td>
</tr>
<tr>
<td>15</td>
<td>6.272</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.365</td>
</tr>
<tr>
<td>16</td>
<td>6.297</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.340</td>
</tr>
<tr>
<td>17</td>
<td>6.352</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_30_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.285</td>
</tr>
<tr>
<td>18</td>
<td>6.459</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.178</td>
</tr>
<tr>
<td>19</td>
<td>6.516</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.121</td>
</tr>
<tr>
<td>20</td>
<td>6.549</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.088</td>
</tr>
<tr>
<td>21</td>
<td>6.750</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.887</td>
</tr>
<tr>
<td>22</td>
<td>6.911</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.726</td>
</tr>
<tr>
<td>23</td>
<td>6.960</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.677</td>
</tr>
<tr>
<td>24</td>
<td>6.964</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.673</td>
</tr>
<tr>
<td>25</td>
<td>7.011</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.626</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.449</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s/AD[8]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>2</td>
<td>0.569</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>3</td>
<td>0.589</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>4</td>
<td>0.704</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_29_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s/DI[29]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.864</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>2</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>3</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>4</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>5</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>6</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>7</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>8</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>9</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>10</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>11</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>12</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>13</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>14</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>15</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>16</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>17</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>18</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>19</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>20</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>21</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>22</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>23</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>24</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>25</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>2</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>3</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>4</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>5</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>6</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>7</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>8</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>9</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>10</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>11</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>12</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>13</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>14</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>15</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>16</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>17</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>18</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>19</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>20</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>21</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>22</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>23</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>24</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>25</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>32.822</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1080_s3/I1</td>
</tr>
<tr>
<td>33.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1080_s3/F</td>
</tr>
<tr>
<td>33.454</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1080_s0/I3</td>
</tr>
<tr>
<td>34.486</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1080_s0/F</td>
</tr>
<tr>
<td>34.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.196, 31.709%; route: 21.500, 66.866%; tC2Q: 0.458, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>32.012</td>
<td>2.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s3/I1</td>
</tr>
<tr>
<td>32.814</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s3/F</td>
</tr>
<tr>
<td>33.232</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s0/I3</td>
</tr>
<tr>
<td>34.264</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s0/F</td>
</tr>
<tr>
<td>34.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.372, 32.480%; route: 21.103, 66.085%; tC2Q: 0.458, 1.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>32.007</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s3/I1</td>
</tr>
<tr>
<td>33.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s3/F</td>
</tr>
<tr>
<td>33.045</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s0/I3</td>
</tr>
<tr>
<td>34.077</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s0/F</td>
</tr>
<tr>
<td>34.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.602, 33.397%; route: 20.685, 65.159%; tC2Q: 0.458, 1.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>32.012</td>
<td>2.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s3/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s3/F</td>
</tr>
<tr>
<td>32.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s0/I3</td>
</tr>
<tr>
<td>33.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s0/F</td>
</tr>
<tr>
<td>33.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.392, 32.948%; route: 20.689, 65.598%; tC2Q: 0.458, 1.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.033</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s3/I1</td>
</tr>
<tr>
<td>32.059</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s3/F</td>
</tr>
<tr>
<td>32.478</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s0/I3</td>
</tr>
<tr>
<td>33.510</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s0/F</td>
</tr>
<tr>
<td>33.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.596, 33.984%; route: 20.124, 64.546%; tC2Q: 0.458, 1.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.337</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s3/I1</td>
</tr>
<tr>
<td>32.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s3/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s0/I3</td>
</tr>
<tr>
<td>33.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s0/F</td>
</tr>
<tr>
<td>33.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.602, 34.117%; route: 20.014, 64.408%; tC2Q: 0.458, 1.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.528</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s3/I1</td>
</tr>
<tr>
<td>31.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s3/F</td>
</tr>
<tr>
<td>32.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s0/I3</td>
</tr>
<tr>
<td>33.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s0/F</td>
</tr>
<tr>
<td>33.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.459, 33.823%; route: 20.005, 64.695%; tC2Q: 0.458, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.522</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1076_s3/I1</td>
</tr>
<tr>
<td>32.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1076_s3/F</td>
</tr>
<tr>
<td>32.566</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1076_s0/I3</td>
</tr>
<tr>
<td>33.192</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1076_s0/F</td>
</tr>
<tr>
<td>33.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.789, 31.719%; route: 20.613, 66.796%; tC2Q: 0.458, 1.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.522</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1077_s3/I1</td>
</tr>
<tr>
<td>32.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1077_s3/F</td>
</tr>
<tr>
<td>32.154</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1077_s0/I3</td>
</tr>
<tr>
<td>33.186</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1077_s0/F</td>
</tr>
<tr>
<td>33.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.196, 33.045%; route: 20.200, 65.470%; tC2Q: 0.458, 1.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.522</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s3/I1</td>
</tr>
<tr>
<td>32.344</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s3/F</td>
</tr>
<tr>
<td>32.350</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s0/I3</td>
</tr>
<tr>
<td>33.172</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s0/F</td>
</tr>
<tr>
<td>33.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.182, 33.014%; route: 20.200, 65.499%; tC2Q: 0.458, 1.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.033</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s3/I1</td>
</tr>
<tr>
<td>32.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s3/F</td>
</tr>
<tr>
<td>32.469</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s0/I3</td>
</tr>
<tr>
<td>33.095</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s0/F</td>
</tr>
<tr>
<td>33.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.263, 33.361%; route: 20.042, 65.149%; tC2Q: 0.458, 1.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.256</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s7/I1</td>
</tr>
<tr>
<td>29.355</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s7/F</td>
</tr>
<tr>
<td>31.985</td>
<td>2.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1055_s0/I1</td>
</tr>
<tr>
<td>33.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1055_s0/F</td>
</tr>
<tr>
<td>33.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.110, 32.875%; route: 20.184, 65.635%; tC2Q: 0.458, 1.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.020</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s3/I1</td>
</tr>
<tr>
<td>32.052</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s3/F</td>
</tr>
<tr>
<td>32.057</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s0/I3</td>
</tr>
<tr>
<td>32.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s0/F</td>
</tr>
<tr>
<td>32.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.392, 34.018%; route: 19.697, 64.481%; tC2Q: 0.458, 1.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.560</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s3/I1</td>
</tr>
<tr>
<td>31.382</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s3/F</td>
</tr>
<tr>
<td>31.718</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s0/I3</td>
</tr>
<tr>
<td>32.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s0/F</td>
</tr>
<tr>
<td>32.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.392, 34.162%; route: 19.569, 64.331%; tC2Q: 0.458, 1.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>31.033</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s3/I1</td>
</tr>
<tr>
<td>31.659</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s3/F</td>
</tr>
<tr>
<td>31.665</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s0/I3</td>
</tr>
<tr>
<td>32.697</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s0/F</td>
</tr>
<tr>
<td>32.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.196, 33.577%; route: 19.711, 64.913%; tC2Q: 0.458, 1.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.535</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s3/I1</td>
</tr>
<tr>
<td>31.634</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s3/F</td>
</tr>
<tr>
<td>31.640</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s0/I3</td>
</tr>
<tr>
<td>32.672</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s0/F</td>
</tr>
<tr>
<td>32.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.669, 35.164%; route: 19.213, 63.325%; tC2Q: 0.458, 1.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.556</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I1</td>
</tr>
<tr>
<td>31.182</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>31.518</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s0/I3</td>
</tr>
<tr>
<td>32.617</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s0/F</td>
</tr>
<tr>
<td>32.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_30_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.263, 33.887%; route: 19.564, 64.600%; tC2Q: 0.458, 1.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.373</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s3/I1</td>
</tr>
<tr>
<td>31.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s3/F</td>
</tr>
<tr>
<td>31.478</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s0/I3</td>
</tr>
<tr>
<td>32.510</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s0/F</td>
</tr>
<tr>
<td>32.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.669, 35.352%; route: 19.051, 63.129%; tC2Q: 0.458, 1.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s95/F</td>
</tr>
<tr>
<td>22.151</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s65/I0</td>
</tr>
<tr>
<td>23.109</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s65/COUT</td>
</tr>
<tr>
<td>23.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s66/CIN</td>
</tr>
<tr>
<td>23.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s66/COUT</td>
</tr>
<tr>
<td>23.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s67/CIN</td>
</tr>
<tr>
<td>23.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s67/COUT</td>
</tr>
<tr>
<td>23.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s68/CIN</td>
</tr>
<tr>
<td>23.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s68/COUT</td>
</tr>
<tr>
<td>23.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s69/CIN</td>
</tr>
<tr>
<td>23.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s69/COUT</td>
</tr>
<tr>
<td>23.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s70/CIN</td>
</tr>
<tr>
<td>23.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s70/COUT</td>
</tr>
<tr>
<td>23.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s71/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s71/COUT</td>
</tr>
<tr>
<td>23.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s72/CIN</td>
</tr>
<tr>
<td>23.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s72/COUT</td>
</tr>
<tr>
<td>23.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s73/CIN</td>
</tr>
<tr>
<td>23.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s73/COUT</td>
</tr>
<tr>
<td>23.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s74/CIN</td>
</tr>
<tr>
<td>23.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s74/COUT</td>
</tr>
<tr>
<td>23.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s75/CIN</td>
</tr>
<tr>
<td>23.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s75/COUT</td>
</tr>
<tr>
<td>23.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s76/CIN</td>
</tr>
<tr>
<td>23.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s76/COUT</td>
</tr>
<tr>
<td>23.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s77/CIN</td>
</tr>
<tr>
<td>23.793</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s77/COUT</td>
</tr>
<tr>
<td>23.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s78/CIN</td>
</tr>
<tr>
<td>23.850</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s78/COUT</td>
</tr>
<tr>
<td>23.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s79/CIN</td>
</tr>
<tr>
<td>23.907</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s79/COUT</td>
</tr>
<tr>
<td>23.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s80/CIN</td>
</tr>
<tr>
<td>23.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s80/COUT</td>
</tr>
<tr>
<td>23.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s81/CIN</td>
</tr>
<tr>
<td>24.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s81/COUT</td>
</tr>
<tr>
<td>24.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s82/CIN</td>
</tr>
<tr>
<td>24.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s82/COUT</td>
</tr>
<tr>
<td>24.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s83/CIN</td>
</tr>
<tr>
<td>24.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s83/COUT</td>
</tr>
<tr>
<td>24.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s84/CIN</td>
</tr>
<tr>
<td>24.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s84/COUT</td>
</tr>
<tr>
<td>24.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s85/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s85/COUT</td>
</tr>
<tr>
<td>24.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s86/CIN</td>
</tr>
<tr>
<td>24.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s86/COUT</td>
</tr>
<tr>
<td>24.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s87/CIN</td>
</tr>
<tr>
<td>24.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s87/COUT</td>
</tr>
<tr>
<td>24.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s88/CIN</td>
</tr>
<tr>
<td>24.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s88/COUT</td>
</tr>
<tr>
<td>24.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s89/CIN</td>
</tr>
<tr>
<td>24.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s89/COUT</td>
</tr>
<tr>
<td>24.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s90/CIN</td>
</tr>
<tr>
<td>24.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s90/COUT</td>
</tr>
<tr>
<td>24.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s91/CIN</td>
</tr>
<tr>
<td>24.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s91/COUT</td>
</tr>
<tr>
<td>24.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s92/CIN</td>
</tr>
<tr>
<td>24.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s92/COUT</td>
</tr>
<tr>
<td>24.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s93/CIN</td>
</tr>
<tr>
<td>24.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s93/COUT</td>
</tr>
<tr>
<td>24.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s94/CIN</td>
</tr>
<tr>
<td>24.759</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n608_s94/COUT</td>
</tr>
<tr>
<td>25.714</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s5/I2</td>
</tr>
<tr>
<td>26.746</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>78</td>
<td>R24C43[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s5/F</td>
</tr>
<tr>
<td>29.439</td>
<td>2.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s4/I3</td>
</tr>
<tr>
<td>30.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s4/F</td>
</tr>
<tr>
<td>31.827</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s0/I2</td>
</tr>
<tr>
<td>32.453</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s0/F</td>
</tr>
<tr>
<td>32.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.844, 32.681%; route: 19.819, 65.798%; tC2Q: 0.458, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.560</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1060_s3/I1</td>
</tr>
<tr>
<td>31.382</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1060_s3/F</td>
</tr>
<tr>
<td>31.388</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1060_s0/I3</td>
</tr>
<tr>
<td>32.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1060_s0/F</td>
</tr>
<tr>
<td>32.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.392, 34.538%; route: 19.238, 63.939%; tC2Q: 0.458, 1.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.556</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1057_s3/I1</td>
</tr>
<tr>
<td>31.182</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1057_s3/F</td>
</tr>
<tr>
<td>31.187</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1057_s0/I3</td>
</tr>
<tr>
<td>32.219</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1057_s0/F</td>
</tr>
<tr>
<td>32.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.196, 34.114%; route: 19.233, 64.353%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.199</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s3/I1</td>
</tr>
<tr>
<td>31.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s3/F</td>
</tr>
<tr>
<td>31.026</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s0/I3</td>
</tr>
<tr>
<td>32.058</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s0/F</td>
</tr>
<tr>
<td>32.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.392, 34.958%; route: 18.876, 63.500%; tC2Q: 0.458, 1.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.556</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s3/I1</td>
</tr>
<tr>
<td>31.378</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s3/F</td>
</tr>
<tr>
<td>31.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s0/I3</td>
</tr>
<tr>
<td>32.009</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s0/F</td>
</tr>
<tr>
<td>32.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.986, 33.648%; route: 19.233, 64.808%; tC2Q: 0.458, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.213</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>30.551</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s3/I1</td>
</tr>
<tr>
<td>31.177</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s3/F</td>
</tr>
<tr>
<td>31.182</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s0/I3</td>
</tr>
<tr>
<td>32.004</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s0/F</td>
</tr>
<tr>
<td>32.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.986, 33.653%; route: 19.229, 64.803%; tC2Q: 0.458, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>5.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C25</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>8.325</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_3_s/DO[2]</td>
</tr>
<tr>
<td>9.784</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/I0</td>
</tr>
<tr>
<td>10.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s1/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_42_G[0]_s0/F</td>
</tr>
<tr>
<td>14.580</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/I1</td>
</tr>
<tr>
<td>15.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.795</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[17]</td>
</tr>
<tr>
<td>19.077</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>21.189</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>21.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>22.619</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>23.577</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>23.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>23.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>23.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>23.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>24.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>24.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>24.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>24.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>24.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>24.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>24.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>24.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>24.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>24.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>24.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>24.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>24.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>24.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>24.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>24.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>24.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>24.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>24.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>24.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>24.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>24.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>24.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>25.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>25.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>25.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>25.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>25.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>25.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>25.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>27.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s5/F</td>
</tr>
<tr>
<td>28.587</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/I2</td>
</tr>
<tr>
<td>29.212</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s6/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s3/I1</td>
</tr>
<tr>
<td>30.440</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s3/F</td>
</tr>
<tr>
<td>30.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s0/I3</td>
</tr>
<tr>
<td>31.958</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s0/F</td>
</tr>
<tr>
<td>31.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.438, 35.231%; route: 18.730, 63.222%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R8C23[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>2.180</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R22C11[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 42.657%; tC2Q: 0.333, 57.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R22C11[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_29_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_29_s0/Q</td>
</tr>
<tr>
<td>2.441</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem_data_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.531, 61.436%; tC2Q: 0.333, 38.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s8/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n18_s1/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n18_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n441_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n441_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n495_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n495_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n274_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n274_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1074_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1074_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C19[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n994_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n994_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n71_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n71_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n34_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n34_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n27_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n27_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n14_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n14_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n12_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n12_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n66_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n66_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n46_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n46_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n9_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n9_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2226</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2226</td>
<td>clk_i_d</td>
<td>4.483</td>
<td>0.262</td>
</tr>
<tr>
<td>1447</td>
<td>neorv32_inst/rstn_sys</td>
<td>22.839</td>
<td>3.293</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>31.172</td>
<td>2.946</td>
</tr>
<tr>
<td>236</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>18.198</td>
<td>6.256</td>
</tr>
<tr>
<td>144</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>16.974</td>
<td>6.219</td>
</tr>
<tr>
<td>110</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>22.307</td>
<td>6.526</td>
</tr>
<tr>
<td>86</td>
<td>neorv32_inst/iodev_req[1].rw</td>
<td>22.097</td>
<td>6.030</td>
</tr>
<tr>
<td>86</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n8119_4</td>
<td>21.930</td>
<td>4.098</td>
</tr>
<tr>
<td>80</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_9</td>
<td>20.317</td>
<td>3.118</td>
</tr>
<tr>
<td>79</td>
<td>neorv32_inst/iodev_req[1].addr[4]</td>
<td>12.918</td>
<td>8.149</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
