\hypertarget{stm32f0xx__hal__dma__ex_8h_source}{}\doxysection{stm32f0xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h}
\label{stm32f0xx__hal__dma__ex_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_dma\_ex.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_dma\_ex.h}}
\mbox{\hyperlink{stm32f0xx__hal__dma__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F0xx\_HAL\_DMA\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F0xx\_HAL\_DMA\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal__def_8h}{stm32f0xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00040}00040\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00041}00041\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00045}00045\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL1\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00046}00046\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL2\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x10000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00047}00047\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL3\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00048}00048\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL4\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x30000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00049}00049\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL5\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x40000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00050}00050\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00051}00051\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL6\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x50000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00052}00052\ \textcolor{preprocessor}{\#define\ DMA1\_CHANNEL7\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x60000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00053}00053\ \textcolor{preprocessor}{\#define\ DMA2\_CHANNEL1\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00054}00054\ \textcolor{preprocessor}{\#define\ DMA2\_CHANNEL2\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x10000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00055}00055\ \textcolor{preprocessor}{\#define\ DMA2\_CHANNEL3\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00056}00056\ \textcolor{preprocessor}{\#define\ DMA2\_CHANNEL4\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x30000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00057}00057\ \textcolor{preprocessor}{\#define\ DMA2\_CHANNEL5\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x40000000\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00058}00058\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00060}00060\ \textcolor{comment}{/******************\ DMA1\ remap\ bit\ field\ definition********************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00061}00061\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00062}00062\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00063}00063\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_ADC\ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_ADC)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00064}00064\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_TIM17\_CH1\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_TIM17\_CH1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00065}00065\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_TIM17\_UP\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_TIM17\_UP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00066}00066\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART1\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART1\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00067}00067\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART2\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART2\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00068}00068\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART3\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART3\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00069}00069\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART4\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART4\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00070}00070\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART5\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART5\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00071}00071\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART6\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART6\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00072}00072\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00073}00073\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART7\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART7\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00074}00074\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH1\_USART8\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL1\_RMP\ |\ DMA1\_CSELR\_CH1\_USART8\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00075}00075\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00077}00077\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00079}00079\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_ADC\ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_ADC)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00080}00080\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_I2C1\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_I2C1\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00081}00081\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_SPI1\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_SPI1\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00082}00082\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_TIM1\_CH1\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_TIM1\_CH1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00083}00083\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_TIM17\_CH1\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_TIM17\_CH1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00084}00084\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_TIM17\_UP\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_TIM17\_UP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00085}00085\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART1\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART1\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00086}00086\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART2\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART2\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART3\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART3\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00088}00088\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART4\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART4\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00089}00089\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART5\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART5\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART6\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART6\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00091}00091\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00092}00092\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART7\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART7\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00093}00093\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH2\_USART8\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL2\_RMP\ |\ DMA1\_CSELR\_CH2\_USART8\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00094}00094\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00096}00096\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 3\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00097}00097\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00098}00098\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_TIM6\_UP\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_TIM6\_UP)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00099}00099\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00100}00100\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_DAC\_CH1\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_DAC\_CH1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00101}00101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_I2C1\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_I2C1\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00103}00103\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_SPI1\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_SPI1\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_TIM1\_CH2\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_TIM1\_CH2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00105}00105\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00106}00106\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_TIM2\_CH2\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_TIM2\_CH2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00107}00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00108}00108\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_TIM16\_CH1\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_TIM16\_CH1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_TIM16\_UP\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_TIM16\_UP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART1\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART1\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART2\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART2\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00112}00112\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART3\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART3\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00113}00113\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART4\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART4\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00114}00114\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART5\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART5\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00115}00115\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART6\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART6\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00116}00116\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART7\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART7\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00118}00118\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH3\_USART8\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL3\_RMP\ |\ DMA1\_CSELR\_CH3\_USART8\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00119}00119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00121}00121\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_TIM7\_UP\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_TIM7\_UP)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00124}00124\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_DAC\_CH2\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_DAC\_CH2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00126}00126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00127}00127\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_I2C2\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_I2C2\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00128}00128\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_SPI2\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_SPI2\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00129}00129\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_TIM2\_CH4\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_TIM2\_CH4)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00131}00131\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00132}00132\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_TIM3\_CH1\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_TIM3\_CH1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00133}00133\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_TIM3\_TRIG\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_TIM3\_TRIG)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00134}00134\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_TIM16\_CH1\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_TIM16\_CH1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_TIM16\_UP\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_TIM16\_UP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00136}00136\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART1\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART1\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00137}00137\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART2\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART2\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART3\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART3\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART4\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART4\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00140}00140\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART5\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART5\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00141}00141\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART6\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART6\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00142}00142\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART7\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART7\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00144}00144\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH4\_USART8\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL4\_RMP\ |\ DMA1\_CSELR\_CH4\_USART8\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00145}00145\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00147}00147\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00148}00148\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00149}00149\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_I2C2\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_I2C2\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_SPI2\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_SPI2\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00151}00151\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_TIM1\_CH3\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_TIM1\_CH3)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00152}00152\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART1\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART1\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00153}00153\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART2\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART2\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00154}00154\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART3\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART3\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00155}00155\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART4\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART4\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART5\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART5\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00157}00157\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART6\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART6\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00158}00158\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART7\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART7\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH5\_USART8\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL5\_RMP\ |\ DMA1\_CSELR\_CH5\_USART8\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00161}00161\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00163}00163\ \textcolor{preprocessor}{\#if\ !defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00164}00164\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 6\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_I2C1\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_I2C1\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_SPI2\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_SPI2\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00168}00168\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM1\_CH1\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM1\_CH1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM1\_CH2\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM1\_CH2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00170}00170\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM1\_CH3\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM1\_CH3)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM3\_CH1\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM3\_CH1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00172}00172\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM3\_TRIG\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM3\_TRIG)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00173}00173\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM16\_CH1\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM16\_CH1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00174}00174\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_TIM16\_UP\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_TIM16\_UP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART1\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART1\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART2\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART2\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART3\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART3\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART4\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART4\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART5\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART5\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART6\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART6\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART7\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART7\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH6\_USART8\_RX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL6\_RMP\ |\ DMA1\_CSELR\_CH6\_USART8\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00183}00183\ \textcolor{comment}{/*\ DMA1\ -\/\ Channel\ 7\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00184}00184\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_I2C1\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_I2C1\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00186}00186\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_SPI2\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_SPI2\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00187}00187\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_TIM2\_CH2\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_TIM2\_CH2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_TIM2\_CH4\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_TIM2\_CH4)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00189}00189\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_TIM17\_CH1\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_TIM17\_CH1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_TIM17\_UP\ \ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_TIM17\_UP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART1\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART1\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART2\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART2\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART3\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART3\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART4\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART4\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART5\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART5\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART6\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART6\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART7\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART7\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ HAL\_DMA1\_CH7\_USART8\_TX\ \ \ \ (uint32\_t)\ (DMA1\_CHANNEL7\_RMP\ |\ DMA1\_CSELR\_CH7\_USART8\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00200}00200\ \textcolor{comment}{/******************\ DMA2\ remap\ bit\ field\ definition********************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00201}00201\ \textcolor{comment}{/*\ DMA2\ -\/\ Channel\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_I2C2\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_I2C2\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART1\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART1\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART2\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART2\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART3\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART3\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART4\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART4\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART5\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART5\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART6\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART6\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART7\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART7\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH1\_USART8\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL1\_RMP\ |\ DMA2\_CSELR\_CH1\_USART8\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00212}00212\ \textcolor{comment}{/*\ DMA2\ -\/\ Channel\ 2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00213}00213\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_I2C2\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_I2C2\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00215}00215\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART1\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART1\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART2\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART2\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART3\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART3\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART4\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART4\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00219}00219\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART5\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART5\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART6\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART6\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART7\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART7\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH2\_USART8\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL2\_RMP\ |\ DMA2\_CSELR\_CH2\_USART8\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00223}00223\ \textcolor{comment}{/*\ DMA2\ -\/\ Channel\ 3\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00225}00225\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_TIM6\_UP\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_TIM6\_UP)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00226}00226\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_DAC\_CH1\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_DAC\_CH1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_SPI1\_RX\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_SPI1\_RX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00228}00228\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART1\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART1\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART2\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART2\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART3\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART3\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00231}00231\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART4\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART4\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00232}00232\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART5\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART5\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART6\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART6\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00234}00234\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART7\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART7\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00235}00235\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH3\_USART8\_RX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL3\_RMP\ |\ DMA2\_CSELR\_CH3\_USART8\_RX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00236}00236\ \textcolor{comment}{/*\ DMA2\ -\/\ Channel\ 4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00237}00237\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00238}00238\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_TIM7\_UP\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_TIM7\_UP)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_DAC\_CH2\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_DAC\_CH2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_SPI1\_TX\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_SPI1\_TX)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART1\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART1\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART2\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART2\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART3\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART3\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART4\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART4\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART5\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART5\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00246}00246\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART6\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART6\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART7\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART7\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00248}00248\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH4\_USART8\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL4\_RMP\ |\ DMA2\_CSELR\_CH4\_USART8\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00249}00249\ \textcolor{comment}{/*\ DMA2\ -\/\ Channel\ 5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00250}00250\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_DEFAULT\ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_DEFAULT)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00251}00251\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_ADC\ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_ADC)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART1\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART1\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART2\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART2\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART3\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART3\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART4\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART4\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00256}00256\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART5\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART5\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00257}00257\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART6\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART6\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00258}00258\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART7\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART7\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ HAL\_DMA2\_CH5\_USART8\_TX\ \ \ \ (uint32\_t)\ (DMA2\_CHANNEL5\_RMP\ |\ DMA2\_CSELR\_CH5\_USART8\_TX)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00260}00260\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(STM32F030xC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00261}00261\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00262}00262\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ IS\_HAL\_DMA1\_REMAP(REQUEST)\ \ (((REQUEST)\ ==\ HAL\_DMA1\_CH1\_DEFAULT)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_ADC)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_TIM17\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00266}00266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_TIM17\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00268}00268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00269}00269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00270}00270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00271}00271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00272}00272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00273}00273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART7\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00274}00274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART8\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00276}00276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_ADC)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00277}00277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_I2C1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00278}00278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_SPI1\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00279}00279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_TIM1\_CH1)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_I2C1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_TIM17\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_TIM17\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00283}00283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART7\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00290}00290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART8\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00291}00291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00292}00292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM6\_UP)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00293}00293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_DAC\_CH1)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_I2C1\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_SPI1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM1\_CH2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00297}00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM2\_CH2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM16\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00299}00299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM16\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00302}00302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00304}00304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART7\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART8\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00308}00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM7\_UP)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_DAC\_CH2)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_I2C2\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_SPI2\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM2\_CH4)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM3\_CH1)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00315}00315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM3\_TRIG)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM16\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM16\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00319}00319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00320}00320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00321}00321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00322}00322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00323}00323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00324}00324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART7\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00325}00325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART8\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00326}00326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00327}00327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_I2C2\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00328}00328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_SPI2\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00329}00329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_TIM1\_CH3)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00330}00330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00331}00331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00332}00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00333}00333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00334}00334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00336}00336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART7\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00337}00337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART8\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00338}00338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00339}00339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_I2C1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00340}00340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_SPI2\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00341}00341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM1\_CH1)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM1\_CH2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM1\_CH3)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM3\_CH1)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM3\_TRIG)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00346}00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM16\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00347}00347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_TIM16\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00348}00348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00350}00350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00351}00351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00352}00352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00354}00354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART7\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH6\_USART8\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_I2C1\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_SPI2\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00359}00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_TIM2\_CH2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00360}00360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_TIM2\_CH4)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00361}00361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_TIM17\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00362}00362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_TIM17\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00363}00363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00364}00364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00365}00365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00366}00366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00367}00367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00368}00368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00369}00369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART7\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00370}00370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH7\_USART8\_TX))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00372}00372\ \textcolor{preprocessor}{\#define\ IS\_HAL\_DMA2\_REMAP(REQUEST)\ \ (((REQUEST)\ ==\ HAL\_DMA2\_CH1\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00373}00373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_I2C2\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00374}00374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00375}00375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00376}00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00379}00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART7\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00381}00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH1\_USART8\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00382}00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00383}00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_I2C2\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00384}00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00385}00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00386}00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00387}00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00388}00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00389}00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00390}00390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART7\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00391}00391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH2\_USART8\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_TIM6\_UP)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00394}00394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_DAC\_CH1)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00395}00395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_SPI1\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00398}00398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00399}00399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00400}00400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00402}00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART7\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00403}00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH3\_USART8\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00405}00405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_TIM7\_UP)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00406}00406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_DAC\_CH2)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00407}00407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_SPI1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00408}00408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00409}00409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00410}00410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00411}00411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00412}00412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00413}00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00414}00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART7\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00415}00415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH4\_USART8\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00416}00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00417}00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_ADC)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00418}00418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00419}00419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART7\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA2\_CH5\_USART8\_TX\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00426}00426\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00428}00428\ \textcolor{preprocessor}{\#if\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00429}00429\ \textcolor{preprocessor}{\#define\ IS\_HAL\_DMA1\_REMAP(REQUEST)\ \ (((REQUEST)\ ==\ HAL\_DMA1\_CH1\_DEFAULT)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00430}00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_ADC)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00431}00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_TIM17\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00432}00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_TIM17\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00433}00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00434}00434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00435}00435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00436}00436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00437}00437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00438}00438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH1\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00439}00439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00440}00440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_ADC)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00441}00441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_I2C1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00442}00442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_SPI1\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00443}00443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_TIM1\_CH1)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00444}00444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_I2C1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00445}00445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_TIM17\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00446}00446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_TIM17\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00447}00447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00448}00448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00449}00449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00450}00450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00451}00451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00452}00452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH2\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00453}00453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00454}00454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM6\_UP)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00455}00455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_I2C1\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00456}00456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_SPI1\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00457}00457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM1\_CH2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00458}00458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM16\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00459}00459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_TIM16\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00460}00460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00461}00461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00462}00462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00463}00463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00464}00464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00465}00465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH3\_USART6\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00466}00466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00467}00467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM7\_UP)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00468}00468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_I2C2\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00469}00469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_SPI2\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00470}00470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM3\_CH1)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00471}00471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM3\_TRIG)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00472}00472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM16\_CH1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00473}00473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_TIM16\_UP)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00474}00474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART1\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00475}00475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART2\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00476}00476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART3\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00477}00477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART4\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00478}00478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART5\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00479}00479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH4\_USART6\_TX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00480}00480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_DEFAULT)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00481}00481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_I2C2\_RX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00482}00482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_SPI2\_TX)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00483}00483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_TIM1\_CH3)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00484}00484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART1\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00485}00485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART2\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00486}00486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART3\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00487}00487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART4\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00488}00488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART5\_RX)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00489}00489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ HAL\_DMA1\_CH5\_USART6\_RX))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00490}00490\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00491}00491\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00495}00495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ \ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00497}00497\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00502}00502\ \textcolor{comment}{/*\ Interrupt\ \&\ Flag\ management\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00503}00503\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00504}00504\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00511}00511\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TC1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00512}00512\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TC2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00513}00513\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TC3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00514}00514\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TC4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00515}00515\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_TC5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00516}00516\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_TC6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00517}00517\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TC7)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00524}00524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00525}00525\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_HT1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00526}00526\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_HT2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00527}00527\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_HT3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00528}00528\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_HT4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00529}00529\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_HT5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00530}00530\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_HT6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00531}00531\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_HT7)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00532}00532\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00538}00538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00539}00539\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TE1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00540}00540\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TE2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00541}00541\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TE3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00542}00542\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TE4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00543}00543\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_TE5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00544}00544\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_TE6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00545}00545\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TE7)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00546}00546\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00552}00552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_GI\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00553}00553\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_GL1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00554}00554\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_GL2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00555}00555\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_GL3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00556}00556\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_GL4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00557}00557\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_GL5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00558}00558\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_GL6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00559}00559\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_GL7)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00560}00560\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00573}00573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ (DMA1-\/>ISR\ \&\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00574}00574\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (DMA1-\/>IFCR\ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00587}00587\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00588}00588\ \textcolor{preprocessor}{\#elif\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00595}00595\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TC1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00596}00596\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TC2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00597}00597\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TC3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00598}00598\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TC4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00599}00599\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_TC5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00600}00600\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_TC6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00601}00601\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel7))?\ DMA\_FLAG\_TC7\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00602}00602\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_TC1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00603}00603\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_TC2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00604}00604\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_TC3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00605}00605\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_TC4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00606}00606\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TC5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00614}00614\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_HT1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00615}00615\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_HT2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00616}00616\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_HT3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00617}00617\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_HT4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00618}00618\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_HT5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00619}00619\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_HT6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00620}00620\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel7))?\ DMA\_FLAG\_HT7\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00621}00621\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_HT1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00622}00622\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_HT2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00623}00623\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_HT3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00624}00624\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_HT4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00625}00625\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_HT5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00633}00633\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TE1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00634}00634\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TE2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00635}00635\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TE3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00636}00636\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TE4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00637}00637\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_TE5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00638}00638\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_TE6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00639}00639\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel7))?\ DMA\_FLAG\_TE7\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00640}00640\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_TE1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00641}00641\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_TE2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00642}00642\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_TE3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00643}00643\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_TE4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00644}00644\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TE5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_GI\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00652}00652\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_GL1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00653}00653\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_GL2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00654}00654\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_GL3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00655}00655\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_GL4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00656}00656\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_GL5\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00657}00657\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_GL6\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00658}00658\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel7))?\ DMA\_FLAG\_GL7\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00659}00659\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_GL1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00660}00660\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_GL2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00661}00661\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_GL3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00662}00662\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_GL4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00663}00663\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_GL5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00664}00664\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00677}00677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00678}00678\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)DMA1\_Channel7)?\ (DMA2-\/>ISR\ \&\ (\_\_FLAG\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00679}00679\ \textcolor{preprocessor}{\ \ (DMA1-\/>ISR\ \&\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00692}00692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00693}00693\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)DMA1\_Channel7)?\ (DMA2-\/>IFCR\ =\ (\_\_FLAG\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00694}00694\ \textcolor{preprocessor}{\ \ (DMA1-\/>IFCR\ =\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00695}00695\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00696}00696\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ STM32F030x8\_STM32F030xC\_STM32F031x6\_STM32F038xx\_STM32F051x8\_STM32F058xx\_STM32F070x6\_STM32F070xB\ Product\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00702}\mbox{\hyperlink{group___d_m_a_ex___exported___macros_gae3feef5ea50ff13a6a5b98cb353c87b0}{00702}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00703}00703\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TC1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00704}00704\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TC2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00705}00705\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TC3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00706}00706\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TC4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00707}00707\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TC5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00708}00708\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00714}\mbox{\hyperlink{group___d_m_a_ex___exported___macros_ga0095f5f3166a82bedc67744ac94acfba}{00714}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00715}00715\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_HT1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00716}00716\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_HT2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00717}00717\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_HT3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00718}00718\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_HT4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00719}00719\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_HT5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00726}\mbox{\hyperlink{group___d_m_a_ex___exported___macros_ga5e765bb3b1c5fc9f1b1abbbb764250bc}{00726}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00727}00727\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TE1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00728}00728\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TE2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00729}00729\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TE3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00730}00730\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TE4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00731}00731\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TE5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00732}00732\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00738}\mbox{\hyperlink{group___d_m_a_ex___exported___macros_ga718c628ea8c112c5b09bc61c52b86e75}{00738}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_GI\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00739}00739\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_GL1\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00740}00740\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_GL2\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00741}00741\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_GL3\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00742}00742\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_GL4\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00743}00743\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_GL5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00744}00744\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00757}\mbox{\hyperlink{group___d_m_a_ex___exported___macros_ga798d4b3b3fbd32b95540967bb35b35be}{00757}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ (DMA1-\/>ISR\ \&\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00758}00758\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00770}\mbox{\hyperlink{group___d_m_a_ex___exported___macros_gabc041fb1c85ea7a3af94e42470ef7f2a}{00770}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (DMA1-\/>IFCR\ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00772}00772\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00773}00773\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00774}00774\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00775}00775\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA1\_REMAP(\_\_REQUEST\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ do\ \{\ assert\_param(IS\_HAL\_DMA1\_REMAP(\_\_REQUEST\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA1-\/>CSELR\ \&=\ \string~(0x0FU\ <<\ (uint32\_t)(((\_\_REQUEST\_\_)\ >>\ 28U)\ *\ 4U));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00779}00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA1-\/>CSELR\ |=\ (uint32\_t)((\_\_REQUEST\_\_)\ \&\ 0x0FFFFFFFU);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00780}00780\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00781}00781\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00782}00782\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00783}00783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2\_REMAP(\_\_REQUEST\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00784}00784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ do\ \{\ assert\_param(IS\_HAL\_DMA2\_REMAP(\_\_REQUEST\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00785}00785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2-\/>CSELR\ \&=\ \string~(0x0FU\ <<\ (uint32\_t)(((\_\_REQUEST\_\_)\ >>\ 28U)\ *\ 4U));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00786}00786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2-\/>CSELR\ |=\ (uint32\_t)((\_\_REQUEST\_\_)\ \&\ 0x0FFFFFFFU);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00787}00787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00788}00788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00789}00789\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00790}00790\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00791}00791\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00804}00804\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00805}00805\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00806}00806\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00807}00807\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00808}00808\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F0xx\_HAL\_DMA\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__dma__ex_8h_source_l00809}00809\ }

\end{DoxyCode}
