<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s5pv210 › include › mach › regs-clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s5pv210/include/mach/regs-clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com/</span>
<span class="cm"> *</span>
<span class="cm"> * S5PV210 - Clock register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_CLOCK_H</span>
<span class="cp">#define __ASM_ARCH_REGS_CLOCK_H __FILE__</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cp">#define S5P_CLKREG(x)		(S3C_VA_SYS + (x))</span>

<span class="cp">#define S5P_APLL_LOCK		S5P_CLKREG(0x00)</span>
<span class="cp">#define S5P_MPLL_LOCK		S5P_CLKREG(0x08)</span>
<span class="cp">#define S5P_EPLL_LOCK		S5P_CLKREG(0x10)</span>
<span class="cp">#define S5P_VPLL_LOCK		S5P_CLKREG(0x20)</span>

<span class="cp">#define S5P_APLL_CON		S5P_CLKREG(0x100)</span>
<span class="cp">#define S5P_MPLL_CON		S5P_CLKREG(0x108)</span>
<span class="cp">#define S5P_EPLL_CON		S5P_CLKREG(0x110)</span>
<span class="cp">#define S5P_EPLL_CON1		S5P_CLKREG(0x114)</span>
<span class="cp">#define S5P_VPLL_CON		S5P_CLKREG(0x120)</span>

<span class="cp">#define S5P_CLK_SRC0		S5P_CLKREG(0x200)</span>
<span class="cp">#define S5P_CLK_SRC1		S5P_CLKREG(0x204)</span>
<span class="cp">#define S5P_CLK_SRC2		S5P_CLKREG(0x208)</span>
<span class="cp">#define S5P_CLK_SRC3		S5P_CLKREG(0x20C)</span>
<span class="cp">#define S5P_CLK_SRC4		S5P_CLKREG(0x210)</span>
<span class="cp">#define S5P_CLK_SRC5		S5P_CLKREG(0x214)</span>
<span class="cp">#define S5P_CLK_SRC6		S5P_CLKREG(0x218)</span>

<span class="cp">#define S5P_CLK_SRC_MASK0	S5P_CLKREG(0x280)</span>
<span class="cp">#define S5P_CLK_SRC_MASK1	S5P_CLKREG(0x284)</span>

<span class="cp">#define S5P_CLK_DIV0		S5P_CLKREG(0x300)</span>
<span class="cp">#define S5P_CLK_DIV1		S5P_CLKREG(0x304)</span>
<span class="cp">#define S5P_CLK_DIV2		S5P_CLKREG(0x308)</span>
<span class="cp">#define S5P_CLK_DIV3		S5P_CLKREG(0x30C)</span>
<span class="cp">#define S5P_CLK_DIV4		S5P_CLKREG(0x310)</span>
<span class="cp">#define S5P_CLK_DIV5		S5P_CLKREG(0x314)</span>
<span class="cp">#define S5P_CLK_DIV6		S5P_CLKREG(0x318)</span>
<span class="cp">#define S5P_CLK_DIV7		S5P_CLKREG(0x31C)</span>

<span class="cp">#define S5P_CLKGATE_MAIN0	S5P_CLKREG(0x400)</span>
<span class="cp">#define S5P_CLKGATE_MAIN1	S5P_CLKREG(0x404)</span>
<span class="cp">#define S5P_CLKGATE_MAIN2	S5P_CLKREG(0x408)</span>

<span class="cp">#define S5P_CLKGATE_PERI0	S5P_CLKREG(0x420)</span>
<span class="cp">#define S5P_CLKGATE_PERI1	S5P_CLKREG(0x424)</span>

<span class="cp">#define S5P_CLKGATE_SCLK0	S5P_CLKREG(0x440)</span>
<span class="cp">#define S5P_CLKGATE_SCLK1	S5P_CLKREG(0x444)</span>
<span class="cp">#define S5P_CLKGATE_IP0		S5P_CLKREG(0x460)</span>
<span class="cp">#define S5P_CLKGATE_IP1		S5P_CLKREG(0x464)</span>
<span class="cp">#define S5P_CLKGATE_IP2		S5P_CLKREG(0x468)</span>
<span class="cp">#define S5P_CLKGATE_IP3		S5P_CLKREG(0x46C)</span>
<span class="cp">#define S5P_CLKGATE_IP4		S5P_CLKREG(0x470)</span>

<span class="cp">#define S5P_CLKGATE_BLOCK	S5P_CLKREG(0x480)</span>
<span class="cp">#define S5P_CLKGATE_BUS0	S5P_CLKREG(0x484)</span>
<span class="cp">#define S5P_CLKGATE_BUS1	S5P_CLKREG(0x488)</span>
<span class="cp">#define S5P_CLK_OUT		S5P_CLKREG(0x500)</span>

<span class="cm">/* DIV/MUX STATUS */</span>
<span class="cp">#define S5P_CLKDIV_STAT0	S5P_CLKREG(0x1000)</span>
<span class="cp">#define S5P_CLKDIV_STAT1	S5P_CLKREG(0x1004)</span>
<span class="cp">#define S5P_CLKMUX_STAT0	S5P_CLKREG(0x1100)</span>
<span class="cp">#define S5P_CLKMUX_STAT1	S5P_CLKREG(0x1104)</span>

<span class="cm">/* CLKSRC0 */</span>
<span class="cp">#define S5P_CLKSRC0_MUX200_SHIFT	(16)</span>
<span class="cp">#define S5P_CLKSRC0_MUX200_MASK		(0x1 &lt;&lt; S5P_CLKSRC0_MUX200_SHIFT)</span>
<span class="cp">#define S5P_CLKSRC0_MUX166_MASK		(0x1&lt;&lt;20)</span>
<span class="cp">#define S5P_CLKSRC0_MUX133_MASK		(0x1&lt;&lt;24)</span>

<span class="cm">/* CLKSRC2 */</span>
<span class="cp">#define S5P_CLKSRC2_G3D_SHIFT           (0)</span>
<span class="cp">#define S5P_CLKSRC2_G3D_MASK            (0x3 &lt;&lt; S5P_CLKSRC2_G3D_SHIFT)</span>
<span class="cp">#define S5P_CLKSRC2_MFC_SHIFT           (4)</span>
<span class="cp">#define S5P_CLKSRC2_MFC_MASK            (0x3 &lt;&lt; S5P_CLKSRC2_MFC_SHIFT)</span>

<span class="cm">/* CLKSRC6*/</span>
<span class="cp">#define S5P_CLKSRC6_ONEDRAM_SHIFT       (24)</span>
<span class="cp">#define S5P_CLKSRC6_ONEDRAM_MASK        (0x3 &lt;&lt; S5P_CLKSRC6_ONEDRAM_SHIFT)</span>

<span class="cm">/* CLKDIV0 */</span>
<span class="cp">#define S5P_CLKDIV0_APLL_SHIFT		(0)</span>
<span class="cp">#define S5P_CLKDIV0_APLL_MASK		(0x7 &lt;&lt; S5P_CLKDIV0_APLL_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_A2M_SHIFT		(4)</span>
<span class="cp">#define S5P_CLKDIV0_A2M_MASK		(0x7 &lt;&lt; S5P_CLKDIV0_A2M_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_HCLK200_SHIFT	(8)</span>
<span class="cp">#define S5P_CLKDIV0_HCLK200_MASK	(0x7 &lt;&lt; S5P_CLKDIV0_HCLK200_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_PCLK100_SHIFT	(12)</span>
<span class="cp">#define S5P_CLKDIV0_PCLK100_MASK	(0x7 &lt;&lt; S5P_CLKDIV0_PCLK100_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_HCLK166_SHIFT	(16)</span>
<span class="cp">#define S5P_CLKDIV0_HCLK166_MASK	(0xF &lt;&lt; S5P_CLKDIV0_HCLK166_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_PCLK83_SHIFT	(20)</span>
<span class="cp">#define S5P_CLKDIV0_PCLK83_MASK		(0x7 &lt;&lt; S5P_CLKDIV0_PCLK83_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_HCLK133_SHIFT	(24)</span>
<span class="cp">#define S5P_CLKDIV0_HCLK133_MASK	(0xF &lt;&lt; S5P_CLKDIV0_HCLK133_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV0_PCLK66_SHIFT	(28)</span>
<span class="cp">#define S5P_CLKDIV0_PCLK66_MASK		(0x7 &lt;&lt; S5P_CLKDIV0_PCLK66_SHIFT)</span>

<span class="cm">/* CLKDIV2 */</span>
<span class="cp">#define S5P_CLKDIV2_G3D_SHIFT           (0)</span>
<span class="cp">#define S5P_CLKDIV2_G3D_MASK            (0xF &lt;&lt; S5P_CLKDIV2_G3D_SHIFT)</span>
<span class="cp">#define S5P_CLKDIV2_MFC_SHIFT           (4)</span>
<span class="cp">#define S5P_CLKDIV2_MFC_MASK            (0xF &lt;&lt; S5P_CLKDIV2_MFC_SHIFT)</span>

<span class="cm">/* CLKDIV6 */</span>
<span class="cp">#define S5P_CLKDIV6_ONEDRAM_SHIFT       (28)</span>
<span class="cp">#define S5P_CLKDIV6_ONEDRAM_MASK        (0xF &lt;&lt; S5P_CLKDIV6_ONEDRAM_SHIFT)</span>

<span class="cp">#define S5P_SWRESET		S5P_CLKREG(0x2000)</span>

<span class="cp">#define S5P_ARM_MCS_CON		S5P_CLKREG(0x6100)</span>

<span class="cm">/* Registers related to power management */</span>
<span class="cp">#define S5P_PWR_CFG		S5P_CLKREG(0xC000)</span>
<span class="cp">#define S5P_EINT_WAKEUP_MASK	S5P_CLKREG(0xC004)</span>
<span class="cp">#define S5P_WAKEUP_MASK		S5P_CLKREG(0xC008)</span>
<span class="cp">#define S5P_PWR_MODE		S5P_CLKREG(0xC00C)</span>
<span class="cp">#define S5P_NORMAL_CFG		S5P_CLKREG(0xC010)</span>
<span class="cp">#define S5P_IDLE_CFG		S5P_CLKREG(0xC020)</span>
<span class="cp">#define S5P_STOP_CFG		S5P_CLKREG(0xC030)</span>
<span class="cp">#define S5P_STOP_MEM_CFG	S5P_CLKREG(0xC034)</span>
<span class="cp">#define S5P_SLEEP_CFG		S5P_CLKREG(0xC040)</span>

<span class="cp">#define S5P_OSC_FREQ		S5P_CLKREG(0xC100)</span>
<span class="cp">#define S5P_OSC_STABLE		S5P_CLKREG(0xC104)</span>
<span class="cp">#define S5P_PWR_STABLE		S5P_CLKREG(0xC108)</span>
<span class="cp">#define S5P_MTC_STABLE		S5P_CLKREG(0xC110)</span>
<span class="cp">#define S5P_CLAMP_STABLE	S5P_CLKREG(0xC114)</span>

<span class="cp">#define S5P_WAKEUP_STAT		S5P_CLKREG(0xC200)</span>
<span class="cp">#define S5P_BLK_PWR_STAT	S5P_CLKREG(0xC204)</span>

<span class="cp">#define S5P_OTHERS		S5P_CLKREG(0xE000)</span>
<span class="cp">#define S5P_OM_STAT		S5P_CLKREG(0xE100)</span>
<span class="cp">#define S5P_HDMI_PHY_CONTROL	S5P_CLKREG(0xE804)</span>
<span class="cp">#define S5P_USB_PHY_CONTROL	S5P_CLKREG(0xE80C)</span>
<span class="cp">#define S5P_DAC_PHY_CONTROL	S5P_CLKREG(0xE810)</span>
<span class="cp">#define S5P_MIPI_DPHY_CONTROL(x) S5P_CLKREG(0xE814)</span>
<span class="cp">#define S5P_MIPI_DPHY_ENABLE	(1 &lt;&lt; 0)</span>
<span class="cp">#define S5P_MIPI_DPHY_SRESETN	(1 &lt;&lt; 1)</span>
<span class="cp">#define S5P_MIPI_DPHY_MRESETN	(1 &lt;&lt; 2)</span>

<span class="cp">#define S5P_INFORM0		S5P_CLKREG(0xF000)</span>
<span class="cp">#define S5P_INFORM1		S5P_CLKREG(0xF004)</span>
<span class="cp">#define S5P_INFORM2		S5P_CLKREG(0xF008)</span>
<span class="cp">#define S5P_INFORM3		S5P_CLKREG(0xF00C)</span>
<span class="cp">#define S5P_INFORM4		S5P_CLKREG(0xF010)</span>
<span class="cp">#define S5P_INFORM5		S5P_CLKREG(0xF014)</span>
<span class="cp">#define S5P_INFORM6		S5P_CLKREG(0xF018)</span>
<span class="cp">#define S5P_INFORM7		S5P_CLKREG(0xF01C)</span>

<span class="cp">#define S5P_RST_STAT		S5P_CLKREG(0xA000)</span>
<span class="cp">#define S5P_OSC_CON		S5P_CLKREG(0x8000)</span>
<span class="cp">#define S5P_MDNIE_SEL		S5P_CLKREG(0x7008)</span>
<span class="cp">#define S5P_MIPI_PHY_CON0	S5P_CLKREG(0x7200)</span>
<span class="cp">#define S5P_MIPI_PHY_CON1	S5P_CLKREG(0x7204)</span>

<span class="cp">#define S5P_IDLE_CFG_TL_MASK	(3 &lt;&lt; 30)</span>
<span class="cp">#define S5P_IDLE_CFG_TM_MASK	(3 &lt;&lt; 28)</span>
<span class="cp">#define S5P_IDLE_CFG_TL_ON	(2 &lt;&lt; 30)</span>
<span class="cp">#define S5P_IDLE_CFG_TM_ON	(2 &lt;&lt; 28)</span>
<span class="cp">#define S5P_IDLE_CFG_DIDLE	(1 &lt;&lt; 0)</span>

<span class="cp">#define S5P_CFG_WFI_CLEAN		(~(3 &lt;&lt; 8))</span>
<span class="cp">#define S5P_CFG_WFI_IDLE		(1 &lt;&lt; 8)</span>
<span class="cp">#define S5P_CFG_WFI_STOP		(2 &lt;&lt; 8)</span>
<span class="cp">#define S5P_CFG_WFI_SLEEP		(3 &lt;&lt; 8)</span>

<span class="cp">#define S5P_OTHER_SYS_INT		24</span>
<span class="cp">#define S5P_OTHER_STA_TYPE		23</span>
<span class="cp">#define S5P_OTHER_SYSC_INTOFF		(1 &lt;&lt; 0)</span>
<span class="cp">#define STA_TYPE_EXPON			0</span>
<span class="cp">#define STA_TYPE_SFR			1</span>

<span class="cp">#define S5P_PWR_STA_EXP_SCALE		0</span>
<span class="cp">#define S5P_PWR_STA_CNT			4</span>

<span class="cp">#define S5P_PWR_STABLE_COUNT		85500</span>

<span class="cp">#define S5P_SLEEP_CFG_OSC_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define S5P_SLEEP_CFG_USBOSC_EN		(1 &lt;&lt; 1)</span>

<span class="cm">/* OTHERS Resgister */</span>
<span class="cp">#define S5P_OTHERS_RET_IO		(1 &lt;&lt; 31)</span>
<span class="cp">#define S5P_OTHERS_RET_CF		(1 &lt;&lt; 30)</span>
<span class="cp">#define S5P_OTHERS_RET_MMC		(1 &lt;&lt; 29)</span>
<span class="cp">#define S5P_OTHERS_RET_UART		(1 &lt;&lt; 28)</span>
<span class="cp">#define S5P_OTHERS_USB_SIG_MASK		(1 &lt;&lt; 16)</span>

<span class="cm">/* S5P_DAC_CONTROL */</span>
<span class="cp">#define S5P_DAC_ENABLE			(1)</span>
<span class="cp">#define S5P_DAC_DISABLE			(0)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
