==39314== Cachegrind, a cache and branch-prediction profiler
==39314== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39314== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39314== Command: ./sift .
==39314== 
--39314-- warning: L3 cache found, using its data for the LL simulation.
--39314-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39314-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39314== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39314== (see section Limitations in user manual)
==39314== NOTE: further instances of this message will not be shown
==39314== 
==39314== I   refs:      3,167,698,658
==39314== I1  misses:            2,101
==39314== LLi misses:            1,990
==39314== I1  miss rate:          0.00%
==39314== LLi miss rate:          0.00%
==39314== 
==39314== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39314== D1  misses:       95,662,792  ( 83,188,961 rd   +  12,473,831 wr)
==39314== LLd misses:        3,706,489  (  1,935,748 rd   +   1,770,741 wr)
==39314== D1  miss rate:           9.8% (       12.3%     +         4.2%  )
==39314== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39314== 
==39314== LL refs:          95,664,893  ( 83,191,062 rd   +  12,473,831 wr)
==39314== LL misses:         3,708,479  (  1,937,738 rd   +   1,770,741 wr)
==39314== LL miss rate:            0.1% (        0.1%     +         0.6%  )
