/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Wednesday 8/20/14 13:22:12
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_tx_dma -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/326_Memory_Map_TX_DMA.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_DMA_SW_DEF
#define DEF_FXR_TX_DMA_SW_DEF

#define FXR_TOP_MAP					0x000000000000
#define FXR_TX_CI_FAST					(FXR_TOP_MAP + 0x000000000000)
#define FXR_RX_CI_FAST					(FXR_TOP_MAP + 0x000000400000)
#define FXR_TX_CI					(FXR_TOP_MAP + 0x000001000000)
#define FXR_TX_OTR					(FXR_TOP_MAP + 0x000001400000)
#define FXR_TX_DMA					(FXR_TOP_MAP + 0x000001800000)
#define FXR_RX_CI					(FXR_TOP_MAP + 0x000002000000)
#define FXR_RX_HP					(FXR_TOP_MAP + 0x000002200000)
#define FXR_RX_E2E					(FXR_TOP_MAP + 0x000002400000)
#define FXR_RX_DMA					(FXR_TOP_MAP + 0x000002600000)
#define FXR_RX_HIARB				(FXR_TOP_MAP + 0x000002800000)
#define FXR_HIFIS					(FXR_TOP_MAP + 0x000003000000)
#define FXR_LOCA					(FXR_TOP_MAP + 0x000003200000)
#define FXR_PCIM					(FXR_TOP_MAP + 0x000003400000)
#define FXR_PMON					(FXR_TOP_MAP + 0x000003500000)
#define FXR_SMA					(FXR_TOP_MAP + 0x000003600000)
#define FXR_LM					(FXR_TOP_MAP + 0x000003700000)
#define FXR_FC					(FXR_TOP_MAP + 0x000003800000)
#define FXR_MNH					(FXR_TOP_MAP + 0x000003880000)
#define FXR_AT					(FXR_TOP_MAP + 0x000004000000)
#define FXR_VNIC_WRAP				(FXR_TOP_MAP + 0x000005000000)
#ifndef FXR_TX_DMA
#define FXR_TX_DMA					0x000000000000
#endif
#define FXR_NUM_CONTEXTS				256
#define FXR_NUM_PIDS					4096
#define FXR_MAX_CONTEXT					255
#define FXR_TX_CONTEXT_ENTRIES				128
#define FXR_TX_CONTEXT_MAX				127
#define FXR_RX_CONTEXT_ENTRIES				16
#define FXR_RX_CONTEXT_MAX				15
#define FXR_NUM_SL					32
#define FXR_MAX_SL					31
#define FXR_TX_DMA_PKT_BUF_OFFSET			0
#define FXR_TX_DMA_PKT_BUF_ENTRIES			16384
#define FXR_TX_DMA_PKT_BUF_MAX				16383
#define FXR_TX_DMA_MTU_OFFSET				131072
/*
* Table #3 of 326_Memory_Map_TX_DMA.xml - TX_DMA_PKT_BUF_DBG
* Provides access to the TX DMA packet buffer for debug and diagnostic purposes. 
* The packet buffer must not be written during normal system operation.
*/
#define FXR_TX_DMA_PKT_BUF_DBG				(FXR_TX_DMA + 0x000000000000)
#define FXR_TX_DMA_PKT_BUF_DBG_RESETCSR			0x0000000000000000ull
#define FXR_TX_DMA_PKT_BUF_DBG_PKT_BUF_DATA_SHIFT	0
#define FXR_TX_DMA_PKT_BUF_DBG_PKT_BUF_DATA_MASK	0xFFFFFFFFFFFFFFFFull
#define FXR_TX_DMA_PKT_BUF_DBG_PKT_BUF_DATA_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #4 of 326_Memory_Map_TX_DMA.xml - FXR_TX_DMA_MAX_MTU
* This is an OTR CSR.
*/
#define FXR_TX_DMA_MAX_MTU				(FXR_TX_DMA + 0x000000020000)
#define FXR_TX_DMA_MAX_MTU_RESETCSR			0x0000000000001000ull
#define FXR_TX_DMA_MAX_MTU_MAX_MTU_SHIFT		0
#define FXR_TX_DMA_MAX_MTU_MAX_MTU_MASK			0x3FFFull
#define FXR_TX_DMA_MAX_MTU_MAX_MTU_SMASK		0x3FFFull

#endif 		/* DEF_FXR_TX_DMA_SW_DEF */
