Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 11:56:32 2025
| Host         : thinkopad running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.159        0.000                      0                  204        0.199        0.000                      0                  204        9.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.159        0.000                      0                  204        0.199        0.000                      0                  204        9.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.727ns  (logic 8.832ns (75.310%)  route 2.895ns (24.690%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    x_out_reg[8]_i_2_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.330 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.330    x_out_reg[12]_i_2_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.444 r  x_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.444    x_out_reg[14]_i_2_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.715 f  x_out_reg[15]_i_2/CO[0]
                         net (fo=1, routed)           1.105    16.820    x_out_reg[15]_i_2_n_3
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.401    17.221 r  x_out[15]_i_1/O
                         net (fo=1, routed)           0.000    17.221    ARG[47]
    SLICE_X31Y21         FDRE                                         r  x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.487    24.948    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  x_out_reg[15]/C
                         clock pessimism              0.392    25.340    
                         clock uncertainty           -0.035    25.305    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.075    25.380    x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.447ns  (logic 8.683ns (75.854%)  route 2.764ns (24.146%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    x_out_reg[8]_i_2_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.330 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.330    x_out_reg[12]_i_2_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.664 r  x_out_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.974    16.638    ARG0[22]
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.303    16.941 r  x_out[14]_i_1/O
                         net (fo=1, routed)           0.000    16.941    ARG[22]
    SLICE_X31Y21         FDRE                                         r  x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.487    24.948    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  x_out_reg[14]/C
                         clock pessimism              0.392    25.340    
                         clock uncertainty           -0.035    25.305    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029    25.334    x_out_reg[14]
  -------------------------------------------------------------------
                         required time                         25.334    
                         arrival time                         -16.941    
  -------------------------------------------------------------------
                         slack                                  8.393    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.448ns  (logic 8.455ns (73.856%)  route 2.993ns (26.144%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.436 r  x_out_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.203    16.638    ARG0[14]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.303    16.941 r  x_out[6]_i_1/O
                         net (fo=1, routed)           0.000    16.941    ARG[14]
    SLICE_X36Y20         FDRE                                         r  x_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.564    25.025    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  x_out_reg[6]/C
                         clock pessimism              0.392    25.417    
                         clock uncertainty           -0.035    25.382    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.029    25.411    x_out_reg[6]
  -------------------------------------------------------------------
                         required time                         25.411    
                         arrival time                         -16.941    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 8.569ns (75.014%)  route 2.854ns (24.986%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    x_out_reg[8]_i_2_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.550 r  x_out_reg[12]_i_2/O[1]
                         net (fo=1, routed)           1.064    16.614    ARG0[18]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.917 r  x_out[10]_i_1/O
                         net (fo=1, routed)           0.000    16.917    ARG[18]
    SLICE_X34Y17         FDRE                                         r  x_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[10]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.081    25.391    x_out_reg[10]
  -------------------------------------------------------------------
                         required time                         25.391    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 8.593ns (75.128%)  route 2.845ns (24.872%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    x_out_reg[8]_i_2_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.330 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.330    x_out_reg[12]_i_2_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.552 r  x_out_reg[14]_i_2/O[0]
                         net (fo=1, routed)           1.055    16.606    ARG0[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.325    16.931 r  x_out[13]_i_1/O
                         net (fo=1, routed)           0.000    16.931    ARG[21]
    SLICE_X34Y17         FDRE                                         r  x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[13]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.118    25.428    x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 8.473ns (74.390%)  route 2.917ns (25.610%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    x_out_reg[8]_i_2_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.455 r  x_out_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.127    16.581    ARG0[19]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.302    16.883 r  x_out[11]_i_1/O
                         net (fo=1, routed)           0.000    16.883    ARG[19]
    SLICE_X34Y17         FDRE                                         r  x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[11]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.079    25.389    x_out_reg[11]
  -------------------------------------------------------------------
                         required time                         25.389    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.370ns  (logic 8.580ns (75.461%)  route 2.790ns (24.539%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    x_out_reg[8]_i_2_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.529 r  x_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.000    16.529    ARG0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.335    16.864 r  x_out[12]_i_1/O
                         net (fo=1, routed)           0.000    16.864    ARG[20]
    SLICE_X34Y17         FDRE                                         r  x_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[12]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.118    25.428    x_out_reg[12]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -16.864    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 8.341ns (74.366%)  route 2.875ns (25.634%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 24.954 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.322 r  x_out_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.085    16.407    ARG0[10]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.303    16.710 r  x_out[2]_i_1/O
                         net (fo=1, routed)           0.000    16.710    ARG[10]
    SLICE_X33Y16         FDRE                                         r  x_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.493    24.954    clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  x_out_reg[2]/C
                         clock pessimism              0.426    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.029    25.374    x_out_reg[2]
  -------------------------------------------------------------------
                         required time                         25.374    
                         arrival time                         -16.710    
  -------------------------------------------------------------------
                         slack                                  8.664    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.110ns  (logic 8.356ns (75.213%)  route 2.754ns (24.787%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.301 r  x_out_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.964    16.264    ARG0[12]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.339    16.603 r  x_out[4]_i_1/O
                         net (fo=1, routed)           0.000    16.603    ARG[12]
    SLICE_X34Y17         FDRE                                         r  x_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[4]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.118    25.428    x_out_reg[4]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -16.603    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 8.365ns (75.509%)  route 2.713ns (24.491%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 24.954 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.756     5.493    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.699 r  ARG2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.701    ARG2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.219 f  ARG2__0/P[1]
                         net (fo=1, routed)           0.992    12.211    ARG2__0_n_104
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    12.335 r  x_out[0]_i_27/O
                         net (fo=1, routed)           0.000    12.335    p_0_out[18]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.868 r  x_out_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.868    x_out_reg[0]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.191 f  x_out_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.467    13.658    ARG2__1[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.306    13.964 r  x_out[0]_i_8/O
                         net (fo=1, routed)           0.330    14.294    x_out[0]_i_8_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.874 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.874    x_out_reg[0]_i_3_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.988    x_out_reg[0]_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.102    x_out_reg[4]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.324 r  x_out_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.923    16.247    ARG0[13]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.325    16.572 r  x_out[5]_i_1/O
                         net (fo=1, routed)           0.000    16.572    ARG[13]
    SLICE_X33Y16         FDRE                                         r  x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.493    24.954    clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  x_out_reg[5]/C
                         clock pessimism              0.426    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.075    25.420    x_out_reg[5]
  -------------------------------------------------------------------
                         required time                         25.420    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                  8.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 z_t_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  z_t_reg[15]/Q
                         net (fo=6, routed)           0.136     1.838    p_0_in[7]
    SLICE_X43Y25         FDRE                                         r  z_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.845     2.074    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  z_out_reg[7]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.066     1.639    z_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 z_t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  z_t_reg[17]/Q
                         net (fo=5, routed)           0.145     1.847    p_0_in[9]
    SLICE_X43Y25         FDRE                                         r  z_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.845     2.074    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  z_out_reg[9]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.070     1.643    z_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 z_t_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.523%)  route 0.199ns (58.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  z_t_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  z_t_reg[20]/Q
                         net (fo=5, routed)           0.199     1.902    p_0_in[12]
    SLICE_X43Y28         FDRE                                         r  z_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[12]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.070     1.647    z_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.781%)  route 0.188ns (50.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=75, routed)          0.188     1.889    atan_lut_inst/z_t_reg[23][0]
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.934 r  atan_lut_inst/z_t[17]_i_1/O
                         net (fo=1, routed)           0.000     1.934    z_t[17]
    SLICE_X43Y26         FDRE                                         r  z_t_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.846     2.075    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_t_reg[17]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.092     1.666    z_t_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 z_t_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.191%)  route 0.191ns (53.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  z_t_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_t_reg[21]/Q
                         net (fo=5, routed)           0.191     1.918    p_0_in[13]
    SLICE_X43Y28         FDRE                                         r  z_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[13]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.066     1.642    z_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 z_t_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.968%)  route 0.201ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  z_t_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_t_reg[23]/Q
                         net (fo=3, routed)           0.201     1.927    p_0_in[15]
    SLICE_X43Y28         FDRE                                         r  z_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[15]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.072     1.648    z_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.244%)  route 0.208ns (52.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=75, routed)          0.208     1.909    atan_lut_inst/z_t_reg[23][0]
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.954 r  atan_lut_inst/z_t[8]_i_1/O
                         net (fo=1, routed)           0.000     1.954    z_t[8]
    SLICE_X40Y25         FDRE                                         r  z_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.845     2.074    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  z_t_reg[8]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.092     1.665    z_t_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 x_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.540%)  route 0.262ns (58.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.557     1.538    clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  x_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  x_t_reg[4]/Q
                         net (fo=5, routed)           0.262     1.940    x_t_reg_n_0_[4]
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  y_t[4]_i_1/O
                         net (fo=1, routed)           0.000     1.985    y_t[4]
    SLICE_X39Y17         FDRE                                         r  y_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.851     2.080    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  y_t_reg[4]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.092     1.691    y_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.267%)  route 0.221ns (54.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.577     1.558    clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  counter_reg[0]/Q
                         net (fo=72, routed)          0.221     1.920    counter_reg_n_0_[0]
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.042     1.962 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    counter[1]
    SLICE_X36Y24         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.843     2.072    clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.514     1.558    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.107     1.665    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 z_t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.352%)  route 0.247ns (63.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  z_t_reg[19]/Q
                         net (fo=5, routed)           0.247     1.949    p_0_in[11]
    SLICE_X43Y27         FDRE                                         r  z_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.848     2.077    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  z_out_reg[11]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.070     1.646    z_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y26   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y17   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y24   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y24   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y25   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y25   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y25   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y28   valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y17   x_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y26   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y26   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y17   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y17   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y26   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y26   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y17   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y17   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y24   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 4.120ns (62.308%)  route 2.492ns (37.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.666     5.404    clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  x_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.419     5.823 r  x_out_reg[5]/Q
                         net (fo=1, routed)           2.492     8.315    rho_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         3.701    12.017 r  rho_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.017    rho[5]
    W19                                                               r  rho[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.038ns (61.415%)  route 2.537ns (38.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.665     5.403    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  x_out_reg[0]/Q
                         net (fo=1, routed)           2.537     8.458    rho_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         3.520    11.977 r  rho_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.977    rho[0]
    T19                                                               r  rho[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 4.157ns (63.510%)  route 2.389ns (36.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.665     5.403    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.478     5.881 r  x_out_reg[1]/Q
                         net (fo=1, routed)           2.389     8.270    rho_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         3.679    11.949 r  rho_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.949    rho[1]
    P16                                                               r  rho[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.534ns  (logic 4.060ns (62.136%)  route 2.474ns (37.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.665     5.403    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  x_out_reg[3]/Q
                         net (fo=1, routed)           2.474     8.395    rho_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.542    11.937 r  rho_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.937    rho[3]
    P18                                                               r  rho[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 3.962ns (61.264%)  route 2.505ns (38.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.666     5.404    clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  x_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456     5.860 r  x_out_reg[2]/Q
                         net (fo=1, routed)           2.505     8.365    rho_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.506    11.870 r  rho_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.870    rho[2]
    P15                                                               r  rho[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.463ns  (logic 4.140ns (64.060%)  route 2.323ns (35.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.660     5.398    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.419     5.817 r  x_out_reg[15]/Q
                         net (fo=1, routed)           2.323     8.140    rho_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         3.721    11.861 r  rho_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.861    rho[15]
    Y19                                                               r  rho[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.455ns  (logic 4.125ns (63.895%)  route 2.331ns (36.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.662     5.400    clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  x_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.419     5.819 r  x_out_reg[8]/Q
                         net (fo=1, routed)           2.331     8.150    rho_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.706    11.855 r  rho_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.855    rho[8]
    V17                                                               r  rho[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.414ns  (logic 4.202ns (65.523%)  route 2.211ns (34.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.665     5.403    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.478     5.881 r  x_out_reg[4]/Q
                         net (fo=1, routed)           2.211     8.092    rho_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         3.724    11.817 r  rho_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.817    rho[4]
    N17                                                               r  rho[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 3.982ns (63.069%)  route 2.332ns (36.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.660     5.398    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  x_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  x_out_reg[14]/Q
                         net (fo=1, routed)           2.332     8.186    rho_OBUF[14]
    V16                  OBUF (Prop_obuf_I_O)         3.526    11.711 r  rho_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.711    rho[14]
    V16                                                               r  rho[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 4.186ns (66.484%)  route 2.110ns (33.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.665     5.403    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  x_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.478     5.881 r  x_out_reg[13]/Q
                         net (fo=1, routed)           2.110     7.991    rho_OBUF[13]
    W16                  OBUF (Prop_obuf_I_O)         3.708    11.699 r  rho_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.699    rho[13]
    W16                                                               r  rho[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.375ns (83.058%)  route 0.281ns (16.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.584     1.565    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  z_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  z_out_reg[3]/Q
                         net (fo=1, routed)           0.281     1.986    theta_OBUF[3]
    U20                  OBUF (Prop_obuf_I_O)         1.234     3.221 r  theta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.221    theta[3]
    U20                                                               r  theta[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.379ns (80.965%)  route 0.324ns (19.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.584     1.565    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  z_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  z_out_reg[4]/Q
                         net (fo=1, routed)           0.324     2.030    theta_OBUF[4]
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.268 r  theta_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.268    theta[4]
    T20                                                               r  theta[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.388ns (80.688%)  route 0.332ns (19.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.586     1.567    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  z_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  z_out_reg[1]/Q
                         net (fo=1, routed)           0.332     2.040    theta_OBUF[1]
    W20                  OBUF (Prop_obuf_I_O)         1.247     3.287 r  theta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.287    theta[1]
    W20                                                               r  theta[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.386ns (80.457%)  route 0.337ns (19.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.586     1.567    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  z_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  z_out_reg[2]/Q
                         net (fo=1, routed)           0.337     2.044    theta_OBUF[2]
    V20                  OBUF (Prop_obuf_I_O)         1.245     3.290 r  theta_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.290    theta[2]
    V20                                                               r  theta[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.412ns (81.143%)  route 0.328ns (18.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  z_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  z_out_reg[8]/Q
                         net (fo=1, routed)           0.328     2.053    theta_OBUF[8]
    N18                  OBUF (Prop_obuf_I_O)         1.248     3.300 r  theta_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.300    theta[8]
    N18                                                               r  theta[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.414ns (81.012%)  route 0.331ns (18.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  z_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_out_reg[6]/Q
                         net (fo=1, routed)           0.331     2.058    theta_OBUF[6]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.308 r  theta_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.308    theta[6]
    N20                                                               r  theta[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.414ns (80.854%)  route 0.335ns (19.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  z_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_out_reg[5]/Q
                         net (fo=1, routed)           0.335     2.061    theta_OBUF[5]
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.311 r  theta_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.311    theta[5]
    P20                                                               r  theta[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.426ns (81.301%)  route 0.328ns (18.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.579     1.560    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  z_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  z_out_reg[10]/Q
                         net (fo=1, routed)           0.328     2.029    theta_OBUF[10]
    U18                  OBUF (Prop_obuf_I_O)         1.285     3.314 r  theta_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.314    theta[10]
    U18                                                               r  theta[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.424ns (81.130%)  route 0.331ns (18.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.579     1.560    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  z_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  z_out_reg[9]/Q
                         net (fo=1, routed)           0.331     2.032    theta_OBUF[9]
    U19                  OBUF (Prop_obuf_I_O)         1.283     3.315 r  theta_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.315    theta[9]
    U19                                                               r  theta[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.391ns (78.954%)  route 0.371ns (21.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.579     1.560    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  z_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  z_out_reg[7]/Q
                         net (fo=1, routed)           0.371     2.071    theta_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.250     3.321 r  theta_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.321    theta[7]
    P19                                                               r  theta[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.456ns  (logic 1.736ns (26.892%)  route 4.720ns (73.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.987     6.456    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 1.736ns (27.062%)  route 4.679ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.947     6.415    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 1.736ns (27.062%)  route 4.679ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.947     6.415    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.397ns  (logic 1.736ns (27.139%)  route 4.661ns (72.861%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.929     6.397    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.397ns  (logic 1.736ns (27.139%)  route 4.661ns (72.861%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.929     6.397    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.308ns  (logic 1.736ns (27.523%)  route 4.572ns (72.477%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.839     6.308    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2__0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.308ns  (logic 1.736ns (27.523%)  route 4.572ns (72.477%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.839     6.308    A[23]
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.580     5.041    clk_IBUF_BUFG
    DSP48_X1Y7           DSP48E1                                      r  ARG2__0/CLK

Slack:                    inf
  Source:                 x[11]
                            (input port)
  Destination:            x_t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.300ns  (logic 1.728ns (27.436%)  route 4.571ns (72.564%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  x[11] (IN)
                         net (fo=0)                   0.000     0.000    x[11]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  x_IBUF[11]_inst/O
                         net (fo=1, routed)           2.418     3.871    x_IBUF[11]
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.995 r  x_t[19]_i_3/O
                         net (fo=1, routed)           1.024     5.019    x_t[19]_i_3_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.152     5.171 r  x_t[19]_i_1/O
                         net (fo=3, routed)           1.129     6.300    A[19]
    SLICE_X33Y21         FDRE                                         r  x_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.488     4.949    clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  x_t_reg[19]/C

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.736ns (27.671%)  route 4.538ns (72.329%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.806     6.274    A[23]
    DSP48_X1Y6           DSP48E1                                      r  ARG2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.583     5.044    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            ARG2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.736ns (27.671%)  route 4.538ns (72.329%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    H20                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  x_IBUF[15]_inst/O
                         net (fo=1, routed)           2.938     4.400    x_IBUF[15]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  x_t[23]_i_3/O
                         net (fo=1, routed)           0.795     5.318    x_t[23]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.468 r  x_t[23]_i_1/O
                         net (fo=15, routed)          0.806     6.274    A[23]
    DSP48_X1Y6           DSP48E1                                      r  ARG2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.583     5.044    clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  ARG2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X42Y28         FDRE                                         r  valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  valid_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X43Y28         FDRE                                         r  z_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X43Y28         FDRE                                         r  z_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X43Y28         FDRE                                         r  z_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X43Y28         FDRE                                         r  z_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  z_out_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_t_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X42Y28         FDRE                                         r  z_t_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  z_t_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_t_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X42Y28         FDRE                                         r  z_t_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  z_t_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_t_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.350ns (43.163%)  route 0.460ns (56.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.460     0.810    rst_IBUF
    SLICE_X42Y28         FDRE                                         r  z_t_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  z_t_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.350ns (39.898%)  route 0.527ns (60.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.527     0.876    rst_IBUF
    SLICE_X43Y27         FDRE                                         r  z_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.848     2.077    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  z_out_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_t_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.350ns (38.647%)  route 0.555ns (61.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  rst_IBUF_inst/O
                         net (fo=114, routed)         0.555     0.905    rst_IBUF
    SLICE_X43Y26         FDRE                                         r  z_t_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.846     2.075    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_t_reg[15]/C





