<!DOCTYPE html>
<html lang="en-US">
<head>
    <meta charset="utf-8"/>
    <title>TargetInstrInfo</title>
        <link rel="stylesheet" type="text/css" href="../clang-doc-mustache.css"/>
        <script src="../mustache-index.js"></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/default.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/highlight.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/cpp.min.js"></script>
</head>
<body>
    <nav class="navbar">
        <div class="navbar__container">
            <div class="navbar__logo">
                
            </div>
            <div class="navbar__menu">
                <ul class="navbar__links">
                    <li class="navbar__item">
                        <a href="../index.html" class="navbar__link">Home</a>
                    </li>
                </ul>
            </div>
            <div class="navbar-breadcrumb-container">
                <div class="navbar-breadcrumb-item"><a href="../GlobalNamespace/index.html">Global Namespace</a></div>&rarr;
                <div class="navbar-breadcrumb-item"><a href="./index.html">llvm</a></div>
            </div>
        </div>
    </nav>
    <main>
        <div class="container">
            <div class="sidebar">
                <h2>class TargetInstrInfo</h2>
                <ul>
                    <li class="sidebar-section">
                        <a class="sidebar-item" href="#PublicMethods">Protected Members</a>
                    </li>
                    <li>
                        <ul>
                        </ul>
                    </li>
                    <li class="sidebar-section">
                        <a class="sidebar-item" href="#PublicMethods">Protected Members</a>
                    </li>
                    <li>
                        <ul>
                        </ul>
                    </li>
                    <li class="sidebar-section">
                        <a class="sidebar-item" href="#PublicMethods">Public Method</a>
                    </li>
                    <li>
                        <ul>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C8F51E588850B315274393F347643D9DD313DA35">~TargetInstrInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CB247ECE284F98BCFF22E5C6A964D4A57AC592A3">getRegClass</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#55CBDA42161177C69DC1B71098E9FD6BB27B852F">TargetInstrInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#45EF8CA50A5229ECADF1A7FD810495575A86AAFE">operator=</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0B0A58ED681C4403818E4D2E18CCE6B7B25FFA7E">getRegisterInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3C3DEEFBDEF0A0B1A0B5D76FFB90A7B3BECADEA1">isGenericOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#116912171C10E13ABB4FCA99A14DD47967ABDB3C">isGenericAtomicRMWOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2218D2853A9A8B4373F690FFD3B41D549CCCEC00">ReplaceTailWithBranchTo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#636DE51EE54CC26EF465392F81EF28D51EC1523F">getOpRegClassID</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1AA869D9F9125C11FFECB69261F49814293403B3">isTriviallyReMaterializable</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#7C9DE6A9219E25C9EB44CE3B076F79686011D7AD">isReMaterializable</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CA0FC42069F7B655C17A6218CD3A171982FB6C79">isIgnorableUse</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3B79B2880DC2EC1BA28735AEBF4F960AA0408106">isSafeToSink</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#893FD00F02E7AE7DC06A37FA60934CFD97FE9312">shouldBreakCriticalEdgeToSink</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#EE1B48518EEAB9FFCA444168BF96D6F4687E72F9">getCallFrameSetupOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8D8FA1B3A4919DFB21AEB1BCEECC64CEFD601AC6">getCallFrameDestroyOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A2815F1AAF82C118DD412F25F54A1940471A3400">isFrameInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A34E738CCB7F9FB7922C60544360AE0AC2CA3BBE">isFrameSetup</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#7B51A8438FF51DF0E020923D5371624EA215B74C">hasLoadFromStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2CDEBA900645A0494A54CDDCE04FB0EBD6AABB5D">hasStoreToStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C9F80918FBA60C4824CDD25D4CD1C56F725E5300">getStackSlotRange</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1D219BCF5692A36CE5E9E026EF84032C81A719F8">commuteInstruction</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#737355150B529623E365C5B8041371A05368A62D">getFrameSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B15EA38325F98524C468F41C42F3D8CFA1974861">getFrameTotalSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DFF7DC95DAF3EF016BC53A9DBE3F52419FA19E0B">getCatchReturnOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F8FD39E1F547492C9126BABD60B73CCEE56C35E6">getReturnOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#458A8076C83C2189F0FA2BA7B4CFD2F14E981CB9">isCoalescableExtInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#EFC9DF8CFA3CAA6C0DBF79C1C4CD1E716F2A6522">isLoadFromStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1E918D0F0F2FC7A2461905AFE27D9348991B993F">findCommutedOpIndices</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#EB8E834A79C91E274FE61CF8B3C2631D0AED6F3E">isLoadFromStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0AF9934A7046A0B85CBB75318DBB68259F7786BA">isLoadFromStackSlotPostFE</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B6864846FBABE4013B1CB1FFF56038B210B6C06A">isStoreToStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CABA20E59D46184D682B392675A24339F4FB579F">isStoreToStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A5F321273A8795DB94DF1DA39ADB75CE46A7F2BC">isStoreToStackSlotPostFE</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#108290D748F192345346EFB8161040CE84707C46">isStackSlotCopy</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#4DECD1E52AEB1B9517999D693BB20172BC134105">isUnspillableTerminator</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B3BDA923334B52836E7E61FBA502548E82609F59">getInstSizeInBytes</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3232171CBBD775BDAC5F58929C65B9B184FB9AD2">isAsCheapAsAMove</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0F86CF0DF7834FA76299C1D3573D67AA259ED80A">shouldSink</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#6385ED9604AF261A72DCE5DB8CA39AE53EF00D13">shouldPostRASink</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#69CCBDA716EBF40BA58F55FCA4D8F666C83B89AC">reMaterialize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#036883EA4C9FCF15EC6C5AF24243E1E508E72688">shouldHoist</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#4FCC85ABC3157B35D417BDD9C015A24AC7934325">duplicate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5580863FFC9A32BC257447937D7F4F76730CCEDA">convertToThreeAddress</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#6653217FE076597B5E1E5DD24CC17DB3EBB97C46">hasCommutePreference</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D0267C942963CC6190131F511A4B312521A7EB00">isGlobalMemoryObject</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#02E02C3D94B232AB721F4AC79C1069DDEC12CC35">getSPAdjust</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5FDE3BA1711EA9079D994C2EC267E8E33F8BFABD">getRegSequenceInputs</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#71FBB04B4195E5B5362EC27FD1FCB6A35D2FBF21">getExtractSubregInputs</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#7D66956C93F360A02A77B0F521A5E03BB892F9DA">getInsertSubregInputs</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#55BBB7BB2BAF9DE486400F4BF9A4973F0715F3D9">produceSameValue</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#4B74364EB28995941D8EB7FCD6A88F83733F763B">getPatchpointUnfoldableRange</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#42230D90B3CE5FB82D7875513C70B4413F7945F3">simplifyInstruction</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A35464F7CF90793910CDCAD5B4184D159463B943">isBranchOffsetInRange</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#BF23A524296B6D824C08461D3DD52B3445FF9EA6">getBranchDestBlock</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E240A79FC6F68B7CB72C40C5EC80E3E174E8F57B">insertIndirectBranch</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F329546B8B19E196FD917E05060485CED8D40FBB">foldMemoryOperand</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2DC3707A092F0BDAC38A0424D3CBA58E773C1019">analyzeBranch</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#6CD96E525D6378549CDDA671079A6DD14F241310">analyzeBranchPredicate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3525798E1DB67EDEC0D0C1F73E49DE968A82DAFF">removeBranch</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CA789FEED214030A6D1BF82AA419117F5E5CF4D1">insertBranch</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5BF6A403732F9E48BBF84CB9719B5FF6AA039711">insertUnconditionalBranch</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#BBAF36E5A0CF1355715CDC3A4FC33EF2C76D0B89">foldMemoryOperand</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#688C9FAAA20876F12619EC9D0B06BE3D9BE482F5">analyzeLoopForPipelining</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2694D6E566FE6B4C6428DE53369DD5FCF51E6948">lowerCopy</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#72CCE00073B9DAAAD70F8DC205FAE6790A97C531">analyzeLoop</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#712201E081C61EE509172781E4C8065E73C0775D">reduceLoopCount</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#78DEA6C80ACB7E515E782B7813920AFB61B45173">isLegalToSplitMBBAt</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#4EF37B4D256FE48F6B06D75616B65B32B224156B">isProfitableToIfCvt</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D95B22E35899BB7E7FCF604FF30B8A4FF2E5213E">getMachineCombinerPatterns</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#203E7F0D6A5E0DC39D4FAF970F798812BEAA299F">isThroughputPattern</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#76D871E1D2858B33D46C8D0198B985D6B6BDC932">getCombinerObjective</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#845600387FF4F0F6BE346200FFC28AE6B89184B9">isReassociationCandidate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2E08B8E33882B5B7C9E06A0AEA85252CFC65677A">getAccumulatorReassociationPatterns</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#9D34D2A8E0749089E42A68BFAADD5B9B7DF9FB9E">getAccumulatorChain</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#609A74847D6EF30F3D937116FC3E62E515352039">reduceAccumulatorTree</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#FBD65784DAABBF097588FFB3444A0EB0C407551A">areOpcodesEqualOrInverse</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#34A133FA5F30071429FF980BF0D02A53B06F9C73">hasReassociableOperands</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#82EB17706607A0DA28A314B0323D0457D31D8EED">isProfitableToIfCvt</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E7EFC5D4EBBFE62FC609DDBEFE67B2959DA14203">hasReassociableSibling</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#69A68CA61E8EFEDA74035D57FF8A2856486A4FE6">insertNoop</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#956FA0D36D4BA35B1E6AE885D18400C1B1DD98B4">insertNoops</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#83E88183A3F6A1D74623218BB9794A74A301730F">getNop</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F9BD9157F61450EEC48AE72EBB5E6C4AA7407B61">isUnpredicatedTerminator</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8EF90C3D00B29DCE67D7607D4459F1A84E9C5498">PredicateInstruction</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A27A0FAADBB654ADB901FF450858FC859D4D93D4">getInlineAsmLength</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E29EA48B7E33EB56D4B83481FF3993064A3A0DA7">optimizeLoadInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3C393ACFC667A80BE3A8500DA8B59579ACFBCFD5">isProfitableToDupForIfCvt</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F8758553A1A8BFEB6F8648F3F86E3C362C34605D">extraSizeToPredicateInstructions</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5BCD95A111E6F6EFDB3CE543F85BF2EBA8378D13">predictBranchSizeForIfCvt</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#69707669F8B1E522141DE0DD0ACF3A4094C2CD67">isProfitableToUnpredicate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D516CB4D20FD1BB418CC9A48FAF11692C05A4FA9">canInsertSelect</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#ACFF50852E168E29B34F7C58A8263911D007DB6D">insertSelect</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#FE8DFA115E916C53F88F37F23FB95DD79334A478">analyzeSelect</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#19FD5141C97110BDDE3F97C458E11BCE8613DA58">optimizeSelect</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0ADAFE684B697DE543327DF2B65D71AD74EDA416">copyPhysReg</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C2B42861AD4A7DE2439E4CDAFED1E6CB4DEFE2A3">isPCRelRegisterOperandLegal</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2D8D78374F39BE025F224776EE96146DA5CBF899">getJumpTableIndex</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1DD9EFC24BA68A6A0DDDC91AB351A5266521DD8F">isCopyInstrImpl</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#69509BDFD3D53189703A6096471210885DFE3BF8">isCopyLikeInstrImpl</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B3515D7F854265AD72D6446477A1532231424506">isCopyInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#EE10041B159AA827CE111F62DAB49AA8302BBDB5">isCopyLikeInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#798C2C4BBE7D7BB87E35E877A83EBE7D378D4B57">isFullCopyInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3861EB94F8630AB97503143045082C00C1543ACC">isAddImmediate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#56783B3359DA9F431DADAC72C5524AD6D45213BA">getConstValDefinedInReg</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8F394C8DC0B394C0703E0EDCEE7FAC8B673F3EDC">storeRegToStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#667C5D86B256788FB11BC8D196BE1CFD5B36DDA6">loadRegFromStackSlot</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#04DE5F39A52DE6DEDEF0A7D86E702880E7FB5A53">expandPostRAPseudo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#436A6DC1A6686B7A28B5AEDA5EF34594CAF28581">isSubregFoldable</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5CF82428F7E5DB495AACC50EC22DCBDBD95A46BE">getReassociateOperandIndices</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#07BE93944162F103D3C5A792D8B8FD42E62EF1C0">shouldReduceRegisterPressure</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F207576EBC4776301398E389D8E228441A56B408">finalizeInsInstrs</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D686846082072E1D279ECB877670B8D042C46F35">reassociateOps</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#EFA62E5356E42ED9BCA5E35EAED0F1FD4F99EEA2">getReassociationOpcodes</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#684A6426765DA0A674F8CB4B054829B81039E0C6">isAssociativeAndCommutative</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#067AB6B675C85C42502C4B3C7A3E18CE8A292D3B">isAccumulationOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D19371F22CAF11D72196301ED51704B0FA9AA3B7">getAccumulationStartOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A9C46B2B93EC7708368519FCF69A2BBF298FBE14">getReduceOpcodeForAccumulator</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#99422AF273C541BD5347A564273B76333FC05CE5">getInverseOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#89D8F9B4C3B08AC8C04AF8D6548770D19D95DA11">accumulateInstrSeqToRootLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B4A7AB99D163AB2CE42DC7EEDE276992B9694FDB">getExtendResourceLenLimit</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1DADDCAD5FA239450FE9CF46CEFDDB1DEF412C6E">setSpecialOperandAttr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F218AAFF83B8140897DBAD107FD3EFC24C92702B">useMachineCombiner</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F3CD13F18D678A6612529E22EE75BCF8EDD8635F">canCopyGluedNodeDuringSchedule</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#31C6B242CE362D4D52AA7B5193002E40124755CF">genAlternativeCodeSequence</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#6A5A6C16938AC59BBF5DF2520C986BFCDAD45CEA">unfoldMemoryOperand</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B84420458F720982F7CBF810EB4DA6F6A21CEA93">unfoldMemoryOperand</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#95D7C13E25D7B8748206D29B0578DE6A37D7937F">getOpcodeAfterMemoryUnfold</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#7B0DD320D1985F4BECB5556BFE6C79FFADB2D372">areLoadsFromSameBasePtr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#360C971A7677695DB61FFD08E98588E029D0C636">shouldScheduleLoadsNear</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#7209F662047FEC11C21E4ADECF7349CA599BF357">getMemOperandsWithOffsetWidth</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#AE94133CF93D18EA73BB6CAB4619FE95552B3D86">getMachineCombinerTraceStrategy</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0CDFFC1289883C67DC712BE20D5D60ABA3018DD7">getBaseAndOffsetPosition</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#71E8570B6E29E970483126D45CB252B543E9DB4F">getAddrModeFromMemoryOp</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2DC510204E09FAD9014C4C823BF3CAE5CD6A4494">canFoldIntoAddrMode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E7DDF8ACE29C532E65DD3E3B252DBFEA468F3B3C">emitLdStWithAddr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#B0131FEF6CC68F055A59D1A910E95C5247A147B8">preservesZeroValueInReg</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D41E19802902458EB6BAB8439A93ECC789D474F5">getIncrementValue</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C87A5C9EFA1E2E504A72ED806FDADAF5D304FC2B">shouldClusterMemOps</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2562758428C9B63CD653923CBFE6F9BFF6BD526A">reverseBranchCondition</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1BEB8CC6EF9CA174FD22592D41038F7E63ABC015">isPostIncrement</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D7CC28C1F0C34E42C3B6B9F8D06443530A64A0F4">isPredicated</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8996CD135345ADB03D10153246F23701EA839EC5">canPredicatePredicatedInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F4629C95B5AE63335866C072F6FC6A98C5D4A2B5">getMemOperandWithOffset</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D58674347E79F4A8EA884EBFF9E1D241F91345A8">createMIROperandComment</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CD76F1CD0A15A606F1456F5E22B4946F1D723E75">isSchedulingBoundary</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E9AFC72F338A3584CF0B9A67AC79EE8338660D27">CreateTargetHazardRecognizer</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#31609634480EBF0AB70F48A85908B21EB63934D5">CreateTargetMIHazardRecognizer</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F4F4887A2594A8952EFB1A04DFD8BF7868C55F8E">CreateTargetPostRAHazardRecognizer</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#392FB1B512BB83EE9F8A5690EFA0D381FE8D2D11">usePreRAHazardRecognizer</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#FB34BCE69F06B7260B1FD7AC7198938DDEE55EBB">isUnconditionalTailCall</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8FDCDBB0CFD4220097D40F97F4D96FFA0F969A06">canMakeTailCallConditional</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#82207AFE66DF2EEC5653D383146717F5CC1E924D">replaceBranchWithTailCall</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#89F1F5D34BA2F8D7877C9929A9DD082E18BAB422">SubsumesPredicate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#BC8F0B8E7BE0731314B654B92A0BC2FCEB03C899">ClobbersPredicate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#58955C5CDD7FABEDD1E57256141B5CE396CA905F">getOperandLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A452979E29A19E70FC93E686CBEFB204226067D5">isPredicable</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#28A083E1BB7F9E582F6824E36DF35C810409686F">isSafeToMoveRegClassDefs</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#FAD534F460F14502CBDDA8BE57BD3CF84560861D">getNumMicroOps</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5CB303653919223530A5467884DDEAE06C0D48C0">getOperandLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#440C82515D87CAFCF60B1087E5680F226CC88260">getInstrLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2ACAA758A0A057CD04CC79B2C2FE3E473028D37F">getPredicationCost</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#3A4DC868F0B43753DAE667A3FDD1685A025830D2">getInstrLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#6B5D5B33AEA844880DC97E5C34B63B73A1782810">isSafeToMove</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#AD412D78084943425DA390DCF74A9A27741CCB73">defaultDefLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2454B4B69B801FE9C02232C3F9F625893CD03290">CreateTargetPostRAHazardRecognizer</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C0A104097883A9FBF897C69BE7084F39284A667E">analyzeCompare</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#02BEC6B34B685DA133A55D99193CC1481E9BB751">hasLowDefLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#60D20E2E26F2E6FADF92922BBB3DDC81AF638CF8">optimizeCompareInstr</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#209E84DDC69072817A4B03EBED9D1AAAF98DA38C">isFunctionSafeToSplit</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CEF2B8E58A8F69C854668BD953D5FBA375060F79">optimizeCondBranch</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#4BCDE131FB1681A82F442E1F0AE8C94AA296A709">describeLoadedValue</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#88DF8AAA98F2E3139A841F4E6DD98B184AED8158">foldImmediate</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#587E15A8AB58BA68F26058AD89660E6FDC99C783">isZeroCost</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#720FBB13C96ADA4B32AE1D29C66D5A8D7E94FCD1">isHighLatencyDef</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#4DB5D03BB33238F4D5C03EEEB65A0129A98889F6">hasHighOperandLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A8CBA20327EDFFC28E97620786EB5B5EC72F888B">getCallFrameSizeAt</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D8E081888EA140E85BC1424697C47ACCAEB8DA2B">verifyInstruction</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F466F42F72B988299799798E1543907EC11223F0">getExecutionDomain</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5314B0E9B12F16AA6836549B416DBA7FEF9A2C32">setExecutionDomain</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E48CBABF3E31BAD24124E36D8092823AA9F2E859">getPartialRegUpdateClearance</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F043C44539B5BB068D06D2508796D0A0B0C49034">getUndefRegClearance</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D3BC8004D343B60A98C87CF3BC37C12294FC923E">breakPartialRegDependency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#2BF9ED515D968EA24349A8A989C0E61E3D040AE6">CreateTargetScheduleState</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5CD3C12F1E65BCDEF9F77C00680785BECA910985">areMemAccessesTriviallyDisjoint</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F1B899D044721D3E510B74746E85F72CFF4F45D4">getMachineCSELookAheadLimit</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8EC9A6D30FA523255F620FB30CBFDACDD4FF9C06">mergeOutliningCandidateAttributes</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#748C5D9E37E5B7B0267B5FF449190347F2BE8CA5">getMemOperandAACheckLimit</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#23549D14B4BCC5B7112C8FD8D8032DC7755F4D65">getSerializableTargetIndices</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#9AD1756ADC8650CE24D7B598E11189FEEA29AC3A">getOutliningType</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#A6065D41930440D8145712BAD569F142B3106ADA">decomposeMachineOperandsTargetFlags</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#1BE40696F73605157882761AE63683BE8F63E669">getSerializableDirectMachineOperandTargetFlags</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#11B56A028A9171F9B0BC5FFE6586F66F200DC362">getSerializableBitmaskMachineOperandTargetFlags</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#02E8973675BC192EDEF78D140586115D55EE8169">getSerializableMachineMemOperandTargetFlags</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CB59E662B7976B9C32B9CAA3805A88B7025B261B">isTailCall</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#672D65BC4410E32FC284E42228DEEC2A0751818E">isBasicBlockPrologue</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#7BC066116F4B6044782BF5B89870A0505074BE77">getLiveRangeSplitOpcode</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#16963D4A3661C4CA29B2674D697836D42F77C8E4">createPHIDestinationCopy</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#9C51FE7425E4B7DD30977B189C2A964213472A48">createPHISourceCopy</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F6E2ADBBE15A581C73BBB244368ECFDE13618373">isMBBSafeToOutlineFrom</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D08C56D84217BF86A0EA4CC60A36B861CADC11CA">getOutliningCandidateInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#ACC4E51929125CAEB8AD267DE872D5204CEB1E05">getOutlinableRanges</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#827B83E7077E980E0DE34D2986E1543958400BE9">buildOutlinedFrame</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#22988AE17DD4BA1FEE2A5F3549DCBCB8C2FEA8CF">insertOutlinedCall</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C9BF2A396C7539F641BC839996858428656FB29A">buildClearRegister</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#39494BDC471857C2556DB9424249908FF3EBFF88">isFunctionSafeToOutlineFrom</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#C8E3F9918BA5DF66B3B7159DF0B081E107B60D10">shouldOutlineFromFunctionByDefault</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0375D12C6357A1768D7E02C392E6916618C27135">isMBBSafeToSplitToCold</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#F6799C7CDDF1EA945A89CB0B6FC87D25A2558243">isExtendLikelyToBeFolded</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#FBCACBA3371172D0D68D0D8B0432E3BE0EBC38F1">getMIRFormatter</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#35E55BCA0F739B58DC3309961EC9425AA5A32B32">getTailDuplicateSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#60B4F687D460EB5175113B80C2A2D0B26E8B4F88">getTailMergeSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E86FB7210B0398D9BD09426604A3FA3074D5A707">getCalleeOperand</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8F83F74BA404BEBA326CF4568F47CD9026D2C7A9">getInstructionUniformity</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#9AF2DE8323BE6E42EED993526678CB4CA7CE560A">isExplicitTargetIndexDef</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#94D54632C15CCE2176E7500CF7A627680825EA0B">getFrameIndexOperands</a>
                            </li>
                        </ul>
                    </li>
                </ul>
            </div>
            <div class="resizer" id="resizer"></div>
            <div class="content">
                <section class="hero section-container">
                    <div class="hero__title">
                        <h1 class="hero__title-large">class TargetInstrInfo</h1>
                        <p>Defined at line 114 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                        <div class="hero__subtitle">
                            <div>
                                <p>---------------------------------------------------------------------------</p>
                            </div>
                            <div>
                                <p> TargetInstrInfo - Interface to description of machine instruction set</p>
                            </div>
                        </div>
                    </div>
                </section>
                <section id="ProtectedMembers" class="section-container">
                    <h2>Protected Members</h2>
                    <div>
                    </div>
                </section>
                <section id="ProtectedMembers" class="section-container">
                    <h2>Protected Members</h2>
                    <div>
                    </div>
                </section>
                <section id="PublicMethods" class="section-container">
                    <h2>Public Methods</h2>
                    <div>
                        <div class="delimiter-container">
                            <div id="C8F51E588850B315274393F347643D9DD313DA35">
                                <pre><code class="language-cpp code-clang-doc">void ~TargetInstrInfo ()</code></pre>
                                <p>Defined at line 59 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CB247ECE284F98BCFF22E5C6A964D4A57AC592A3">
                                <pre><code class="language-cpp code-clang-doc">const TargetRegisterClass * getRegClass (const MCInstrDesc &amp; MCID, unsigned int OpNum)</code></pre>
                                <div>
                                    <div>
                                        <p> Given a machine instruction descriptor, returns the register</p>
                                        <p> class constraint for OpNum, or NULL.</p>
                                    </div>
                                </div>
                                <p>Defined at line 61 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="55CBDA42161177C69DC1B71098E9FD6BB27B852F">
                                <pre><code class="language-cpp code-clang-doc">void TargetInstrInfo (const TargetInstrInfo &amp; )</code></pre>
                                <p>Defined at line 133 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="45EF8CA50A5229ECADF1A7FD810495575A86AAFE">
                                <pre><code class="language-cpp code-clang-doc">TargetInstrInfo &amp; operator= (const TargetInstrInfo &amp; )</code></pre>
                                <p>Defined at line 134 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0B0A58ED681C4403818E4D2E18CCE6B7B25FFA7E">
                                <pre><code class="language-cpp code-clang-doc">const TargetRegisterInfo &amp; getRegisterInfo ()</code></pre>
                                <p>Defined at line 137 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3C3DEEFBDEF0A0B1A0B5D76FFB90A7B3BECADEA1">
                                <pre><code class="language-cpp code-clang-doc">bool isGenericOpcode (unsigned int Opc)</code></pre>
                                <p>Defined at line 139 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="116912171C10E13ABB4FCA99A14DD47967ABDB3C">
                                <pre><code class="language-cpp code-clang-doc">bool isGenericAtomicRMWOpcode (unsigned int Opc)</code></pre>
                                <p>Defined at line 143 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2218D2853A9A8B4373F690FFD3B41D549CCCEC00">
                                <pre><code class="language-cpp code-clang-doc">void ReplaceTailWithBranchTo (int Tail, MachineBasicBlock * NewDest)</code></pre>
                                <div>
                                    <div>
                                        <p> Delete the instruction OldInst and everything after it, replacing it with</p>
                                        <p> an unconditional branch to NewDest. This is used by the tail merging pass.</p>
                                    </div>
                                </div>
                                <p>Defined at line 152 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="636DE51EE54CC26EF465392F81EF28D51EC1523F">
                                <pre><code class="language-cpp code-clang-doc">int16_t getOpRegClassID (const MCOperandInfo &amp; OpInfo)</code></pre>
                                <div>
                                    <div>
                                        <p> Note this shadows a version of getOpRegClassID in MCInstrInfo which takes</p>
                                        <p> an additional argument for the subtarget&#39;s HwMode, since TargetInstrInfo</p>
                                        <p> is owned by a subtarget in CodeGen but MCInstrInfo is a TargetMachine</p>
                                        <p> constant.</p>
                                    </div>
                                </div>
                                <p>Defined at line 154 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1AA869D9F9125C11FFECB69261F49814293403B3">
                                <pre><code class="language-cpp code-clang-doc">bool isTriviallyReMaterializable (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the instruction is trivially rematerializable, meaning it</p>
                                        <p> has no side effects and requires no operands that aren&#39;t always available.</p>
                                        <p> This means the only allowed uses are constants and unallocatable physical</p>
                                        <p> registers so that the instructions result is independent of the place</p>
                                        <p> in the function.</p>
                                    </div>
                                </div>
                                <p>Defined at line 174 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="7C9DE6A9219E25C9EB44CE3B076F79686011D7AD">
                                <pre><code class="language-cpp code-clang-doc">bool isReMaterializable (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the instruction would be materializable at a point</p>
                                        <p> in the containing function where all virtual register uses were</p>
                                        <p> known to be live and available in registers.</p>
                                    </div>
                                </div>
                                <p>Defined at line 187 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CA0FC42069F7B655C17A6218CD3A171982FB6C79">
                                <pre><code class="language-cpp code-clang-doc">bool isIgnorableUse (const MachineOperand &amp; MO)</code></pre>
                                <div>
                                    <div>
                                        <p> Given </p>
                                        <p> is a PhysReg use return if it can be ignored for the purpose</p>
                                        <p> of instruction rematerialization or sinking.</p>
                                    </div>
                                </div>
                                <p>Defined at line 195 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3B79B2880DC2EC1BA28735AEBF4F960AA0408106">
                                <pre><code class="language-cpp code-clang-doc">bool isSafeToSink (MachineInstr &amp; MI, MachineBasicBlock * SuccToSinkTo, MachineCycleInfo * CI)</code></pre>
                                <p>Defined at line 199 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="893FD00F02E7AE7DC06A37FA60934CFD97FE9312">
                                <pre><code class="language-cpp code-clang-doc">bool shouldBreakCriticalEdgeToSink (MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> For a &quot;cheap&quot; instruction which doesn&#39;t enable additional sinking,</p>
                                        <p> should MachineSink break a critical edge to sink it anyways?</p>
                                    </div>
                                </div>
                                <p>Defined at line 206 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="EE1B48518EEAB9FFCA444168BF96D6F4687E72F9">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getCallFrameSetupOpcode ()</code></pre>
                                <div>
                                    <div>
                                        <p> These methods return the opcode of the frame setup/destroy instructions</p>
                                        <p> if they exist (-1 otherwise).  Some targets use pseudo instructions in</p>
                                        <p> order to abstract away the difference between operating with a frame</p>
                                        <p> pointer and operating without, through the use of these two instructions.</p>
                                        <p> A FrameSetup MI in MF implies MFI::AdjustsStack.</p>
                                    </div>
                                </div>
                                <p>Defined at line 258 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8D8FA1B3A4919DFB21AEB1BCEECC64CEFD601AC6">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getCallFrameDestroyOpcode ()</code></pre>
                                <p>Defined at line 259 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A2815F1AAF82C118DD412F25F54A1940471A3400">
                                <pre><code class="language-cpp code-clang-doc">bool isFrameInstr (const MachineInstr &amp; I)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the argument is a frame pseudo instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 262 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A34E738CCB7F9FB7922C60544360AE0AC2CA3BBE">
                                <pre><code class="language-cpp code-clang-doc">bool isFrameSetup (const MachineInstr &amp; I)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the argument is a frame setup pseudo instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 268 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="7B51A8438FF51DF0E020923D5371624EA215B74C">
                                <pre><code class="language-cpp code-clang-doc">bool hasLoadFromStackSlot (const MachineInstr &amp; MI, SmallVectorImpl&lt;const MachineMemOperand *&gt; &amp; Accesses)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specified machine instruction has a load from a stack slot,</p>
                                        <p> return true along with the FrameIndices of the loaded stack slot and the</p>
                                        <p> machine mem operands containing the reference.</p>
                                        <p> If not, return false.  Unlike isLoadFromStackSlot, this returns true for</p>
                                        <p> any instructions that loads from the stack.  This is just a hint, as some</p>
                                        <p> cases may be missed.</p>
                                    </div>
                                </div>
                                <p>Defined at line 389 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2CDEBA900645A0494A54CDDCE04FB0EBD6AABB5D">
                                <pre><code class="language-cpp code-clang-doc">bool hasStoreToStackSlot (const MachineInstr &amp; MI, SmallVectorImpl&lt;const MachineMemOperand *&gt; &amp; Accesses)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specified machine instruction has a store to a stack slot,</p>
                                        <p> return true along with the FrameIndices of the loaded stack slot and the</p>
                                        <p> machine mem operands containing the reference.</p>
                                        <p> If not, return false.  Unlike isStoreToStackSlot,</p>
                                        <p> this returns true for any instructions that stores to the</p>
                                        <p> stack.  This is just a hint, as some cases may be missed.</p>
                                    </div>
                                </div>
                                <p>Defined at line 403 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="C9F80918FBA60C4824CDD25D4CD1C56F725E5300">
                                <pre><code class="language-cpp code-clang-doc">bool getStackSlotRange (const TargetRegisterClass * RC, unsigned int SubIdx, unsigned int &amp; Size, unsigned int &amp; Offset, const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Compute the size in bytes and offset within a stack slot of a spilled</p>
                                        <p> register or subregister.</p>
                                    </div>
                                    <div>
                                        <p> Not all subregisters have computable spill slots. For example,</p>
                                        <p> subregisters registers may not be byte-sized, and a pair of discontiguous</p>
                                        <p> subregisters has no single offset.</p>
                                    </div>
                                    <div>
                                        <p> Targets with nontrivial bigendian implementations may need to override</p>
                                        <p> this, particularly to support spilled vector registers.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>Size</b> [out]  in bytes of the spilled value.
                                    </div> 
                                    <div>
                                        <b>Offset</b> [out]  in bytes within the stack slot.
                                    </div> 
                                </div>
                                <p>Defined at line 417 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1D219BCF5692A36CE5E9E026EF84032C81A719F8">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * commuteInstruction (MachineInstr &amp; MI, bool NewMI, unsigned int OpIdx1, unsigned int OpIdx2)</code></pre>
                                <div>
                                    <div>
                                        <p> This method commutes the operands of the given machine instruction MI.</p>
                                    </div>
                                    <div>
                                        <p> The operands to be commuted are specified by their indices OpIdx1 and</p>
                                        <p> OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value</p>
                                        <p> &#39;CommuteAnyOperandIndex&#39;, which means that the method is free to choose</p>
                                        <p> any arbitrarily chosen commutable operand. If both arguments are set to</p>
                                        <p> &#39;CommuteAnyOperandIndex&#39; then the method looks for 2 different commutable</p>
                                        <p> operands; then commutes them if such operands could be found.</p>
                                    </div>
                                    <div>
                                        <p> If NewMI is false, MI is modified in place and returned; otherwise, a</p>
                                        <p> new machine instruction is created and returned.</p>
                                    </div>
                                    <div>
                                        <p> Do not call this method for a non-commutable instruction or</p>
                                        <p> for non-commuable operands.</p>
                                        <p> Even though the instruction is commutable, the method may still</p>
                                        <p> fail to commute the operands, null pointer is returned in such cases.</p>
                                    </div>
                                </div>
                                <p>Defined at line 278 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="737355150B529623E365C5B8041371A05368A62D">
                                <pre><code class="language-cpp code-clang-doc">int64_t getFrameSize (const MachineInstr &amp; I)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns size of the frame associated with the given frame instruction.</p>
                                        <p> For frame setup instruction this is frame that is set up space set up</p>
                                        <p> after the instruction. For frame destroy instruction this is the frame</p>
                                        <p> freed by the caller.</p>
                                        <p> Note, in some cases a call frame (or a part of it) may be prepared prior</p>
                                        <p> to the frame setup instruction. It occurs in the calls that involve</p>
                                        <p> inalloca arguments. This function reports only the size of the frame part</p>
                                        <p> that is set up between the frame setup and destroy pseudo instructions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 280 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B15EA38325F98524C468F41C42F3D8CFA1974861">
                                <pre><code class="language-cpp code-clang-doc">int64_t getFrameTotalSize (const MachineInstr &amp; I)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the total frame size, which is made up of the space set up inside</p>
                                        <p> the pair of frame start-stop instructions and the space that is set up</p>
                                        <p> prior to the pair.</p>
                                    </div>
                                </div>
                                <p>Defined at line 289 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="DFF7DC95DAF3EF016BC53A9DBE3F52419FA19E0B">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getCatchReturnOpcode ()</code></pre>
                                <p>Defined at line 298 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F8FD39E1F547492C9126BABD60B73CCEE56C35E6">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getReturnOpcode ()</code></pre>
                                <p>Defined at line 299 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="458A8076C83C2189F0FA2BA7B4CFD2F14E981CB9">
                                <pre><code class="language-cpp code-clang-doc">bool isCoalescableExtInstr (const MachineInstr &amp; MI, Register &amp; SrcReg, Register &amp; DstReg, unsigned int &amp; SubIdx)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the instruction is a &quot;coalescable&quot; extension instruction.</p>
                                        <p> That is, it&#39;s like a copy where it&#39;s legal for the source to overlap the</p>
                                        <p> destination. e.g. X86::MOVSX64rr32. If this returns true, then it&#39;s</p>
                                        <p> expected the pre-extension value is available as a subreg of the result</p>
                                        <p> register. This also returns the sub-register index in SubIdx.</p>
                                    </div>
                                </div>
                                <p>Defined at line 312 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="EFC9DF8CFA3CAA6C0DBF79C1C4CD1E716F2A6522">
                                <pre><code class="language-cpp code-clang-doc">Register isLoadFromStackSlot (const MachineInstr &amp; MI, int &amp; FrameIndex)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specified machine instruction is a direct</p>
                                        <p> load from a stack slot, return the virtual or physical register number of</p>
                                        <p> the destination along with the FrameIndex of the loaded stack slot.  If</p>
                                        <p> not, return 0.  This predicate must return 0 if the instruction has</p>
                                        <p> any side effects other than loading from the stack slot.</p>
                                    </div>
                                </div>
                                <p>Defined at line 322 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1E918D0F0F2FC7A2461905AFE27D9348991B993F">
                                <pre><code class="language-cpp code-clang-doc">bool findCommutedOpIndices (const MachineInstr &amp; MI, unsigned int &amp; SrcOpIdx1, unsigned int &amp; SrcOpIdx2)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true iff the routine could find two commutable operands in the</p>
                                        <p> given machine instruction.</p>
                                        <p> The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments.</p>
                                        <p> If any of the INPUT values is set to the special value</p>
                                        <p> &#39;CommuteAnyOperandIndex&#39; then the method arbitrarily picks a commutable</p>
                                        <p> operand, then returns its index in the corresponding argument.</p>
                                        <p> If both of INPUT values are set to &#39;CommuteAnyOperandIndex&#39; then method</p>
                                        <p> looks for 2 commutable operands.</p>
                                        <p> If INPUT values refer to some operands of MI, then the method simply</p>
                                        <p> returns true if the corresponding operands are commutable and returns</p>
                                        <p> false otherwise.</p>
                                    </div>
                                    <div>
                                        <p> For example, calling this method this way:</p>
                                        <p>     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</p>
                                        <p>     findCommutedOpIndices(MI, Op1, Op2);</p>
                                        <p> can be interpreted as a query asking to find an operand that would be</p>
                                        <p> commutable with the operand#1.</p>
                                    </div>
                                </div>
                                <p>Defined at line 324 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="EB8E834A79C91E274FE61CF8B3C2631D0AED6F3E">
                                <pre><code class="language-cpp code-clang-doc">Register isLoadFromStackSlot (const MachineInstr &amp; MI, int &amp; FrameIndex, TypeSize &amp; MemBytes)</code></pre>
                                <div>
                                    <div>
                                        <p> Optional extension of isLoadFromStackSlot that returns the number of</p>
                                        <p> bytes loaded from the stack. This must be implemented if a backend</p>
                                        <p> supports partial stack slot spills/loads to further disambiguate</p>
                                        <p> what the load does.</p>
                                    </div>
                                </div>
                                <p>Defined at line 331 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0AF9934A7046A0B85CBB75318DBB68259F7786BA">
                                <pre><code class="language-cpp code-clang-doc">Register isLoadFromStackSlotPostFE (const MachineInstr &amp; MI, int &amp; FrameIndex)</code></pre>
                                <div>
                                    <div>
                                        <p> Check for post-frame ptr elimination stack locations as well.</p>
                                        <p> This uses a heuristic so it isn&#39;t reliable for correctness.</p>
                                    </div>
                                </div>
                                <p>Defined at line 340 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B6864846FBABE4013B1CB1FFF56038B210B6C06A">
                                <pre><code class="language-cpp code-clang-doc">Register isStoreToStackSlot (const MachineInstr &amp; MI, int &amp; FrameIndex)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specified machine instruction is a direct</p>
                                        <p> store to a stack slot, return the virtual or physical register number of</p>
                                        <p> the source reg along with the FrameIndex of the loaded stack slot.  If</p>
                                        <p> not, return 0.  This predicate must return 0 if the instruction has</p>
                                        <p> any side effects other than storing to the stack slot.</p>
                                    </div>
                                </div>
                                <p>Defined at line 360 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CABA20E59D46184D682B392675A24339F4FB579F">
                                <pre><code class="language-cpp code-clang-doc">Register isStoreToStackSlot (const MachineInstr &amp; MI, int &amp; FrameIndex, TypeSize &amp; MemBytes)</code></pre>
                                <div>
                                    <div>
                                        <p> Optional extension of isStoreToStackSlot that returns the number of</p>
                                        <p> bytes stored to the stack. This must be implemented if a backend</p>
                                        <p> supports partial stack slot spills/loads to further disambiguate</p>
                                        <p> what the store does.</p>
                                    </div>
                                </div>
                                <p>Defined at line 369 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A5F321273A8795DB94DF1DA39ADB75CE46A7F2BC">
                                <pre><code class="language-cpp code-clang-doc">Register isStoreToStackSlotPostFE (const MachineInstr &amp; MI, int &amp; FrameIndex)</code></pre>
                                <div>
                                    <div>
                                        <p> Check for post-frame ptr elimination stack locations as well.</p>
                                        <p> This uses a heuristic, so it isn&#39;t reliable for correctness.</p>
                                    </div>
                                </div>
                                <p>Defined at line 378 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="108290D748F192345346EFB8161040CE84707C46">
                                <pre><code class="language-cpp code-clang-doc">bool isStackSlotCopy (const MachineInstr &amp; MI, int &amp; DestFrameIndex, int &amp; SrcFrameIndex)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the specified machine instruction</p>
                                        <p> is a copy of one stack slot to another and has no other effect.</p>
                                        <p> Provide the identity of the two frame indices.</p>
                                    </div>
                                </div>
                                <p>Defined at line 396 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="4DECD1E52AEB1B9517999D693BB20172BC134105">
                                <pre><code class="language-cpp code-clang-doc">bool isUnspillableTerminator (const MachineInstr * MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the given instruction is terminator that is unspillable,</p>
                                        <p> according to isUnspillableTerminatorImpl.</p>
                                    </div>
                                </div>
                                <p>Defined at line 420 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B3BDA923334B52836E7E61FBA502548E82609F59">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getInstSizeInBytes (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the size in bytes of the specified MachineInstr, or ~0U</p>
                                        <p> when this function is not implemented by a target.</p>
                                    </div>
                                </div>
                                <p>Defined at line 426 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3232171CBBD775BDAC5F58929C65B9B184FB9AD2">
                                <pre><code class="language-cpp code-clang-doc">bool isAsCheapAsAMove (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the instruction is as cheap as a move instruction.</p>
                                    </div>
                                    <div>
                                        <p> Targets for different archs need to override this, and different</p>
                                        <p> micro-architectures can also be finely tuned inside.</p>
                                    </div>
                                </div>
                                <p>Defined at line 434 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0F86CF0DF7834FA76299C1D3573D67AA259ED80A">
                                <pre><code class="language-cpp code-clang-doc">bool shouldSink (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the instruction should be sunk by MachineSink.</p>
                                    </div>
                                    <div>
                                        <p> MachineSink determines on its own whether the instruction is safe to sink;</p>
                                        <p> this gives the target a hook to override the default behavior with regards</p>
                                        <p> to which instructions should be sunk.</p>
                                    </div>
                                    <div>
                                        <p> shouldPostRASink() is used by PostRAMachineSink.</p>
                                    </div>
                                </div>
                                <p>Defined at line 445 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="6385ED9604AF261A72DCE5DB8CA39AE53EF00D13">
                                <pre><code class="language-cpp code-clang-doc">bool shouldPostRASink (const MachineInstr &amp; MI)</code></pre>
                                <p>Defined at line 446 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="69CCBDA716EBF40BA58F55FCA4D8F666C83B89AC">
                                <pre><code class="language-cpp code-clang-doc">void reMaterialize (MachineBasicBlock &amp; MBB, int MI, Register DestReg, unsigned int SubIdx, const MachineInstr &amp; Orig)</code></pre>
                                <div>
                                    <div>
                                        <p> Re-issue the specified &#39;original&#39; instruction at the</p>
                                        <p> specific location targeting a new destination register.</p>
                                        <p> The register in Orig-&gt;getOperand(0).getReg() will be substituted by</p>
                                        <p> DestReg:SubIdx. Any existing subreg index is preserved or composed with</p>
                                        <p> SubIdx.</p>
                                    </div>
                                </div>
                                <p>Defined at line 446 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="036883EA4C9FCF15EC6C5AF24243E1E508E72688">
                                <pre><code class="language-cpp code-clang-doc">bool shouldHoist (const MachineInstr &amp; MI, const MachineLoop * FromLoop)</code></pre>
                                <div>
                                    <div>
                                        <p> Return false if the instruction should not be hoisted by MachineLICM.</p>
                                    </div>
                                    <div>
                                        <p> MachineLICM determines on its own whether the instruction is safe to</p>
                                        <p> hoist; this gives the target a hook to extend this assessment and prevent</p>
                                        <p> an instruction being hoisted from a given loop for target specific</p>
                                        <p> reasons.</p>
                                    </div>
                                </div>
                                <p>Defined at line 454 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="4FCC85ABC3157B35D417BDD9C015A24AC7934325">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr &amp; duplicate (MachineBasicBlock &amp; MBB, int InsertBefore, const MachineInstr &amp; Orig)</code></pre>
                                <div>
                                    <div>
                                        <p> Clones instruction or the whole instruction bundle </p>
                                        <p> and</p>
                                        <p> insert into </p>
                                        <p> before </p>
                                        <p> The target may update operands</p>
                                        <p> that are required to be unique.</p>
                                    </div>
                                    <div>
                                        <p> must not return true for MachineInstr::isNotDuplicable().</p>
                                    </div>
                                </div>
                                <p>Defined at line 461 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5580863FFC9A32BC257447937D7F4F76730CCEDA">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * convertToThreeAddress (MachineInstr &amp; MI, LiveVariables * LV, LiveIntervals * LIS)</code></pre>
                                <div>
                                    <div>
                                        <p> This method must be implemented by targets that</p>
                                        <p> set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</p>
                                        <p> may be able to convert a two-address instruction into one or more true</p>
                                        <p> three-address instructions on demand.  This allows the X86 target (for</p>
                                        <p> example) to convert ADD and SHL instructions into LEA instructions if they</p>
                                        <p> would require register copies due to two-addressness.</p>
                                    </div>
                                    <div>
                                        <p> This method returns a null pointer if the transformation cannot be</p>
                                        <p> performed, otherwise it returns the last new instruction.</p>
                                    </div>
                                    <div>
                                        <p> If </p>
                                        <p> is not nullptr, the LiveIntervals info should be updated for</p>
                                        <p> replacing </p>
                                        <p> with new instructions, even though this function does not</p>
                                        <p> remove MI.</p>
                                    </div>
                                </div>
                                <p>Defined at line 490 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="6653217FE076597B5E1E5DD24CC17DB3EBB97C46">
                                <pre><code class="language-cpp code-clang-doc">bool hasCommutePreference (MachineInstr &amp; MI, bool &amp; Commute)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the target has a preference on the operands order of</p>
                                        <p> the given machine instruction. And specify if </p>
                                        <p> is required to</p>
                                        <p> get the desired operands order.</p>
                                    </div>
                                </div>
                                <p>Defined at line 547 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D0267C942963CC6190131F511A4B312521A7EB00">
                                <pre><code class="language-cpp code-clang-doc">bool isGlobalMemoryObject (const MachineInstr * MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if MI is an instruction we are unable to reason about</p>
                                        <p> (like a call or something with unmodeled side effects).</p>
                                    </div>
                                </div>
                                <p>Defined at line 2221 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="02E02C3D94B232AB721F4AC79C1069DDEC12CC35">
                                <pre><code class="language-cpp code-clang-doc">int getSPAdjust (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the actual stack pointer adjustment made by an instruction</p>
                                        <p> as part of a call sequence. By default, only call frame setup/destroy</p>
                                        <p> instructions adjust the stack, but targets may want to override this</p>
                                        <p> to enable more fine-grained adjustment, or adjust by a different value.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1662 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5FDE3BA1711EA9079D994C2EC267E8E33F8BFABD">
                                <pre><code class="language-cpp code-clang-doc">bool getRegSequenceInputs (const MachineInstr &amp; MI, unsigned int DefIdx, SmallVectorImpl&lt;RegSubRegPairAndIdx&gt; &amp; InputRegs)</code></pre>
                                <div>
                                    <div>
                                        <p> Build the equivalent inputs of a REG_SEQUENCE for the given </p>
                                        <p> and </p>
                                        <p> InputRegs of the equivalent REG_SEQUENCE. Each element of</p>
                                        <p> the list is modeled as </p>
                                        <p>&lt;Reg</p>
                                        <p>:SubReg, SubIdx&gt;. Operands with the undef</p>
                                        <p> flag are not added to this list.</p>
                                        <p> E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</p>
                                        <p> two elements:</p>
                                        <p> - %1:sub1, sub0</p>
                                        <p> - %2</p>
                                        <p>&lt;</p>
                                        <p>:0&gt;, sub1</p>
                                    </div>
                                </div>
                                <p>Defined at line 1957 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="71FBB04B4195E5B5362EC27FD1FCB6A35D2FBF21">
                                <pre><code class="language-cpp code-clang-doc">bool getExtractSubregInputs (const MachineInstr &amp; MI, unsigned int DefIdx, RegSubRegPairAndIdx &amp; InputReg)</code></pre>
                                <div>
                                    <div>
                                        <p> Build the equivalent inputs of a EXTRACT_SUBREG for the given </p>
                                        <p> and </p>
                                        <p> InputReg of the equivalent EXTRACT_SUBREG.</p>
                                        <p> E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</p>
                                        <p> - %1:sub1, sub0</p>
                                    </div>
                                </div>
                                <p>Defined at line 1984 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="7D66956C93F360A02A77B0F521A5E03BB892F9DA">
                                <pre><code class="language-cpp code-clang-doc">bool getInsertSubregInputs (const MachineInstr &amp; MI, unsigned int DefIdx, RegSubRegPair &amp; BaseReg, RegSubRegPairAndIdx &amp; InsertedReg)</code></pre>
                                <div>
                                    <div>
                                        <p> Build the equivalent inputs of a INSERT_SUBREG for the given </p>
                                        <p> and </p>
                                        <p> BaseReg and </p>
                                        <p> InsertedReg contain</p>
                                        <p> the equivalent inputs of INSERT_SUBREG.</p>
                                        <p> E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</p>
                                        <p> - BaseReg: %0:sub0</p>
                                        <p> - InsertedReg: %1:sub1, sub3</p>
                                    </div>
                                </div>
                                <p>Defined at line 2009 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="55BBB7BB2BAF9DE486400F4BF9A4973F0715F3D9">
                                <pre><code class="language-cpp code-clang-doc">bool produceSameValue (const MachineInstr &amp; MI0, const MachineInstr &amp; MI1, const MachineRegisterInfo * MRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if two machine instructions would produce identical values.</p>
                                        <p> By default, this is only true when the two instructions</p>
                                        <p> are deemed identical except for defs. If this function is called when the</p>
                                        <p> IR is still in SSA form, the caller can pass the MachineRegisterInfo for</p>
                                        <p> aggressive checks.</p>
                                    </div>
                                </div>
                                <p>Defined at line 455 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="4B74364EB28995941D8EB7FCD6A88F83733F763B">
                                <pre><code class="language-cpp code-clang-doc">std::pair&lt;unsigned int, unsigned int&gt; getPatchpointUnfoldableRange (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> For a patchpoint, stackmap, or statepoint intrinsic, return the range of</p>
                                        <p> operands which can&#39;t be folded into stack references. Operands outside</p>
                                        <p> of the range are most likely foldable but it is not guaranteed.</p>
                                        <p> These instructions are unique in that stack references for some operands</p>
                                        <p> have the same execution cost (e.g. none) as the unfolded register forms.</p>
                                        <p> The ranged return is guaranteed to include all operands which can&#39;t be</p>
                                        <p> folded at zero cost.</p>
                                    </div>
                                </div>
                                <p>Defined at line 553 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="42230D90B3CE5FB82D7875513C70B4413F7945F3">
                                <pre><code class="language-cpp code-clang-doc">bool simplifyInstruction (MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> If possible, converts the instruction to a simplified/canonical form.</p>
                                        <p> Returns true if the instruction was modified.</p>
                                    </div>
                                    <div>
                                        <p> This function is only called after register allocation. The MI will be</p>
                                        <p> modified in place. This is called by passes such as</p>
                                        <p> MachineCopyPropagation, where their mutation of the MI operands may</p>
                                        <p> expose opportunities to convert the instruction to a simpler form (e.g.</p>
                                        <p> a load of 0).</p>
                                    </div>
                                </div>
                                <p>Defined at line 559 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A35464F7CF90793910CDCAD5B4184D159463B943">
                                <pre><code class="language-cpp code-clang-doc">bool isBranchOffsetInRange (unsigned int BranchOpc, int64_t BrOffset)</code></pre>
                                <div>
                                </div>
                                <p>Defined at line 661 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="BF23A524296B6D824C08461D3DD52B3445FF9EA6">
                                <pre><code class="language-cpp code-clang-doc">MachineBasicBlock * getBranchDestBlock (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                </div>
                                <p>Defined at line 667 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E240A79FC6F68B7CB72C40C5EC80E3E174E8F57B">
                                <pre><code class="language-cpp code-clang-doc">void insertIndirectBranch (MachineBasicBlock &amp; MBB, MachineBasicBlock &amp; NewDestBB, MachineBasicBlock &amp; RestoreBB, const DebugLoc &amp; DL, int64_t BrOffset, RegScavenger * RS)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert an unconditional indirect branch at the end of </p>
                                        <p> to </p>
                                        <p> Optionally, insert the clobbered register restoring in </p>
                                        <p> indicates the offset of </p>
                                        <p> relative to</p>
                                        <p> the offset of the position to insert the new branch.</p>
                                    </div>
                                </div>
                                <p>Defined at line 675 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F329546B8B19E196FD917E05060485CED8D40FBB">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * foldMemoryOperand (MachineInstr &amp; MI, ArrayRef&lt;unsigned int&gt; Ops, int FI, LiveIntervals * LIS, VirtRegMap * VRM)</code></pre>
                                <div>
                                    <div>
                                        <p> Attempt to fold a load or store of the specified stack</p>
                                        <p> slot into the specified machine instruction for the specified operand(s).</p>
                                        <p> If this is possible, a new instruction is returned with the specified</p>
                                        <p> operand folded, otherwise NULL is returned.</p>
                                        <p> The new instruction is inserted before MI, and the client is responsible</p>
                                        <p> for removing the old instruction.</p>
                                        <p> If VRM is passed, the assigned physregs can be inspected by target to</p>
                                        <p> decide on using an opcode (note that those assignments can still change).</p>
                                    </div>
                                </div>
                                <p>Defined at line 702 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2DC3707A092F0BDAC38A0424D3CBA58E773C1019">
                                <pre><code class="language-cpp code-clang-doc">bool analyzeBranch (MachineBasicBlock &amp; MBB, MachineBasicBlock *&amp; TBB, MachineBasicBlock *&amp; FBB, SmallVectorImpl&lt;MachineOperand&gt; &amp; Cond, bool AllowModify)</code></pre>
                                <div>
                                    <div>
                                        <p> Analyze the branching code at the end of MBB, returning</p>
                                        <p> true if it cannot be understood (e.g. it&#39;s a switch dispatch or isn&#39;t</p>
                                        <p> implemented for a target).  Upon success, this returns false and returns</p>
                                        <p> with the following information in various cases:</p>
                                    </div>
                                    <div>
                                        <p> 1. If this block ends with no branches (it just falls through to its succ)</p>
                                        <p>    just return false, leaving TBB/FBB null.</p>
                                        <p> 2. If this block ends with only an unconditional branch, it sets TBB to be</p>
                                        <p>    the destination block.</p>
                                        <p> 3. If this block ends with a conditional branch and it falls through to a</p>
                                        <p>    successor block, it sets TBB to be the branch destination block and a</p>
                                        <p>    list of operands that evaluate the condition. These operands can be</p>
                                        <p>    passed to other TargetInstrInfo methods to create new branches.</p>
                                        <p> 4. If this block ends with a conditional branch followed by an</p>
                                        <p>    unconditional branch, it returns the &#39;true&#39; destination in TBB, the</p>
                                        <p>    &#39;false&#39; destination in FBB, and a list of operands that evaluate the</p>
                                        <p>    condition.  These operands can be passed to other TargetInstrInfo</p>
                                        <p>    methods to create new branches.</p>
                                    </div>
                                    <div>
                                        <p> Note that removeBranch and insertBranch must be implemented to support</p>
                                        <p> cases where this method returns success.</p>
                                    </div>
                                    <div>
                                        <p> If AllowModify is true, then this routine is allowed to modify the basic</p>
                                        <p> block (e.g. delete instructions after the unconditional branch).</p>
                                    </div>
                                    <div>
                                        <p> The CFG information in MBB.Predecessors and MBB.Successors must be valid</p>
                                        <p> before calling this function.</p>
                                    </div>
                                </div>
                                <p>Defined at line 710 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="6CD96E525D6378549CDDA671079A6DD14F241310">
                                <pre><code class="language-cpp code-clang-doc">bool analyzeBranchPredicate (MachineBasicBlock &amp; MBB, MachineBranchPredicate &amp; MBP, bool AllowModify)</code></pre>
                                <div>
                                    <div>
                                        <p> Analyze the branching code at the end of MBB and parse it into the</p>
                                        <p> MachineBranchPredicate structure if possible.  Returns false on success</p>
                                        <p> and true on failure.</p>
                                    </div>
                                    <div>
                                        <p> If AllowModify is true, then this routine is allowed to modify the basic</p>
                                        <p> block (e.g. delete instructions after the unconditional branch).</p>
                                    </div>
                                </div>
                                <p>Defined at line 752 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3525798E1DB67EDEC0D0C1F73E49DE968A82DAFF">
                                <pre><code class="language-cpp code-clang-doc">unsigned int removeBranch (MachineBasicBlock &amp; MBB, int * BytesRemoved)</code></pre>
                                <div>
                                    <div>
                                        <p> Remove the branching code at the end of the specific MBB.</p>
                                        <p> This is only invoked in cases where analyzeBranch returns success. It</p>
                                        <p> returns the number of instructions that were removed.</p>
                                        <p> If </p>
                                        <p> is non-null, report the change in code size from the</p>
                                        <p> removed instructions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 763 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CA789FEED214030A6D1BF82AA419117F5E5CF4D1">
                                <pre><code class="language-cpp code-clang-doc">unsigned int insertBranch (MachineBasicBlock &amp; MBB, MachineBasicBlock * TBB, MachineBasicBlock * FBB, ArrayRef&lt;MachineOperand&gt; Cond, const DebugLoc &amp; DL, int * BytesAdded)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert branch code into the end of the specified MachineBasicBlock. The</p>
                                        <p> operands to this method are the same as those returned by analyzeBranch.</p>
                                        <p> This is only invoked in cases where analyzeBranch returns success. It</p>
                                        <p> returns the number of instructions inserted. If </p>
                                        <p> is non-null,</p>
                                        <p> report the change in code size from the added instructions.</p>
                                    </div>
                                    <div>
                                        <p> It is also invoked by tail merging to add unconditional branches in</p>
                                        <p> cases where analyzeBranch doesn&#39;t apply because there was no original</p>
                                        <p> branch to analyze.  At least this much must be implemented, else tail</p>
                                        <p> merging needs to be disabled.</p>
                                    </div>
                                    <div>
                                        <p> The CFG information in MBB.Predecessors and MBB.Successors must be valid</p>
                                        <p> before calling this function.</p>
                                    </div>
                                </div>
                                <p>Defined at line 781 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5BF6A403732F9E48BBF84CB9719B5FF6AA039711">
                                <pre><code class="language-cpp code-clang-doc">unsigned int insertUnconditionalBranch (MachineBasicBlock &amp; MBB, MachineBasicBlock * DestBB, const DebugLoc &amp; DL, int * BytesAdded)</code></pre>
                                <p>Defined at line 789 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="BBAF36E5A0CF1355715CDC3A4FC33EF2C76D0B89">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * foldMemoryOperand (MachineInstr &amp; MI, ArrayRef&lt;unsigned int&gt; Ops, MachineInstr &amp; LoadMI, LiveIntervals * LIS)</code></pre>
                                <div>
                                    <div>
                                        <p> Same as the previous version except it allows folding of any load and</p>
                                        <p> store from / to any address, not just from a specific stack slot.</p>
                                    </div>
                                </div>
                                <p>Defined at line 802 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="688C9FAAA20876F12619EC9D0B06BE3D9BE482F5">
                                <pre><code class="language-cpp code-clang-doc">int analyzeLoopForPipelining (MachineBasicBlock * LoopBB)</code></pre>
                                <div>
                                    <div>
                                        <p> Analyze loop L, which must be a single-basic-block loop, and if the</p>
                                        <p> conditions can be understood enough produce a PipelinerLoopInfo object.</p>
                                    </div>
                                </div>
                                <p>Defined at line 871 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2694D6E566FE6B4C6428DE53369DD5FCF51E6948">
                                <pre><code class="language-cpp code-clang-doc">void lowerCopy (MachineInstr * MI, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> This function defines the logic to lower COPY instruction to</p>
                                        <p> target specific instruction(s).</p>
                                    </div>
                                </div>
                                <p>Defined at line 873 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="72CCE00073B9DAAAD70F8DC205FAE6790A97C531">
                                <pre><code class="language-cpp code-clang-doc">bool analyzeLoop (MachineLoop &amp; L, MachineInstr *&amp; IndVarInst, MachineInstr *&amp; CmpInst)</code></pre>
                                <div>
                                    <div>
                                        <p> Analyze the loop code, return true if it cannot be understood. Upon</p>
                                        <p> success, this function returns false and returns information about the</p>
                                        <p> induction variable and compare instruction used at the end.</p>
                                    </div>
                                </div>
                                <p>Defined at line 879 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="712201E081C61EE509172781E4C8065E73C0775D">
                                <pre><code class="language-cpp code-clang-doc">unsigned int reduceLoopCount (MachineBasicBlock &amp; MBB, MachineBasicBlock &amp; PreHeader, MachineInstr * IndVar, MachineInstr &amp; Cmp, SmallVectorImpl&lt;MachineOperand&gt; &amp; Cond, SmallVectorImpl&lt;MachineInstr *&gt; &amp; PrevInsts, unsigned int Iter, unsigned int MaxIter)</code></pre>
                                <div>
                                    <div>
                                        <p> Generate code to reduce the loop iteration by one and check if the loop</p>
                                        <p> is finished.  Return the value/register of the new loop count.  We need</p>
                                        <p> this function when peeling off one or more iterations of a loop. This</p>
                                        <p> function assumes the nth iteration is peeled first.</p>
                                    </div>
                                </div>
                                <p>Defined at line 888 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="78DEA6C80ACB7E515E782B7813920AFB61B45173">
                                <pre><code class="language-cpp code-clang-doc">bool isLegalToSplitMBBAt (MachineBasicBlock &amp; MBB, int MBBI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it&#39;s legal to split the given basic</p>
                                        <p> block at the specified instruction (i.e. instruction would be the start</p>
                                        <p> of a new basic block).</p>
                                    </div>
                                </div>
                                <p>Defined at line 905 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="4EF37B4D256FE48F6B06D75616B65B32B224156B">
                                <pre><code class="language-cpp code-clang-doc">bool isProfitableToIfCvt (MachineBasicBlock &amp; MBB, unsigned int NumCycles, unsigned int ExtraPredCycles, BranchProbability Probability)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it&#39;s profitable to predicate</p>
                                        <p> instructions with accumulated instruction latency of &quot;NumCycles&quot;</p>
                                        <p> of the specified basic block, where the probability of the instructions</p>
                                        <p> being executed is given by Probability, and Confidence is a measure</p>
                                        <p> of our confidence that it will be properly predicted.</p>
                                    </div>
                                </div>
                                <p>Defined at line 915 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D95B22E35899BB7E7FCF604FF30B8A4FF2E5213E">
                                <pre><code class="language-cpp code-clang-doc">bool getMachineCombinerPatterns (MachineInstr &amp; Root, SmallVectorImpl&lt;unsigned int&gt; &amp; Patterns, bool DoRegPressureReduce)</code></pre>
                                <div>
                                    <div>
                                        <p> FIXME: This has the potential to be expensive (compile time) while not</p>
                                        <p> improving the code at all. Some ways to limit the overhead:</p>
                                        <p> 1. Track successful transforms; bail out if hit rate gets too low.</p>
                                        <p> 2. Only enable at -O3 or some other non-default optimization level.</p>
                                        <p> 3. Pre-screen pattern candidates here: if an operand of the previous</p>
                                        <p>    instruction is known to not increase the critical path, then don&#39;t match</p>
                                        <p>    that pattern.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1144 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="203E7F0D6A5E0DC39D4FAF970F798812BEAA299F">
                                <pre><code class="language-cpp code-clang-doc">bool isThroughputPattern (unsigned int Pattern)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when a code sequence can improve loop throughput.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1169 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="76D871E1D2858B33D46C8D0198B985D6B6BDC932">
                                <pre><code class="language-cpp code-clang-doc">CombinerObjective getCombinerObjective (unsigned int Pattern)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the objective of a combiner pattern.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>Pattern</b>   - combiner pattern
                                    </div> 
                                </div>
                                <p>Defined at line 1173 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="845600387FF4F0F6BE346200FFC28AE6B89184B9">
                                <pre><code class="language-cpp code-clang-doc">bool isReassociationCandidate (const MachineInstr &amp; Inst, bool &amp; Commuted)</code></pre>
                                <div>
                                    <div>
                                        <p> 1. The operation must be associative and commutative or be the inverse of</p>
                                        <p>    such an operation.</p>
                                        <p> 2. The instruction must have virtual register definitions for its</p>
                                        <p>    operands in the same basic block.</p>
                                        <p> 3. The instruction must have a reassociable sibling.</p>
                                    </div>
                                </div>
                                <p>Defined at line 967 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2E08B8E33882B5B7C9E06A0AEA85252CFC65677A">
                                <pre><code class="language-cpp code-clang-doc">bool getAccumulatorReassociationPatterns (MachineInstr &amp; Root, SmallVectorImpl&lt;unsigned int&gt; &amp; Patterns)</code></pre>
                                <div>
                                    <div>
                                        <p> Find chains of accumulations that can be rewritten as a tree for increased</p>
                                        <p> ILP.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1035 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="9D34D2A8E0749089E42A68BFAADD5B9B7DF9FB9E">
                                <pre><code class="language-cpp code-clang-doc">void getAccumulatorChain (MachineInstr * CurrentInstr, SmallVectorImpl&lt;Register&gt; &amp; Chain)</code></pre>
                                <div>
                                    <div>
                                        <p> A chain of accumulation instructions will be selected IFF:</p>
                                        <p>    1. All the accumulation instructions in the chain have the same opcode,</p>
                                        <p>       besides the first that has a slightly different opcode because it does</p>
                                        <p>       not accumulate into a register.</p>
                                        <p>    2. All the instructions in the chain are combinable (have a single use</p>
                                        <p>       which itself is part of the chain).</p>
                                        <p>    3. Meets the required minimum length.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1004 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="609A74847D6EF30F3D937116FC3E62E515352039">
                                <pre><code class="language-cpp code-clang-doc">void reduceAccumulatorTree (SmallVectorImpl&lt;Register&gt; &amp; RegistersToReduce, SmallVectorImpl&lt;MachineInstr *&gt; &amp; InsInstrs, MachineFunction &amp; MF, MachineInstr &amp; Root, MachineRegisterInfo &amp; MRI, int &amp; InstrIdxForVirtReg, Register ResultReg)</code></pre>
                                <div>
                                    <div>
                                        <p> Reduce branches of the accumulator tree by adding them together.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1076 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="FBD65784DAABBF097588FFB3444A0EB0C407551A">
                                <pre><code class="language-cpp code-clang-doc">bool areOpcodesEqualOrInverse (unsigned int Opcode1, unsigned int Opcode2)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when </p>
                                        <p> Opcode1 or its inversion is equal to </p>
                                        <p> Opcode2.</p>
                                    </div>
                                </div>
                                <p>Defined at line 927 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="34A133FA5F30071429FF980BF0D02A53B06F9C73">
                                <pre><code class="language-cpp code-clang-doc">bool hasReassociableOperands (const MachineInstr &amp; Inst, const MachineBasicBlock * MBB)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when </p>
                                        <p> Inst has reassociable operands in the same </p>
                                        <p> MBB.</p>
                                    </div>
                                </div>
                                <p>Defined at line 908 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="82EB17706607A0DA28A314B0323D0457D31D8EED">
                                <pre><code class="language-cpp code-clang-doc">bool isProfitableToIfCvt (MachineBasicBlock &amp; TMBB, unsigned int NumTCycles, unsigned int ExtraTCycles, MachineBasicBlock &amp; FMBB, unsigned int NumFCycles, unsigned int ExtraFCycles, BranchProbability Probability)</code></pre>
                                <div>
                                    <div>
                                        <p> Second variant of isProfitableToIfCvt. This one</p>
                                        <p> checks for the case where two basic blocks from true and false path</p>
                                        <p> of a if-then-else (diamond) are predicated on mutually exclusive</p>
                                        <p> predicates, where the probability of the true path being taken is given</p>
                                        <p> by Probability, and Confidence is a measure of our confidence that it</p>
                                        <p> will be properly predicted.</p>
                                    </div>
                                </div>
                                <p>Defined at line 927 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E7EFC5D4EBBFE62FC609DDBEFE67B2959DA14203">
                                <pre><code class="language-cpp code-clang-doc">bool hasReassociableSibling (const MachineInstr &amp; Inst, bool &amp; Commuted)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when </p>
                                        <p> Inst has reassociable sibling.</p>
                                    </div>
                                </div>
                                <p>Defined at line 932 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="69A68CA61E8EFEDA74035D57FF8A2856486A4FE6">
                                <pre><code class="language-cpp code-clang-doc">void insertNoop (MachineBasicBlock &amp; MBB, int MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert a noop into the instruction stream at the specified point.</p>
                                    </div>
                                </div>
                                <p>Defined at line 79 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="956FA0D36D4BA35B1E6AE885D18400C1B1DD98B4">
                                <pre><code class="language-cpp code-clang-doc">void insertNoops (MachineBasicBlock &amp; MBB, int MI, unsigned int Quantity)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert noops into the instruction stream at the specified point.</p>
                                    </div>
                                </div>
                                <p>Defined at line 86 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="83E88183A3F6A1D74623218BB9794A74A301730F">
                                <pre><code class="language-cpp code-clang-doc">MCInst getNop ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return the noop instruction to use for a noop.</p>
                                    </div>
                                </div>
                                <p>Defined at line 510 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F9BD9157F61450EEC48AE72EBB5E6C4AA7407B61">
                                <pre><code class="language-cpp code-clang-doc">bool isUnpredicatedTerminator (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the instruction is a</p>
                                        <p> terminator instruction that has not been predicated.</p>
                                    </div>
                                </div>
                                <p>Defined at line 348 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8EF90C3D00B29DCE67D7607D4459F1A84E9C5498">
                                <pre><code class="language-cpp code-clang-doc">bool PredicateInstruction (MachineInstr &amp; MI, ArrayRef&lt;MachineOperand&gt; Pred)</code></pre>
                                <div>
                                    <div>
                                        <p> Convert the instruction into a predicated instruction.</p>
                                        <p> It returns true if the operation was successful.</p>
                                    </div>
                                </div>
                                <p>Defined at line 359 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A27A0FAADBB654ADB901FF450858FC859D4D93D4">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getInlineAsmLength (const char * Str, const MCAsmInfo &amp; MAI, const TargetSubtargetInfo * STI)</code></pre>
                                <div>
                                    <div>
                                        <p> Measure the specified inline asm to determine an approximation of its</p>
                                        <p> length.</p>
                                    </div>
                                </div>
                                <p>Defined at line 112 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E29EA48B7E33EB56D4B83481FF3993064A3A0DA7">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * optimizeLoadInstr (MachineInstr &amp; MI, const MachineRegisterInfo * MRI, Register &amp; FoldAsLoadDefReg, MachineInstr *&amp; DefMI)</code></pre>
                                <div>
                                    <div>
                                        <p> Try to remove the load by folding it to a register</p>
                                        <p> operand at the use. We fold the load instructions if load defines a virtual</p>
                                        <p> register, the virtual register is used once in the same BB, and the</p>
                                        <p> instructions in-between do not load or store, and have no side effects.</p>
                                    </div>
                                </div>
                                <p>Defined at line 516 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3C393ACFC667A80BE3A8500DA8B59579ACFBCFD5">
                                <pre><code class="language-cpp code-clang-doc">bool isProfitableToDupForIfCvt (MachineBasicBlock &amp; MBB, unsigned int NumCycles, BranchProbability Probability)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it&#39;s profitable for if-converter to duplicate instructions</p>
                                        <p> of specified accumulated instruction latencies in the specified MBB to</p>
                                        <p> enable if-conversion.</p>
                                        <p> The probability of the instructions being executed is given by</p>
                                        <p> Probability, and Confidence is a measure of our confidence that it</p>
                                        <p> will be properly predicted.</p>
                                    </div>
                                </div>
                                <p>Defined at line 941 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F8758553A1A8BFEB6F8648F3F86E3C362C34605D">
                                <pre><code class="language-cpp code-clang-doc">unsigned int extraSizeToPredicateInstructions (const MachineFunction &amp; MF, unsigned int NumInsts)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the increase in code size needed to predicate a contiguous run of</p>
                                        <p> NumInsts instructions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 949 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5BCD95A111E6F6EFDB3CE543F85BF2EBA8378D13">
                                <pre><code class="language-cpp code-clang-doc">unsigned int predictBranchSizeForIfCvt (MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return an estimate for the code size reduction (in bytes) which will be</p>
                                        <p> caused by removing the given branch instruction during if-conversion.</p>
                                    </div>
                                </div>
                                <p>Defined at line 956 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="69707669F8B1E522141DE0DD0ACF3A4094C2CD67">
                                <pre><code class="language-cpp code-clang-doc">bool isProfitableToUnpredicate (MachineBasicBlock &amp; TMBB, MachineBasicBlock &amp; FMBB)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it&#39;s profitable to unpredicate</p>
                                        <p> one side of a &#39;diamond&#39;, i.e. two sides of if-else predicated on mutually</p>
                                        <p> exclusive predicates.</p>
                                        <p> e.g.</p>
                                        <p>   subeq  r0, r1, #1</p>
                                        <p>   addne  r0, r1, #1</p>
                                        <p> =&gt;</p>
                                        <p>   sub    r0, r1, #1</p>
                                        <p>   addne  r0, r1, #1</p>
                                    </div>
                                    <div>
                                        <p> This may be profitable is conditional instructions are always executed.</p>
                                    </div>
                                </div>
                                <p>Defined at line 971 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D516CB4D20FD1BB418CC9A48FAF11692C05A4FA9">
                                <pre><code class="language-cpp code-clang-doc">bool canInsertSelect (const MachineBasicBlock &amp; MBB, ArrayRef&lt;MachineOperand&gt; Cond, Register DstReg, Register TrueReg, Register FalseReg, int &amp; CondCycles, int &amp; TrueCycles, int &amp; FalseCycles)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it is possible to insert a select</p>
                                        <p> instruction that chooses between TrueReg and FalseReg based on the</p>
                                        <p> condition code in Cond.</p>
                                    </div>
                                    <div>
                                        <p> When successful, also return the latency in cycles from TrueReg,</p>
                                        <p> FalseReg, and Cond to the destination register. In most cases, a select</p>
                                        <p> instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</p>
                                    </div>
                                    <div>
                                        <p> Some x86 implementations have 2-cycle cmov instructions.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>MBB</b>           Block where select instruction would be inserted.
                                    </div> 
                                    <div>
                                        <b>Cond</b>          Condition returned by analyzeBranch.
                                    </div> 
                                    <div>
                                        <b>DstReg</b>        Virtual dest register that the result should write to.
                                    </div> 
                                    <div>
                                        <b>TrueReg</b>       Virtual register to select when Cond is true.
                                    </div> 
                                    <div>
                                        <b>FalseReg</b>      Virtual register to select when Cond is false.
                                    </div> 
                                    <div>
                                        <b>CondCycles</b>    Latency from Cond+Branch to select output.
                                    </div> 
                                    <div>
                                        <b>TrueCycles</b>    Latency from TrueReg to select output.
                                    </div> 
                                    <div>
                                        <b>FalseCycles</b>   Latency from FalseReg to select output.
                                    </div> 
                                </div>
                                <p>Defined at line 994 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="ACFF50852E168E29B34F7C58A8263911D007DB6D">
                                <pre><code class="language-cpp code-clang-doc">void insertSelect (MachineBasicBlock &amp; MBB, int I, const DebugLoc &amp; DL, Register DstReg, ArrayRef&lt;MachineOperand&gt; Cond, Register TrueReg, Register FalseReg)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert a select instruction into MBB before I that will copy TrueReg to</p>
                                        <p> DstReg when Cond is true, and FalseReg to DstReg when Cond is false.</p>
                                    </div>
                                    <div>
                                        <p> This function can only be called after canInsertSelect() returned true.</p>
                                        <p> The condition in Cond comes from analyzeBranch, and it can be assumed</p>
                                        <p> that the same flags or registers required by Cond are available at the</p>
                                        <p> insertion point.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>MBB</b>        Block where select instruction should be inserted.
                                    </div> 
                                    <div>
                                        <b>I</b>          Insertion point.
                                    </div> 
                                    <div>
                                        <b>DL</b>         Source location for debugging.
                                    </div> 
                                    <div>
                                        <b>DstReg</b>     Virtual register to be defined by select instruction.
                                    </div> 
                                    <div>
                                        <b>Cond</b>       Condition as computed by analyzeBranch.
                                    </div> 
                                    <div>
                                        <b>TrueReg</b>    Virtual register to copy when Cond is true.
                                    </div> 
                                    <div>
                                        <b>FalseReg</b>   Virtual register to copy when Cons is false.
                                    </div> 
                                </div>
                                <p>Defined at line 1017 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="FE8DFA115E916C53F88F37F23FB95DD79334A478">
                                <pre><code class="language-cpp code-clang-doc">bool analyzeSelect (const MachineInstr &amp; MI, SmallVectorImpl&lt;MachineOperand&gt; &amp; Cond, unsigned int &amp; TrueOp, unsigned int &amp; FalseOp, bool &amp; Optimizable)</code></pre>
                                <div>
                                    <div>
                                        <p> Analyze the given select instruction, returning true if</p>
                                        <p> it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</p>
                                    </div>
                                    <div>
                                        <p> When successful, return the controlling condition and the operands that</p>
                                        <p> determine the true and false result values.</p>
                                    </div>
                                    <div>
                                        <p>   Result = SELECT Cond, TrueOp, FalseOp</p>
                                    </div>
                                    <div>
                                        <p> Some targets can optimize select instructions, for example by predicating</p>
                                        <p> the instruction defining one of the operands. Such targets should set</p>
                                        <p> Optimizable.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>MI</b>   Select instruction to analyze.
                                    </div> 
                                    <div>
                                        <b>Cond</b>      Condition controlling the select.
                                    </div> 
                                    <div>
                                        <b>TrueOp</b>    Operand number of the value selected when Cond is true.
                                    </div> 
                                    <div>
                                        <b>FalseOp</b>   Operand number of the value selected when Cond is false.
                                    </div> 
                                    <div>
                                        <b>Optimizable</b>   Returned as true if MI is optimizable.
                                    </div> 
                                </div>
                                <p>Defined at line 1042 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="19FD5141C97110BDDE3F97C458E11BCE8613DA58">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * optimizeSelect (MachineInstr &amp; MI, SmallPtrSetImpl&lt;MachineInstr *&gt; &amp; NewMIs, bool PreferFalse)</code></pre>
                                <div>
                                    <div>
                                        <p> Given a select instruction that was understood by</p>
                                        <p> analyzeSelect and returned Optimizable = true, attempt to optimize MI by</p>
                                        <p> merging it with one of its operands. Returns NULL on failure.</p>
                                    </div>
                                    <div>
                                        <p> When successful, returns the new select instruction. The client is</p>
                                        <p> responsible for deleting MI.</p>
                                    </div>
                                    <div>
                                        <p> If both sides of the select can be optimized, PreferFalse is used to pick</p>
                                        <p> a side.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>MI</b>            Optimizable select instruction.
                                    </div> 
                                    <div>
                                        <b>NewMIs</b>       Set that record all MIs in the basic block up to  Has to be updated with any newly created MI or deleted ones.
                                    </div> 
                                    <div>
                                        <b>PreferFalse</b>   Try to optimize FalseOp instead of TrueOp.
                                    </div> 
                                </div>
                                <p>Defined at line 1065 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0ADAFE684B697DE543327DF2B65D71AD74EDA416">
                                <pre><code class="language-cpp code-clang-doc">void copyPhysReg (MachineBasicBlock &amp; MBB, int MI, const DebugLoc &amp; DL, Register DestReg, Register SrcReg, bool KillSrc, bool RenamableDest, bool RenamableSrc)</code></pre>
                                <div>
                                    <div>
                                        <p> Emit instructions to copy a pair of physical registers.</p>
                                    </div>
                                    <div>
                                        <p> This function should support copies within any legal register class as</p>
                                        <p> well as any cross-class copies created during instruction selection.</p>
                                    </div>
                                    <div>
                                        <p> The source and destination registers may overlap, which may require a</p>
                                        <p> careful implementation when multiple copy instructions are required for</p>
                                        <p> large registers. See for example the ARM target.</p>
                                    </div>
                                    <div>
                                        <p> If RenamableDest is true, the copy instruction&#39;s destination operand is</p>
                                        <p> marked renamable.</p>
                                        <p> If RenamableSrc is true, the copy instruction&#39;s source operand is</p>
                                        <p> marked renamable.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1085 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="C2B42861AD4A7DE2439E4CDAFED1E6CB4DEFE2A3">
                                <pre><code class="language-cpp code-clang-doc">bool isPCRelRegisterOperandLegal (const MachineOperand &amp; MO)</code></pre>
                                <div>
                                    <div>
                                        <p> Allow targets to tell MachineVerifier whether a specific register</p>
                                        <p> MachineOperand can be used as part of PC-relative addressing.</p>
                                        <p> PC-relative addressing modes in many CISC architectures contain</p>
                                        <p> (non-PC) registers as offsets or scaling values, which inherently</p>
                                        <p> tags the corresponding MachineOperand with OPERAND_PCREL.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>MO</b>   The MachineOperand in question. MO.isReg() should always be true.
                                    </div> 
                                    <h3>Returns</h3>
                                    <p> Whether this operand is allowed to be used PC-relatively.</p>
                                </div>
                                <p>Defined at line 1102 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2D8D78374F39BE025F224776EE96146DA5CBF899">
                                <pre><code class="language-cpp code-clang-doc">int getJumpTableIndex (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return an index for MachineJumpTableInfo if </p>
                                        <p> is an indirect jump</p>
                                        <p> using a jump table, otherwise -1.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1108 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1DD9EFC24BA68A6A0DDDC91AB351A5266521DD8F">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;DestSourcePair&gt; isCopyInstrImpl (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Target-dependent implementation for IsCopyInstr.</p>
                                        <p> If the specific machine instruction is a instruction that moves/copies</p>
                                        <p> value from one register to another register return destination and source</p>
                                        <p> registers as machine operands.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1115 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="69509BDFD3D53189703A6096471210885DFE3BF8">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;DestSourcePair&gt; isCopyLikeInstrImpl (const MachineInstr &amp; MI)</code></pre>
                                <p>Defined at line 1120 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B3515D7F854265AD72D6446477A1532231424506">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;DestSourcePair&gt; isCopyInstr (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specific machine instruction is a instruction that moves/copies</p>
                                        <p> value from one register to another register return destination and source</p>
                                        <p> registers as machine operands.</p>
                                        <p> For COPY-instruction the method naturally returns destination and source</p>
                                        <p> registers as machine operands, for all other instructions the method calls</p>
                                        <p> target-dependent implementation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1143 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="EE10041B159AA827CE111F62DAB49AA8302BBDB5">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;DestSourcePair&gt; isCopyLikeInstr (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Similar to `isCopyInstr`, but adds non-copy semantics on MIR, but</p>
                                        <p> ultimately generates a copy instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1152 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="798C2C4BBE7D7BB87E35E877A83EBE7D378D4B57">
                                <pre><code class="language-cpp code-clang-doc">bool isFullCopyInstr (const MachineInstr &amp; MI)</code></pre>
                                <p>Defined at line 1158 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3861EB94F8630AB97503143045082C00C1543ACC">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;RegImmPair&gt; isAddImmediate (const MachineInstr &amp; MI, Register Reg)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specific machine instruction is an instruction that adds an</p>
                                        <p> immediate value and a register, and stores the result in the given</p>
                                        <p> register </p>
                                        <p> return a pair of the source register and the offset</p>
                                        <p> which has been added.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1172 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="56783B3359DA9F431DADAC72C5524AD6D45213BA">
                                <pre><code class="language-cpp code-clang-doc">bool getConstValDefinedInReg (const MachineInstr &amp; MI, Register Reg, int64_t &amp; ImmVal)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if MI is an instruction that defines Reg to have a constant</p>
                                        <p> value and the value is recorded in ImmVal. The ImmVal is a result that</p>
                                        <p> should be interpreted as modulo size of Reg.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1180 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8F394C8DC0B394C0703E0EDCEE7FAC8B673F3EDC">
                                <pre><code class="language-cpp code-clang-doc">void storeRegToStackSlot (MachineBasicBlock &amp; MBB, int MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass * RC, Register VReg, MIFlag Flags)</code></pre>
                                <div>
                                    <div>
                                        <p> Store the specified register of the given register class to the specified</p>
                                        <p> stack frame index. The store instruction is to be added to the given</p>
                                        <p> machine basic block before the specified machine instruction. If isKill</p>
                                        <p> is true, the register operand is the last use and must be marked kill. If</p>
                                        <p> is being directly spilled as part of assigning a virtual</p>
                                        <p> register, </p>
                                        <p> is the register being assigned. This additional register</p>
                                        <p> argument is needed for certain targets when invoked from RegAllocFast to</p>
                                        <p> map the spilled physical register to its virtual register. A null register</p>
                                        <p> can be passed elsewhere. The </p>
                                        <p> is used to set appropriate machine</p>
                                        <p> flags on the spill instruction e.g. FrameSetup flag on a callee saved</p>
                                        <p> register spill instruction, part of prologue, during the frame lowering.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1197 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="667C5D86B256788FB11BC8D196BE1CFD5B36DDA6">
                                <pre><code class="language-cpp code-clang-doc">void loadRegFromStackSlot (MachineBasicBlock &amp; MBB, int MI, Register DestReg, int FrameIndex, const TargetRegisterClass * RC, Register VReg, MIFlag Flags)</code></pre>
                                <div>
                                    <div>
                                        <p> Load the specified register of the given register class from the specified</p>
                                        <p> stack frame index. The load instruction is to be added to the given</p>
                                        <p> machine basic block before the specified machine instruction. If </p>
                                        <p> is being directly reloaded as part of assigning a virtual</p>
                                        <p> register, </p>
                                        <p> is the register being assigned. This additional register</p>
                                        <p> argument is needed for certain targets when invoked from RegAllocFast to</p>
                                        <p> map the loaded physical register to its virtual register. A null register</p>
                                        <p> can be passed elsewhere. The </p>
                                        <p> is used to set appropriate machine</p>
                                        <p> flags on the spill instruction e.g. FrameDestroy flag on a callee saved</p>
                                        <p> register reload instruction, part of epilogue, during the frame lowering.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1215 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="04DE5F39A52DE6DEDEF0A7D86E702880E7FB5A53">
                                <pre><code class="language-cpp code-clang-doc">bool expandPostRAPseudo (MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> This function is called for all pseudo instructions</p>
                                        <p> that remain after register allocation. Many pseudo instructions are</p>
                                        <p> created to help register allocation. This is the place to convert them</p>
                                        <p> into real instructions. The target can edit MI in place, or it can insert</p>
                                        <p> new instructions and erase MI. The function should return true if</p>
                                        <p> anything was changed.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1229 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="436A6DC1A6686B7A28B5AEDA5EF34594CAF28581">
                                <pre><code class="language-cpp code-clang-doc">bool isSubregFoldable ()</code></pre>
                                <div>
                                    <div>
                                        <p> Check whether the target can fold a load that feeds a subreg operand</p>
                                        <p> (or a subreg operand that feeds a store).</p>
                                        <p> For example, X86 may want to return true if it can fold</p>
                                        <p> movl (%esp), %eax</p>
                                        <p> subb, %al, ...</p>
                                        <p> Into:</p>
                                        <p> subb (%esp), ...</p>
                                    </div>
                                    <div>
                                        <p> Ideally, we&#39;d like the target implementation of foldMemoryOperand() to</p>
                                        <p> reject subregs - but since this behavior used to be enforced in the</p>
                                        <p> target-independent code, moving this responsibility to the targets</p>
                                        <p> has the potential of causing nasty silent breakage in out-of-tree targets.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1243 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5CF82428F7E5DB495AACC50EC22DCBDBD95A46BE">
                                <pre><code class="language-cpp code-clang-doc">void getReassociateOperandIndices (const MachineInstr &amp; Root, unsigned int Pattern, std::array&lt;unsigned int, 5&gt; &amp; OperandIndices)</code></pre>
                                <div>
                                    <div>
                                        <p> The returned array encodes the operand index for each parameter because</p>
                                        <p> the operands may be commuted; the operand indices for associative</p>
                                        <p> operations might also be target-specific. Each element specifies the index</p>
                                        <p> of {Prev, A, B, X, Y}.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1288 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="07BE93944162F103D3C5A792D8B8FD42E62EF1C0">
                                <pre><code class="language-cpp code-clang-doc">bool shouldReduceRegisterPressure (const MachineBasicBlock * MBB, const RegisterClassInfo * RegClassInfo)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if target supports reassociation of instructions in machine</p>
                                        <p> combiner pass to reduce register pressure for a given BB.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1291 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F207576EBC4776301398E389D8E228441A56B408">
                                <pre><code class="language-cpp code-clang-doc">void finalizeInsInstrs (MachineInstr &amp; Root, unsigned int &amp; Pattern, SmallVectorImpl&lt;MachineInstr *&gt; &amp; InsInstrs)</code></pre>
                                <div>
                                    <div>
                                        <p> Fix up the placeholder we may add in genAlternativeCodeSequence().</p>
                                    </div>
                                </div>
                                <p>Defined at line 1298 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D686846082072E1D279ECB877670B8D042C46F35">
                                <pre><code class="language-cpp code-clang-doc">void reassociateOps (MachineInstr &amp; Root, MachineInstr &amp; Prev, unsigned int Pattern, SmallVectorImpl&lt;MachineInstr *&gt; &amp; InsInstrs, SmallVectorImpl&lt;MachineInstr *&gt; &amp; DelInstrs, ArrayRef&lt;unsigned int&gt; OperandIndices, int &amp; InstrIdxForVirtReg)</code></pre>
                                <div>
                                    <div>
                                        <p> Attempt the reassociation transformation to reduce critical path length.</p>
                                        <p> See the above comments before getMachineCombinerPatterns().</p>
                                    </div>
                                </div>
                                <p>Defined at line 1311 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="EFA62E5356E42ED9BCA5E35EAED0F1FD4F99EEA2">
                                <pre><code class="language-cpp code-clang-doc">std::pair&lt;unsigned int, unsigned int&gt; getReassociationOpcodes (unsigned int Pattern, const MachineInstr &amp; Root, const MachineInstr &amp; Prev)</code></pre>
                                <div>
                                    <div>
                                        <p> Reassociation of some instructions requires inverse operations (e.g.</p>
                                        <p> (X + A) - Y =&gt; (X - Y) + A). This method returns a pair of new opcodes</p>
                                        <p> (new root opcode, new prev opcode) that must be used to reassociate </p>
                                        <p> Root and </p>
                                        <p> Prev accoring to </p>
                                        <p> Pattern.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1183 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="684A6426765DA0A674F8CB4B054829B81039E0C6">
                                <pre><code class="language-cpp code-clang-doc">bool isAssociativeAndCommutative (const MachineInstr &amp; Inst, bool Invert)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when </p>
                                        <p> Inst is both associative and commutative. If </p>
                                        <p> Invert</p>
                                        <p> is true, then the inverse of </p>
                                        <p> Inst operation must be tested.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1320 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="067AB6B675C85C42502C4B3C7A3E18CE8A292D3B">
                                <pre><code class="language-cpp code-clang-doc">bool isAccumulationOpcode (unsigned int Opcode)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when </p>
                                        <p> OpCode is an instruction which performs</p>
                                        <p> accumulation into one of its operand registers.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1337 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D19371F22CAF11D72196301ED51704B0FA9AA3B7">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getAccumulationStartOpcode (unsigned int Opcode)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns an opcode which defines the accumulator used by </p>
                                        <p> Opcode.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1340 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A9C46B2B93EC7708368519FCF69A2BBF298FBE14">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getReduceOpcodeForAccumulator (unsigned int AccumulatorOpCode)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the opcode that should be use to reduce accumulation registers.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1346 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="99422AF273C541BD5347A564273B76333FC05CE5">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;unsigned int&gt; getInverseOpcode (unsigned int Opcode)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the inverse operation opcode if it exists for </p>
                                        <p> Opcode (e.g. add</p>
                                        <p> for sub and vice versa).</p>
                                    </div>
                                </div>
                                <p>Defined at line 1362 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="89D8F9B4C3B08AC8C04AF8D6548770D19D95DA11">
                                <pre><code class="language-cpp code-clang-doc">bool accumulateInstrSeqToRootLatency (MachineInstr &amp; Root)</code></pre>
                                <div>
                                    <div>
                                        <p> When calculate the latency of the root instruction, accumulate the</p>
                                        <p> latency of the sequence to the root latency.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>Root</b>   - Instruction that could be combined with one of its operands
                                    </div> 
                                </div>
                                <p>Defined at line 1396 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B4A7AB99D163AB2CE42DC7EEDE276992B9694FDB">
                                <pre><code class="language-cpp code-clang-doc">int getExtendResourceLenLimit ()</code></pre>
                                <div>
                                    <div>
                                        <p> The limit on resource length extension we accept in MachineCombiner Pass.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1425 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1DADDCAD5FA239450FE9CF46CEFDDB1DEF412C6E">
                                <pre><code class="language-cpp code-clang-doc">void setSpecialOperandAttr (MachineInstr &amp; OldMI1, MachineInstr &amp; OldMI2, MachineInstr &amp; NewMI1, MachineInstr &amp; NewMI2)</code></pre>
                                <div>
                                    <div>
                                        <p> This is an architecture-specific helper function of reassociateOps.</p>
                                        <p> Set special operand attributes for new instructions after reassociation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1429 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F218AAFF83B8140897DBAD107FD3EFC24C92702B">
                                <pre><code class="language-cpp code-clang-doc">bool useMachineCombiner ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return true when a target supports MachineCombiner.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1434 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F3CD13F18D678A6612529E22EE75BCF8EDD8635F">
                                <pre><code class="language-cpp code-clang-doc">bool canCopyGluedNodeDuringSchedule (SDNode * N)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the given SDNode can be copied during scheduling</p>
                                        <p> even if it has glue.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1441 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="31C6B242CE362D4D52AA7B5193002E40124755CF">
                                <pre><code class="language-cpp code-clang-doc">void genAlternativeCodeSequence (MachineInstr &amp; Root, unsigned int Pattern, SmallVectorImpl&lt;MachineInstr *&gt; &amp; InsInstrs, SmallVectorImpl&lt;MachineInstr *&gt; &amp; DelInstrs, int &amp; InstIdxForVirtReg)</code></pre>
                                <div>
                                    <div>
                                        <p> When getMachineCombinerPatterns() finds patterns, this function generates</p>
                                        <p> the instructions that could replace the original code sequence. The client</p>
                                        <p> has to decide whether the actual replacement is beneficial or not.</p>
                                    </div>
                                    <h3>Parameters</h3>
                                    <div>
                                        <b>Root</b>   - Instruction that could be combined with one of its operands
                                    </div> 
                                    <div>
                                        <b>Pattern</b>   - Combination pattern for Root
                                    </div> 
                                    <div>
                                        <b>InsInstrs</b>   - Vector of new instructions that implement Pattern
                                    </div> 
                                    <div>
                                        <b>DelInstrs</b>   - Old instructions, including Root, that could be replaced by InsInstr
                                    </div> 
                                    <div>
                                        <b>InstIdxForVirtReg</b>   - map of virtual register to instruction in InsInstr that defines it
                                    </div> 
                                </div>
                                <p>Defined at line 1484 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="6A5A6C16938AC59BBF5DF2520C986BFCDAD45CEA">
                                <pre><code class="language-cpp code-clang-doc">bool unfoldMemoryOperand (MachineFunction &amp; MF, MachineInstr &amp; MI, Register Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt;MachineInstr *&gt; &amp; NewMIs)</code></pre>
                                <div>
                                    <div>
                                        <p> unfoldMemoryOperand - Separate a single instruction which folded a load or</p>
                                        <p> a store or a load and a store into two or more instruction. If this is</p>
                                        <p> possible, returns true as well as the new instructions by reference.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1517 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B84420458F720982F7CBF810EB4DA6F6A21CEA93">
                                <pre><code class="language-cpp code-clang-doc">bool unfoldMemoryOperand (SelectionDAG &amp; DAG, SDNode * N, SmallVectorImpl&lt;SDNode *&gt; &amp; NewNodes)</code></pre>
                                <p>Defined at line 1524 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="95D7C13E25D7B8748206D29B0578DE6A37D7937F">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getOpcodeAfterMemoryUnfold (unsigned int Opc, bool UnfoldLoad, bool UnfoldStore, unsigned int * LoadRegIndex)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the opcode of the would be new</p>
                                        <p> instruction after load / store are unfolded from an instruction of the</p>
                                        <p> specified opcode. It returns zero if the specified unfolding is not</p>
                                        <p> possible. If LoadRegIndex is non-null, it is filled in with the operand</p>
                                        <p> index of the operand which will hold the register holding the loaded</p>
                                        <p> value.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1535 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="7B0DD320D1985F4BECB5556BFE6C79FFADB2D372">
                                <pre><code class="language-cpp code-clang-doc">bool areLoadsFromSameBasePtr (SDNode * Load1, SDNode * Load2, int64_t &amp; Offset1, int64_t &amp; Offset2)</code></pre>
                                <div>
                                    <div>
                                        <p> This is used by the pre-regalloc scheduler to determine if two loads are</p>
                                        <p> loading from the same base address. It should only return true if the base</p>
                                        <p> pointers are the same and the only differences between the two addresses</p>
                                        <p> are the offset. It also returns the offsets by reference.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1545 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="360C971A7677695DB61FFD08E98588E029D0C636">
                                <pre><code class="language-cpp code-clang-doc">bool shouldScheduleLoadsNear (SDNode * Load1, SDNode * Load2, int64_t Offset1, int64_t Offset2, unsigned int NumLoads)</code></pre>
                                <div>
                                    <div>
                                        <p> This is a used by the pre-regalloc scheduler to determine (in conjunction</p>
                                        <p> with areLoadsFromSameBasePtr) if two loads should be scheduled together.</p>
                                        <p> On some targets if two loads are loading from</p>
                                        <p> addresses in the same cache line, it&#39;s better if they are scheduled</p>
                                        <p> together. This function takes two integers that represent the load offsets</p>
                                        <p> from the common base address. It returns true if it decides it&#39;s desirable</p>
                                        <p> to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</p>
                                        <p> have already been scheduled after Load1.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1559 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="7209F662047FEC11C21E4ADECF7349CA599BF357">
                                <pre><code class="language-cpp code-clang-doc">bool getMemOperandsWithOffsetWidth (const MachineInstr &amp; MI, SmallVectorImpl&lt;const MachineOperand *&gt; &amp; BaseOps, int64_t &amp; Offset, bool &amp; OffsetIsScalable, LocationSize &amp; Width, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Get zero or more base operands and the byte offset of an instruction that</p>
                                        <p> reads/writes memory. Note that there may be zero base operands if the</p>
                                        <p> instruction accesses a constant address.</p>
                                        <p> It returns false if MI does not read/write memory.</p>
                                        <p> It returns false if base operands and offset could not be determined.</p>
                                        <p> It is not guaranteed to always recognize base operands and offsets in all</p>
                                        <p> cases.</p>
                                        <p> FIXME: Move Offset and OffsetIsScalable to some ElementCount-style</p>
                                        <p> abstraction that supports negative offsets.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1584 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="AE94133CF93D18EA73BB6CAB4619FE95552B3D86">
                                <pre><code class="language-cpp code-clang-doc">MachineTraceStrategy getMachineCombinerTraceStrategy ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return a strategy that MachineCombiner must use when creating traces.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1585 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0CDFFC1289883C67DC712BE20D5D60ABA3018DD7">
                                <pre><code class="language-cpp code-clang-doc">bool getBaseAndOffsetPosition (const MachineInstr &amp; MI, unsigned int &amp; BasePos, unsigned int &amp; OffsetPos)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the instruction contains a base register and offset. If</p>
                                        <p> true, the function also sets the operand position in the instruction</p>
                                        <p> for the base register and offset.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1594 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="71E8570B6E29E970483126D45CB252B543E9DB4F">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;ExtAddrMode&gt; getAddrModeFromMemoryOp (const MachineInstr &amp; MemI, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Target dependent implementation to get the values constituting the address</p>
                                        <p> MachineInstr that is accessing memory. These values are returned as a</p>
                                        <p> struct ExtAddrMode which contains all relevant information to make up the</p>
                                        <p> address.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1604 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2DC510204E09FAD9014C4C823BF3CAE5CD6A4494">
                                <pre><code class="language-cpp code-clang-doc">bool canFoldIntoAddrMode (const MachineInstr &amp; MemI, Register Reg, const MachineInstr &amp; AddrI, ExtAddrMode &amp; AM)</code></pre>
                                <div>
                                    <div>
                                        <p> Check if it&#39;s possible and beneficial to fold the addressing computation</p>
                                        <p> `AddrI` into the addressing mode of the load/store instruction `MemI`. The</p>
                                        <p> memory instruction is a user of the virtual register `Reg`, which in turn</p>
                                        <p> is the ultimate destination of zero or more COPY instructions from the</p>
                                        <p> output register of `AddrI`.</p>
                                        <p> Return the adddressing mode after folding in `AM`.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1616 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E7DDF8ACE29C532E65DD3E3B252DBFEA468F3B3C">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * emitLdStWithAddr (MachineInstr &amp; MemI, const ExtAddrMode &amp; AM)</code></pre>
                                <div>
                                    <div>
                                        <p> Emit a load/store instruction with the same value register as `MemI`, but</p>
                                        <p> using the address from `AM`. The addressing mode must have been obtained</p>
                                        <p> from `canFoldIntoAddr` for the same memory instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1625 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="B0131FEF6CC68F055A59D1A910E95C5247A147B8">
                                <pre><code class="language-cpp code-clang-doc">bool preservesZeroValueInReg (const MachineInstr * MI, Register NullValueReg, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if MI&#39;s Def is NullValueReg, and the MI</p>
                                        <p> does not change the Zero value. i.e. cases such as rax = shr rax, X where</p>
                                        <p> NullValueReg = rax. Note that if the NullValueReg is non-zero, this</p>
                                        <p> function can return true even if becomes zero. Specifically cases such as</p>
                                        <p> NullValueReg = shl NullValueReg, 63.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1635 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D41E19802902458EB6BAB8439A93ECC789D474F5">
                                <pre><code class="language-cpp code-clang-doc">bool getIncrementValue (const MachineInstr &amp; MI, int &amp; Value)</code></pre>
                                <div>
                                    <div>
                                        <p> If the instruction is an increment of a constant value, return the amount.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1642 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="C87A5C9EFA1E2E504A72ED806FDADAF5D304FC2B">
                                <pre><code class="language-cpp code-clang-doc">bool shouldClusterMemOps (ArrayRef&lt;const MachineOperand *&gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt;const MachineOperand *&gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned int ClusterSize, unsigned int NumBytes)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the two given memory operations should be scheduled</p>
                                        <p> adjacent. Note that you have to add:</p>
                                        <p>   DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</p>
                                        <p> or</p>
                                        <p>   DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</p>
                                        <p> to TargetMachine::createMachineScheduler() to have an effect.</p>
                                    </div>
                                    <div>
                                        <p> and </p>
                                        <p> are memory operands of two memory operations.</p>
                                        <p> and </p>
                                        <p> are the byte offsets for the memory</p>
                                        <p> operations.</p>
                                        <p> and </p>
                                        <p> indicate if the offset is</p>
                                        <p> scaled by a runtime quantity.</p>
                                        <p> is the number of operations in the resulting load/store</p>
                                        <p> cluster if this hook returns true.</p>
                                        <p> is the number of bytes that will be loaded from all the</p>
                                        <p> clustered loads if this hook returns true.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1662 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2562758428C9B63CD653923CBFE6F9BFF6BD526A">
                                <pre><code class="language-cpp code-clang-doc">bool reverseBranchCondition (SmallVectorImpl&lt;MachineOperand&gt; &amp; Cond)</code></pre>
                                <div>
                                    <div>
                                        <p> Reverses the branch condition of the specified condition list,</p>
                                        <p> returning false on success and true if it cannot be reversed.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1673 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1BEB8CC6EF9CA174FD22592D41038F7E63ABC015">
                                <pre><code class="language-cpp code-clang-doc">bool isPostIncrement (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true for post-incremented instructions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1691 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D7CC28C1F0C34E42C3B6B9F8D06443530A64A0F4">
                                <pre><code class="language-cpp code-clang-doc">bool isPredicated (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the instruction is already predicated.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1694 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8996CD135345ADB03D10153246F23701EA839EC5">
                                <pre><code class="language-cpp code-clang-doc">bool canPredicatePredicatedInstr (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Assumes the instruction is already predicated and returns true if the</p>
                                        <p> instruction can be predicated again.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1698 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F4629C95B5AE63335866C072F6FC6A98C5D4A2B5">
                                <pre><code class="language-cpp code-clang-doc">bool getMemOperandWithOffset (const MachineInstr &amp; MI, const MachineOperand *&amp; BaseOp, int64_t &amp; Offset, bool &amp; OffsetIsScalable, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Default implementation of getMemOperandWithOffset.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1734 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D58674347E79F4A8EA884EBFF9E1D241F91345A8">
                                <pre><code class="language-cpp code-clang-doc">basic_string createMIROperandComment (const MachineInstr &amp; MI, const MachineOperand &amp; Op, unsigned int OpIdx, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns a MIRPrinter comment for this machine operand.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2038 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CD76F1CD0A15A606F1456F5E22B4946F1D723E75">
                                <pre><code class="language-cpp code-clang-doc">bool isSchedulingBoundary (const MachineInstr &amp; MI, const MachineBasicBlock * MBB, const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Test if the given instruction should be considered a scheduling boundary.</p>
                                        <p> This primarily includes labels and terminators.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1686 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E9AFC72F338A3584CF0B9A67AC79EE8338660D27">
                                <pre><code class="language-cpp code-clang-doc">ScheduleHazardRecognizer * CreateTargetHazardRecognizer (const TargetSubtargetInfo * STI, const ScheduleDAG * DAG)</code></pre>
                                <div>
                                    <div>
                                        <p> Allocate and return a hazard recognizer to use for this target when</p>
                                        <p> scheduling the machine instructions before register allocation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1713 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="31609634480EBF0AB70F48A85908B21EB63934D5">
                                <pre><code class="language-cpp code-clang-doc">ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer (const InstrItineraryData * , const ScheduleDAGMI * DAG)</code></pre>
                                <div>
                                    <div>
                                        <p> Allocate and return a hazard recognizer to use for this target when</p>
                                        <p> scheduling the machine instructions before register allocation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1721 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F4F4887A2594A8952EFB1A04DFD8BF7868C55F8E">
                                <pre><code class="language-cpp code-clang-doc">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer (const InstrItineraryData * , const ScheduleDAG * DAG)</code></pre>
                                <div>
                                    <div>
                                        <p> Allocate and return a hazard recognizer to use for this target when</p>
                                        <p> scheduling the machine instructions after register allocation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1727 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="392FB1B512BB83EE9F8A5690EFA0D381FE8D2D11">
                                <pre><code class="language-cpp code-clang-doc">bool usePreRAHazardRecognizer ()</code></pre>
                                <div>
                                    <div>
                                        <p> Provide a global flag for disabling the PreRA hazard recognizer that</p>
                                        <p> targets may choose to honor.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1708 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="FB34BCE69F06B7260B1FD7AC7198938DDEE55EBB">
                                <pre><code class="language-cpp code-clang-doc">bool isUnconditionalTailCall (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if MI is an unconditional tail call.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1713 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8FDCDBB0CFD4220097D40F97F4D96FFA0F969A06">
                                <pre><code class="language-cpp code-clang-doc">bool canMakeTailCallConditional (SmallVectorImpl&lt;MachineOperand&gt; &amp; Cond, const MachineInstr &amp; TailCall)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the tail call can be made conditional on BranchCond.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1718 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="82207AFE66DF2EEC5653D383146717F5CC1E924D">
                                <pre><code class="language-cpp code-clang-doc">void replaceBranchWithTailCall (MachineBasicBlock &amp; MBB, SmallVectorImpl&lt;MachineOperand&gt; &amp; Cond, const MachineInstr &amp; TailCall)</code></pre>
                                <div>
                                    <div>
                                        <p> Replace the conditional branch in MBB with a conditional tail call.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1724 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="89F1F5D34BA2F8D7877C9929A9DD082E18BAB422">
                                <pre><code class="language-cpp code-clang-doc">bool SubsumesPredicate (ArrayRef&lt;MachineOperand&gt; Pred1, ArrayRef&lt;MachineOperand&gt; Pred2)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the first specified predicate</p>
                                        <p> subsumes the second, e.g. GE subsumes GT.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1737 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="BC8F0B8E7BE0731314B654B92A0BC2FCEB03C899">
                                <pre><code class="language-cpp code-clang-doc">bool ClobbersPredicate (MachineInstr &amp; MI, int &amp; Pred, bool SkipDead)</code></pre>
                                <div>
                                    <div>
                                        <p> If the specified instruction defines any predicate</p>
                                        <p> or condition code register(s) used for predication, returns true as well</p>
                                        <p> as the definition predicate(s) by reference.</p>
                                        <p> SkipDead should be set to false at any point that dead</p>
                                        <p> predicate instructions should be considered as being defined.</p>
                                        <p> A dead predicate instruction is one that is guaranteed to be removed</p>
                                        <p> after a call to PredicateInstruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1749 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="58955C5CDD7FABEDD1E57256141B5CE396CA905F">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;unsigned int&gt; getOperandLatency (const InstrItineraryData * ItinData, SDNode * DefNode, unsigned int DefIdx, SDNode * UseNode, unsigned int UseIdx)</code></pre>
                                <div>
                                    <div>
                                        <p>===----------------------------------------------------------------------===//</p>
                                        <p>  SelectionDAG latency interface.</p>
                                        <p>===----------------------------------------------------------------------===//</p>
                                    </div>
                                </div>
                                <p>Defined at line 1751 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A452979E29A19E70FC93E686CBEFB204226067D5">
                                <pre><code class="language-cpp code-clang-doc">bool isPredicable (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the specified instruction can be predicated.</p>
                                        <p> By default, this returns true for every instruction with a</p>
                                        <p> PredicateOperand.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1758 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="28A083E1BB7F9E582F6824E36DF35C810409686F">
                                <pre><code class="language-cpp code-clang-doc">bool isSafeToMoveRegClassDefs (const TargetRegisterClass * RC)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it&#39;s safe to move a machine</p>
                                        <p> instruction that defines the specified register class.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1764 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="FAD534F460F14502CBDDA8BE57BD3CF84560861D">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getNumMicroOps (const InstrItineraryData * ItinData, const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the number of u-operations the given machine</p>
                                        <p> instruction will be decoded to on the target cpu. The itinerary&#39;s</p>
                                        <p> IssueWidth is the number of microops that can be dispatched each</p>
                                        <p> cycle. An instruction with zero microops takes no dispatch resources.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1783 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5CB303653919223530A5467884DDEAE06C0D48C0">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;unsigned int&gt; getOperandLatency (const InstrItineraryData * ItinData, const MachineInstr &amp; DefMI, unsigned int DefIdx, const MachineInstr &amp; UseMI, unsigned int UseIdx)</code></pre>
                                <div>
                                    <div>
                                        <p> Both DefMI and UseMI must be valid.  By default, call directly to the</p>
                                        <p> itinerary. This may be overriden by the target.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1949 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="440C82515D87CAFCF60B1087E5680F226CC88260">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getInstrLatency (const InstrItineraryData * ItinData, const MachineInstr &amp; MI, unsigned int * PredCost)</code></pre>
                                <div>
                                    <div>
                                        <p> Compute the instruction latency of a given instruction.</p>
                                        <p> If the instruction has higher cost when predicated, it&#39;s returned via</p>
                                        <p> PredCost.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1814 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2ACAA758A0A057CD04CC79B2C2FE3E473028D37F">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getPredicationCost (const MachineInstr &amp; MI)</code></pre>
                                <p>Defined at line 1810 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="3A4DC868F0B43753DAE667A3FDD1685A025830D2">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getInstrLatency (const InstrItineraryData * ItinData, SDNode * Node)</code></pre>
                                <p>Defined at line 1768 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="6B5D5B33AEA844880DC97E5C34B63B73A1782810">
                                <pre><code class="language-cpp code-clang-doc">bool isSafeToMove (const MachineInstr &amp; MI, const MachineBasicBlock * MBB, const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if it&#39;s safe to move a machine instruction.</p>
                                        <p> This allows the backend to prevent certain special instruction</p>
                                        <p> sequences from being broken by instruction motion in optimization</p>
                                        <p> passes.</p>
                                        <p> By default, this returns true for every instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1773 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="AD412D78084943425DA390DCF74A9A27741CCB73">
                                <pre><code class="language-cpp code-clang-doc">unsigned int defaultDefLatency (const MCSchedModel &amp; SchedModel, const MachineInstr &amp; DefMI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the default expected latency for a def based on it&#39;s opcode.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1799 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2454B4B69B801FE9C02232C3F9F625893CD03290">
                                <pre><code class="language-cpp code-clang-doc">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer (const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Allocate and return a hazard recognizer to use for by non-scheduling</p>
                                        <p> passes.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1811 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="C0A104097883A9FBF897C69BE7084F39284A667E">
                                <pre><code class="language-cpp code-clang-doc">bool analyzeCompare (const MachineInstr &amp; MI, Register &amp; SrcReg, Register &amp; SrcReg2, int64_t &amp; Mask, int64_t &amp; Value)</code></pre>
                                <div>
                                    <div>
                                        <p> For a comparison instruction, return the source registers</p>
                                        <p> in SrcReg and SrcReg2 if having two register operands, and the value it</p>
                                        <p> compares against in CmpValue. Return true if the comparison instruction</p>
                                        <p> can be analyzed.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1824 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="02BEC6B34B685DA133A55D99193CC1481E9BB751">
                                <pre><code class="language-cpp code-clang-doc">bool hasLowDefLatency (const TargetSchedModel &amp; SchedModel, const MachineInstr &amp; DefMI, unsigned int DefIdx)</code></pre>
                                <div>
                                    <div>
                                        <p> Compute operand latency of a def of &#39;Reg&#39;. Return true</p>
                                        <p> if the target considered it &#39;low&#39;.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1825 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="60D20E2E26F2E6FADF92922BBB3DDC81AF638CF8">
                                <pre><code class="language-cpp code-clang-doc">bool optimizeCompareInstr (MachineInstr &amp; CmpInstr, Register SrcReg, Register SrcReg2, int64_t Mask, int64_t Value, const MachineRegisterInfo * MRI)</code></pre>
                                <div>
                                    <div>
                                        <p> See if the comparison instruction can be converted</p>
                                        <p> into something more efficient. E.g., on ARM most instructions can set the</p>
                                        <p> flags register, obviating the need for a separate CMP.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1833 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="209E84DDC69072817A4B03EBED9D1AAAF98DA38C">
                                <pre><code class="language-cpp code-clang-doc">bool isFunctionSafeToSplit (const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the function is a viable candidate for machine function</p>
                                        <p> splitting. The criteria for if a function can be split may vary by target.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1838 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CEF2B8E58A8F69C854668BD953D5FBA375060F79">
                                <pre><code class="language-cpp code-clang-doc">bool optimizeCondBranch (MachineInstr &amp; MI)</code></pre>
                                <p>Defined at line 1839 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="4BCDE131FB1681A82F442E1F0AE8C94AA296A709">
                                <pre><code class="language-cpp code-clang-doc">std::optional&lt;ParamLoadedValue&gt; describeLoadedValue (const MachineInstr &amp; MI, Register Reg)</code></pre>
                                <div>
                                    <div>
                                        <p> Produce the expression describing the </p>
                                        <p> loading a value into</p>
                                        <p> the physical register </p>
                                        <p> This hook should only be used with</p>
                                        <p> belonging to VReg-less functions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1857 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="88DF8AAA98F2E3139A841F4E6DD98B184AED8158">
                                <pre><code class="language-cpp code-clang-doc">bool foldImmediate (MachineInstr &amp; UseMI, MachineInstr &amp; DefMI, Register Reg, MachineRegisterInfo * MRI)</code></pre>
                                <div>
                                    <div>
                                        <p> &#39;Reg&#39; is known to be defined by a move immediate instruction,</p>
                                        <p> try to fold the immediate into the use instruction.</p>
                                        <p> If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</p>
                                        <p> then the caller may assume that DefMI has been erased from its parent</p>
                                        <p> block. The caller may assume that it will not be erased by this</p>
                                        <p> function otherwise.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1859 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="587E15A8AB58BA68F26058AD89660E6FDC99C783">
                                <pre><code class="language-cpp code-clang-doc">bool isZeroCost (unsigned int Opcode)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true for pseudo instructions that don&#39;t consume any</p>
                                        <p> machine resources in their current form. These are common cases that the</p>
                                        <p> scheduler should consider free, rather than conservatively handling them</p>
                                        <p> as instructions with no itinerary.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1875 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="720FBB13C96ADA4B32AE1D29C66D5A8D7E94FCD1">
                                <pre><code class="language-cpp code-clang-doc">bool isHighLatencyDef (int opc)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if this opcode has high latency to its result.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1913 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="4DB5D03BB33238F4D5C03EEEB65A0129A98889F6">
                                <pre><code class="language-cpp code-clang-doc">bool hasHighOperandLatency (const TargetSchedModel &amp; SchedModel, const MachineRegisterInfo * MRI, const MachineInstr &amp; DefMI, unsigned int DefIdx, const MachineInstr &amp; UseMI, unsigned int UseIdx)</code></pre>
                                <div>
                                    <div>
                                        <p> Compute operand latency between a def of &#39;Reg&#39;</p>
                                        <p> and a use in the current loop. Return true if the target considered</p>
                                        <p> it &#39;high&#39;. This is used by optimization passes such as machine LICM to</p>
                                        <p> determine whether it makes sense to hoist an instruction out even in a</p>
                                        <p> high register pressure situation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1920 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A8CBA20327EDFFC28E97620786EB5B5EC72F888B">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getCallFrameSizeAt (MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Get the call frame size just before MI.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1932 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D8E081888EA140E85BC1424697C47ACCAEB8DA2B">
                                <pre><code class="language-cpp code-clang-doc">bool verifyInstruction (const MachineInstr &amp; MI, StringRef &amp; ErrInfo)</code></pre>
                                <div>
                                    <div>
                                        <p> Perform target-specific instruction verification.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1935 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F466F42F72B988299799798E1543907EC11223F0">
                                <pre><code class="language-cpp code-clang-doc">std::pair&lt;uint16_t, uint16_t&gt; getExecutionDomain (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the current execution domain and bit mask of</p>
                                        <p> possible domains for instruction.</p>
                                    </div>
                                    <div>
                                        <p> Some micro-architectures have multiple execution domains, and multiple</p>
                                        <p> opcodes that perform the same operation in different domains.  For</p>
                                        <p> example, the x86 architecture provides the por, orps, and orpd</p>
                                        <p> instructions that all do the same thing.  There is a latency penalty if a</p>
                                        <p> register is written in one domain and read in another.</p>
                                    </div>
                                    <div>
                                        <p> This function returns a pair (domain, mask) containing the execution</p>
                                        <p> domain of MI, and a bit mask of possible domains.  The setExecutionDomain</p>
                                        <p> function can be used to change the opcode to one of the domains in the</p>
                                        <p> bit mask.  Instructions whose execution domain can&#39;t be changed should</p>
                                        <p> return a 0 mask.</p>
                                    </div>
                                    <div>
                                        <p> The execution domain numbers don&#39;t have any special meaning except domain</p>
                                        <p> 0 is used for instructions that are not associated with any interesting</p>
                                        <p> execution domain.</p>
                                    </div>
                                </div>
                                <p>Defined at line 1959 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5314B0E9B12F16AA6836549B416DBA7FEF9A2C32">
                                <pre><code class="language-cpp code-clang-doc">void setExecutionDomain (MachineInstr &amp; MI, unsigned int Domain)</code></pre>
                                <div>
                                    <div>
                                        <p> Change the opcode of MI to execute in Domain.</p>
                                    </div>
                                    <div>
                                        <p> The bit (1 </p>
                                        <p>&lt;</p>
                                        <p>&lt;</p>
                                        <p> Domain) must be set in the mask returned from</p>
                                        <p> getExecutionDomain(MI).</p>
                                    </div>
                                </div>
                                <p>Defined at line 1968 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E48CBABF3E31BAD24124E36D8092823AA9F2E859">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getPartialRegUpdateClearance (const MachineInstr &amp; MI, unsigned int OpNum, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the preferred minimum clearance</p>
                                        <p> before an instruction with an unwanted partial register update.</p>
                                    </div>
                                    <div>
                                        <p> Some instructions only write part of a register, and implicitly need to</p>
                                        <p> read the other parts of the register.  This may cause unwanted stalls</p>
                                        <p> preventing otherwise unrelated instructions from executing in parallel in</p>
                                        <p> an out-of-order CPU.</p>
                                    </div>
                                    <div>
                                        <p> For example, the x86 instruction cvtsi2ss writes its result to bits</p>
                                        <p> [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</p>
                                        <p> the instruction needs to wait for the old value of the register to become</p>
                                        <p> available:</p>
                                    </div>
                                    <div>
                                        <p>   addps %xmm1, %xmm0</p>
                                        <p>   movaps %xmm0, (%rax)</p>
                                        <p>   cvtsi2ss %rbx, %xmm0</p>
                                    </div>
                                    <div>
                                        <p> In the code above, the cvtsi2ss instruction needs to wait for the addps</p>
                                        <p> instruction before it can issue, even though the high bits of %xmm0</p>
                                        <p> probably aren&#39;t needed.</p>
                                    </div>
                                    <div>
                                        <p> This hook returns the preferred clearance before MI, measured in</p>
                                        <p> instructions.  Other defs of MI&#39;s operand OpNum are avoided in the last N</p>
                                        <p> instructions before MI.  It should only return a positive value for</p>
                                        <p> unwanted dependencies.  If the old bits of the defined register have</p>
                                        <p> useful values, or if MI is determined to otherwise read the dependency,</p>
                                        <p> the hook should return 0.</p>
                                    </div>
                                    <div>
                                        <p> The unwanted dependency may be handled by:</p>
                                    </div>
                                    <div>
                                        <p> 1. Allocating the same register for an MI def and use.  That makes the</p>
                                        <p>    unwanted dependency identical to a required dependency.</p>
                                    </div>
                                    <div>
                                        <p> 2. Allocating a register for the def that has no defs in the previous N</p>
                                        <p>    instructions.</p>
                                    </div>
                                    <div>
                                        <p> 3. Calling breakPartialRegDependency() with the same arguments.  This</p>
                                        <p>    allows the target to insert a dependency breaking instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2009 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F043C44539B5BB068D06D2508796D0A0B0C49034">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getUndefRegClearance (const MachineInstr &amp; MI, unsigned int OpNum, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the minimum clearance before an instruction that reads an</p>
                                        <p> unused register.</p>
                                    </div>
                                    <div>
                                        <p> For example, AVX instructions may copy part of a register operand into</p>
                                        <p> the unused high bits of the destination register.</p>
                                    </div>
                                    <div>
                                        <p> vcvtsi2sdq %rax, undef %xmm0, %xmm14</p>
                                    </div>
                                    <div>
                                        <p> In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</p>
                                        <p> false dependence on any previous write to %xmm0.</p>
                                    </div>
                                    <div>
                                        <p> This hook works similarly to getPartialRegUpdateClearance, except that it</p>
                                        <p> does not take an operand index. Instead sets </p>
                                        <p> to the index of the</p>
                                        <p> unused register.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2030 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D3BC8004D343B60A98C87CF3BC37C12294FC923E">
                                <pre><code class="language-cpp code-clang-doc">void breakPartialRegDependency (MachineInstr &amp; MI, unsigned int OpNum, const TargetRegisterInfo * TRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert a dependency-breaking instruction</p>
                                        <p> before MI to eliminate an unwanted dependency on OpNum.</p>
                                    </div>
                                    <div>
                                        <p> If it wasn&#39;t possible to avoid a def in the last N instructions before MI</p>
                                        <p> (see getPartialRegUpdateClearance), this hook will be called to break the</p>
                                        <p> unwanted dependency.</p>
                                    </div>
                                    <div>
                                        <p> On x86, an xorps instruction can be used as a dependency breaker:</p>
                                    </div>
                                    <div>
                                        <p>   addps %xmm1, %xmm0</p>
                                        <p>   movaps %xmm0, (%rax)</p>
                                        <p>   xorps %xmm0, %xmm0</p>
                                        <p>   cvtsi2ss %rbx, %xmm0</p>
                                    </div>
                                    <div>
                                        <p> An </p>
                                        <p>&lt;imp</p>
                                        <p>-kill&gt; operand should be added to MI if an instruction was</p>
                                        <p> inserted.  This ties the instructions together in the post-ra scheduler.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2053 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="2BF9ED515D968EA24349A8A989C0E61E3D040AE6">
                                <pre><code class="language-cpp code-clang-doc">DFAPacketizer * CreateTargetScheduleState (const TargetSubtargetInfo &amp; )</code></pre>
                                <div>
                                    <div>
                                        <p> Create machine specific model for scheduling.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2057 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5CD3C12F1E65BCDEF9F77C00680785BECA910985">
                                <pre><code class="language-cpp code-clang-doc">bool areMemAccessesTriviallyDisjoint (const MachineInstr &amp; MIa, const MachineInstr &amp; MIb)</code></pre>
                                <div>
                                    <div>
                                        <p> Sometimes, it is possible for the target</p>
                                        <p> to tell, even without aliasing information, that two MIs access different</p>
                                        <p> memory addresses. This function returns true if two MIs access different</p>
                                        <p> memory addresses and false otherwise.</p>
                                    </div>
                                    <div>
                                        <p> Assumes any physical registers used to compute addresses have the same</p>
                                        <p> value for both instructions. (This is the most useful assumption for</p>
                                        <p> post-RA scheduling.)</p>
                                    </div>
                                    <div>
                                        <p> See also MachineInstr::mayAlias, which is implemented on top of this</p>
                                        <p> function.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2073 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F1B899D044721D3E510B74746E85F72CFF4F45D4">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getMachineCSELookAheadLimit ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return the value to use for the MachineCSE&#39;s LookAheadLimit,</p>
                                        <p> which is a heuristic used for CSE&#39;ing phys reg defs.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2085 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8EC9A6D30FA523255F620FB30CBFDACDD4FF9C06">
                                <pre><code class="language-cpp code-clang-doc">void mergeOutliningCandidateAttributes (Function &amp; F, int &amp; Candidates)</code></pre>
                                <div>
                                    <div>
                                        <p> Optional target hook to create the LLVM IR attributes for the outlined</p>
                                        <p> function. If overridden, the overriding function must call the default</p>
                                        <p> implementation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2094 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="748C5D9E37E5B7B0267B5FF449190347F2BE8CA5">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getMemOperandAACheckLimit ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return the maximal number of alias checks on memory operands. For</p>
                                        <p> instructions with more than one memory operands, the alias check on a</p>
                                        <p> single MachineInstr pair has quadratic overhead and results in</p>
                                        <p> unacceptable performance in the worst case. The limit here is to clamp</p>
                                        <p> that maximal checks performed. Usually, that&#39;s the product of memory</p>
                                        <p> operand numbers from that pair of MachineInstr to be checked. For</p>
                                        <p> instance, with two MachineInstrs with 4 and 5 memory operands</p>
                                        <p> correspondingly, a total of 20 checks are required. With this limit set to</p>
                                        <p> 16, their alias check is skipped. We choose to limit the product instead</p>
                                        <p> of the individual instruction as targets may have special MachineInstrs</p>
                                        <p> with a considerably high number of memory operands, such as `ldm` in ARM.</p>
                                        <p> Setting this limit per MachineInstr would result in either too high</p>
                                        <p> overhead or too rigid restriction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2104 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="23549D14B4BCC5B7112C8FD8D8032DC7755F4D65">
                                <pre><code class="language-cpp code-clang-doc">ArrayRef&lt;std::pair&lt;int, const char *&gt;&gt; getSerializableTargetIndices ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return an array that contains the ids of the target indices (used for the</p>
                                        <p> TargetIndex machine operand) and their names.</p>
                                    </div>
                                    <div>
                                        <p> MIR Serialization is able to serialize only the target indices that are</p>
                                        <p> defined by this method.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2111 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="9AD1756ADC8650CE24D7B598E11189FEEA29AC3A">
                                <pre><code class="language-cpp code-clang-doc">InstrType getOutliningType (const MachineModuleInfo &amp; MMI, int &amp; MIT, unsigned int Flags)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns how or if </p>
                                        <p> should be outlined. </p>
                                        <p> is the</p>
                                        <p> target-specific information returned by isMBBSafeToOutlineFrom.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2114 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="A6065D41930440D8145712BAD569F142B3106ADA">
                                <pre><code class="language-cpp code-clang-doc">std::pair&lt;unsigned int, unsigned int&gt; decomposeMachineOperandsTargetFlags (unsigned int )</code></pre>
                                <div>
                                    <div>
                                        <p> Decompose the machine operand&#39;s target flags into two values - the direct</p>
                                        <p> target flag value and any of bit flags that are applied.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2118 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="1BE40696F73605157882761AE63683BE8F63E669">
                                <pre><code class="language-cpp code-clang-doc">ArrayRef&lt;std::pair&lt;unsigned int, const char *&gt;&gt; getSerializableDirectMachineOperandTargetFlags ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return an array that contains the direct target flag values and their</p>
                                        <p> names.</p>
                                    </div>
                                    <div>
                                        <p> MIR Serialization is able to serialize only the target flags that are</p>
                                        <p> defined by this method.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2128 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="11B56A028A9171F9B0BC5FFE6586F66F200DC362">
                                <pre><code class="language-cpp code-clang-doc">ArrayRef&lt;std::pair&lt;unsigned int, const char *&gt;&gt; getSerializableBitmaskMachineOperandTargetFlags ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return an array that contains the bitmask target flag values and their</p>
                                        <p> names.</p>
                                    </div>
                                    <div>
                                        <p> MIR Serialization is able to serialize only the target flags that are</p>
                                        <p> defined by this method.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2138 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="02E8973675BC192EDEF78D140586115D55EE8169">
                                <pre><code class="language-cpp code-clang-doc">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;&gt; getSerializableMachineMemOperandTargetFlags ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return an array that contains the MMO target flag values and their</p>
                                        <p> names.</p>
                                    </div>
                                    <div>
                                        <p> MIR Serialization is able to serialize only the MMO target flags that are</p>
                                        <p> defined by this method.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2148 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="CB59E662B7976B9C32B9CAA3805A88B7025B261B">
                                <pre><code class="language-cpp code-clang-doc">bool isTailCall (const MachineInstr &amp; Inst)</code></pre>
                                <div>
                                    <div>
                                        <p> Determines whether </p>
                                        <p> is a tail call instruction. Override this</p>
                                        <p> method on targets that do not properly set MCID::Return and MCID::Call on</p>
                                        <p> tail call instructions.&quot;</p>
                                    </div>
                                </div>
                                <p>Defined at line 2156 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="672D65BC4410E32FC284E42228DEEC2A0751818E">
                                <pre><code class="language-cpp code-clang-doc">bool isBasicBlockPrologue (const MachineInstr &amp; MI, Register Reg)</code></pre>
                                <div>
                                    <div>
                                        <p> True if the instruction is bound to the top of its basic block and no</p>
                                        <p> other instructions shall be inserted before it. This can be implemented</p>
                                        <p> to prevent register allocator to insert spills for </p>
                                        <p> before such</p>
                                        <p> instructions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2164 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="7BC066116F4B6044782BF5B89870A0505074BE77">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getLiveRangeSplitOpcode (Register Reg, const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Allows targets to use appropriate copy instruction while spilitting live</p>
                                        <p> range of a register in register allocation.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2171 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="16963D4A3661C4CA29B2674D697836D42F77C8E4">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * createPHIDestinationCopy (MachineBasicBlock &amp; MBB, int InsPt, const DebugLoc &amp; DL, Register Src, Register Dst)</code></pre>
                                <div>
                                    <div>
                                        <p> During PHI eleimination lets target to make necessary checks and</p>
                                        <p> insert the copy to the PHI destination register in a target specific</p>
                                        <p> manner.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2179 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="9C51FE7425E4B7DD30977B189C2A964213472A48">
                                <pre><code class="language-cpp code-clang-doc">MachineInstr * createPHISourceCopy (MachineBasicBlock &amp; MBB, int InsPt, const DebugLoc &amp; DL, Register Src, unsigned int SrcSubReg, Register Dst)</code></pre>
                                <div>
                                    <div>
                                        <p> During PHI eleimination lets target to make necessary checks and</p>
                                        <p> insert the copy to the PHI destination register in a target specific</p>
                                        <p> manner.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2189 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F6E2ADBBE15A581C73BBB244368ECFDE13618373">
                                <pre><code class="language-cpp code-clang-doc">bool isMBBSafeToOutlineFrom (MachineBasicBlock &amp; MBB, unsigned int &amp; Flags)</code></pre>
                                <div>
                                    <div>
                                        <p> Optional target hook that returns true if </p>
                                        <p> is safe to outline from,</p>
                                        <p> and returns any target-specific information in </p>
                                    </div>
                                </div>
                                <p>Defined at line 2193 of file llvm/lib/CodeGen/TargetInstrInfo.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D08C56D84217BF86A0EA4CC60A36B861CADC11CA">
                                <pre><code class="language-cpp code-clang-doc">int getOutliningCandidateInfo (const MachineModuleInfo &amp; MMI, int &amp; RepeatedSequenceLocs, unsigned int MinRepeats)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns a </p>
                                        <p> struct containing target-specific</p>
                                        <p> information for a set of outlining candidates. Returns std::nullopt if the</p>
                                        <p> candidates are not suitable for outlining. </p>
                                        <p> is the minimum</p>
                                        <p> number of times the instruction sequence must be repeated.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2202 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="ACC4E51929125CAEB8AD267DE872D5204CEB1E05">
                                <pre><code class="language-cpp code-clang-doc">int getOutlinableRanges (MachineBasicBlock &amp; MBB, unsigned int &amp; Flags)</code></pre>
                                <div>
                                    <div>
                                        <p> Optional target hook which partitions </p>
                                        <p> into outlinable ranges for</p>
                                        <p> instruction mapping purposes. Each range is defined by two iterators:</p>
                                        <p> [start, end).</p>
                                    </div>
                                    <div>
                                        <p> Ranges are expected to be ordered top-down. That is, ranges closer to the</p>
                                        <p> top of the block should come before ranges closer to the end of the block.</p>
                                    </div>
                                    <div>
                                        <p> Ranges cannot overlap.</p>
                                    </div>
                                    <div>
                                        <p> If an entire block is mappable, then its range is [MBB.begin(), MBB.end())</p>
                                    </div>
                                    <div>
                                        <p> All instructions not present in an outlinable range are considered</p>
                                        <p> illegal.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2251 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="827B83E7077E980E0DE34D2986E1543958400BE9">
                                <pre><code class="language-cpp code-clang-doc">void buildOutlinedFrame (MachineBasicBlock &amp; MBB, MachineFunction &amp; MF, const outliner::OutlinedFunction &amp; OF)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert a custom frame for outlined functions.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2258 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="22988AE17DD4BA1FEE2A5F3549DCBCB8C2FEA8CF">
                                <pre><code class="language-cpp code-clang-doc">int insertOutlinedCall (Module &amp; M, MachineBasicBlock &amp; MBB, int &amp; It, MachineFunction &amp; MF, outliner::Candidate &amp; C)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert a call to an outlined function into the program.</p>
                                        <p> Returns an iterator to the spot where we inserted the call. This must be</p>
                                        <p> implemented by the target.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2267 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="C9BF2A396C7539F641BC839996858428656FB29A">
                                <pre><code class="language-cpp code-clang-doc">void buildClearRegister (Register Reg, MachineBasicBlock &amp; MBB, int Iter, DebugLoc &amp; DL, bool AllowSideEffects)</code></pre>
                                <div>
                                    <div>
                                        <p> Insert an architecture-specific instruction to clear a register. If you</p>
                                        <p> need to avoid sideeffects (e.g. avoid XOR on x86, which sets EFLAGS), set</p>
                                        <p> to </p>
                                    </div>
                                </div>
                                <p>Defined at line 2278 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="39494BDC471857C2556DB9424249908FF3EBFF88">
                                <pre><code class="language-cpp code-clang-doc">bool isFunctionSafeToOutlineFrom (MachineFunction &amp; MF, bool OutlineFromLinkOnceODRs)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the function can safely be outlined from.</p>
                                        <p> A function </p>
                                        <p> is considered safe for outlining if an outlined function</p>
                                        <p> produced from instructions in F will produce a program which produces the</p>
                                        <p> same output for any set of given inputs.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2294 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="C8E3F9918BA5DF66B3B7159DF0B081E107B60D10">
                                <pre><code class="language-cpp code-clang-doc">bool shouldOutlineFromFunctionByDefault (MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the function should be outlined from by default.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2301 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0375D12C6357A1768D7E02C392E6916618C27135">
                                <pre><code class="language-cpp code-clang-doc">bool isMBBSafeToSplitToCold (const MachineBasicBlock &amp; MBB)</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if the MachineBasicBlock can safely be split to the cold</p>
                                        <p> section. On AArch64, certain instructions may cause a block to be unsafe</p>
                                        <p> to split to the cold section.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2312 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="F6799C7CDDF1EA945A89CB0B6FC87D25A2558243">
                                <pre><code class="language-cpp code-clang-doc">bool isExtendLikelyToBeFolded (MachineInstr &amp; ExtMI, MachineRegisterInfo &amp; MRI)</code></pre>
                                <div>
                                    <div>
                                        <p> Given the generic extension instruction </p>
                                        <p> returns true if this</p>
                                        <p> extension is a likely candidate for being folded into an another</p>
                                        <p> instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2325 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="FBCACBA3371172D0D68D0D8B0432E3BE0EBC38F1">
                                <pre><code class="language-cpp code-clang-doc">const MIRFormatter * getMIRFormatter ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return MIR formatter to format/parse MIR operands.  Target can override</p>
                                        <p> this virtual function and return target specific MIR formatter.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2332 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="35E55BCA0F739B58DC3309961EC9425AA5A32B32">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getTailDuplicateSize (CodeGenOptLevel OptLevel)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the target-specific default value for tail duplication.</p>
                                        <p> This value will be used if the tail-dup-placement-threshold argument is</p>
                                        <p> not provided.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2341 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="60B4F687D460EB5175113B80C2A2D0B26E8B4F88">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getTailMergeSize (const MachineFunction &amp; MF)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the target-specific default value for tail merging.</p>
                                        <p> This value will be used if the tail-merge-size argument is not provided.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2347 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E86FB7210B0398D9BD09426604A3FA3074D5A707">
                                <pre><code class="language-cpp code-clang-doc">const MachineOperand &amp; getCalleeOperand (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the callee operand from the given </p>
                                    </div>
                                </div>
                                <p>Defined at line 2352 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8F83F74BA404BEBA326CF4568F47CD9026D2C7A9">
                                <pre><code class="language-cpp code-clang-doc">InstructionUniformity getInstructionUniformity (const MachineInstr &amp; MI)</code></pre>
                                <div>
                                    <div>
                                        <p> Return the uniformity behavior of the given instruction.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2357 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="9AF2DE8323BE6E42EED993526678CB4CA7CE560A">
                                <pre><code class="language-cpp code-clang-doc">bool isExplicitTargetIndexDef (const MachineInstr &amp; MI, int &amp; Index, int64_t &amp; Offset)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns true if the given </p>
                                        <p> defines a TargetIndex operand that can be</p>
                                        <p> tracked by their offset, can have values, and can have debug info</p>
                                        <p> associated with it. If so, sets </p>
                                        <p> and </p>
                                        <p> of the target index</p>
                                        <p> operand.</p>
                                    </div>
                                </div>
                                <p>Defined at line 2366 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="94D54632C15CCE2176E7500CF7A627680825EA0B">
                                <pre><code class="language-cpp code-clang-doc">void getFrameIndexOperands (SmallVectorImpl&lt;MachineOperand&gt; &amp; Ops, int FI)</code></pre>
                                <div>
                                    <div>
                                        <p> Fills in the necessary MachineOperands to refer to a frame index.</p>
                                        <p> The best way to understand this is to print `asm(&quot;&quot;::&quot;m&quot;(x));` after</p>
                                        <p> finalize-isel. Example:</p>
                                        <p> INLINEASM ... 262190 /* mem:m */, %stack.0.x.addr, 1, $noreg, 0, $noreg</p>
                                        <p> we would add placeholders for:                     ^  ^       ^  ^</p>
                                    </div>
                                </div>
                                <p>Defined at line 2379 of file llvm/include/llvm/CodeGen/TargetInstrInfo.h</p>
                            </div>
                        </div>
                    </div>
                </section>
            </div>
        </div>
    </main>
</body>
</html>
