Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Jacek Bazewicz , Et Al, Scheduling Computer and Manufacturing Processes, Springer-Verlag New York, Inc., Secaucus, NJ, 2001
Boese, K. D., Cong, J., Kahng, A. B., Leung, K. S., and Zhou, D. 1992. On highspeed VLSI interconnects: Analysis and design. In Proceedings of the Asia--Pacific Conference Circuits and Systems.
Michael Burstein , Richard Pelavin, Hierarchical channel router, Proceedings of the 20th Design Automation Conference, p.591-597, June 27-29, 1983, Miami Beach, Florida, USA
Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]
Cong, J., Kahng, A. B., Robins, G., Sarrafzadeh, M., and Wong, C. K. 1992. Provably good performance-driven global routing. IEEE Trans. Computer-Aided Des. Integ. Circ. Syst. 11, 6, 739--752.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel, Chip layout optimization using critical path weighting, Proceedings of the 21st Design Automation Conference, p.133-136, June 25-27, 1984, Albuquerque, New Mexico, USA
Carl Ebeling , Larry McMurchie , Scott A. Hauck , Steven Burns, Placement and routing tools for the Triptych FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.4, p.473-482, Dec. 1995[doi>10.1109/92.475966]
S.-C. Fang , W.-S. Feng , S.-L. Lee, A new efficient approach to multilayer channel routing problem, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.579-584, June 08-12, 1992, Anaheim, California, USA
Akihiro Hashimoto , James Stevens, Wire routing by optimizing channel assignment within large apertures, Proceedings of the 8th Design Automation Workshop, p.155-169, June 28-30, 1971, Atlantic City, New Jersey, USA[doi>10.1145/800158.805069]
Dennis J. H. Huang , Andrew B. Kahng , Chung-Wen Albert Tsao, On the bounded-skew clock and Steiner routing problems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.508-513, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217579]
Kahng, A. B. and Robins, G. 1995. On Optimal Interconnections in VLSI. Kluwer Academic Publishers.
Kuh, E., Jackson, M. A. B., and Marek-Sadowska, M. 1987. Timing-driven routing for building block layout. In Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE Computer Society Press, Los Alamitos, CA. 518--519.
LaPaugh, A. S. 1980. Algorithms for integrated circuit layout: An analytic approach. Ph.D. dissertation, Laboratory for Computer Science. MIT, Cambridge, MA.
Seokjin Lee , M. D.F. Wong, Timing-driven routing for FPGAs based on Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.506-510, November 2006[doi>10.1109/TCAD.2003.809645]
Muhammet Mustafa Ozdal , Martin D.  F. Wong, Length-Matching Routing for High-Speed Printed Circuit Boards, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.394, November 09-13, 2003[doi>10.1109/ICCAD.2003.92]
Prastjutrakul, S. and Kubitz, W. J. 1990. A timing-driven global router for custom chip design. In Proceedings of the of IEEE International Conference on Computer-Aided Design. IEEE Computer Society Press, Los Alamitos, CA. 48--51.
Ritchey, L. W. 2000. Busses: What are they and how do they work? Printed Circuit Design Magazine.
Ronald L. Rivest , Charles M. Fiduccia, A “greedy” channel router, Proceedings of the 19th Design Automation Conference, p.418-424, January 1982
Szymanski. 1985. Dogleg channel routing is NP-complete. IEEE Trans. Computer-Aided Des. CAD-4, 1, 31--41.
Chung-wen Albert Tsao , Cheng-kok Koh, UST/DME: a clock tree router for general skew constraints, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.359-379, July 2002[doi>10.1145/567270.567271]
Yoshimura, T. and Kuh, E. S. 1982. Efficient algorithms for channel routing. IEEE Trans. Computer-Aided Des. CAD-1, 1, 25--35.
