// Seed: 1520218751
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3
);
  logic id_4;
  type_9 id_5 (
      .id_0(1),
      .id_1(1 & 1),
      .id_2(id_3),
      .id_3(id_6)
  );
  assign id_1 = 1'b0;
endmodule
