# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do core_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:12 on Dec 25,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Controll_Fetch
# -- Compiling architecture RTL of Controll_Fetch
# End time: 00:53:13 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/Regfile/Reg_file.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:14 on Dec 25,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/Regfile/Reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg_file
# -- Compiling architecture RTL of Reg_file
# End time: 00:53:15 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/ProgrammMemory/progmem.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:15 on Dec 25,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/ProgrammMemory/progmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity progmem
# -- Compiling architecture RTL of progmem
# End time: 00:53:16 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/ControllUnit/control_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:17 on Dec 25,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/ControllUnit/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture control of control_unit
# End time: 00:53:18 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:18 on Dec 25,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# End time: 00:53:19 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:20 on Dec 25,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity core
# -- Compiling architecture core of core
# End time: 00:53:21 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/79315/Desktop/vhdl_homework/core/Assemble {C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:21 on Dec 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/79315/Desktop/vhdl_homework/core/Assemble" C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv 
# -- Compiling module core_test
# 
# Top level modules:
# 	core_test
# End time: 00:53:21 on Dec 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  core_test
# vsim -gui "+altera" -l msim_transcript -do "core_run_msim_rtl_vhdl.do" 
# Start time: 00:53:22 on Dec 25,2022
# Loading sv_std.std
# Loading work.core_test
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.core(core)
# Loading work.control_unit(control)
# Loading work.controll_fetch(rtl)
# Loading work.progmem(rtl)
# Loading work.reg_file(rtl)
# Loading work.alu(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ps  Iteration: 4  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ps  Iteration: 4  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ps  Iteration: 4  Instance: /core_test/dut/program_counter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ps  Iteration: 5  Instance: /core_test/dut/register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ps  Iteration: 5  Instance: /core_test/dut/register_file
# ** Note: $finish    : C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv(14)
#    Time: 365 ps  Iteration: 0  Instance: /core_test
# 1
# Break in Module core_test at C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv line 14
# Simulation Breakpoint: 1
# Break in Module core_test at C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv line 14
# MACRO ./core_run_msim_rtl_vhdl.do PAUSED at line 22
add wave -position end  sim:/core_test/dut/program_counter/rst_n
add wave -position end  sim:/core_test/dut/program_counter/pm_addr
add wave -position end  sim:/core_test/dut/program_counter/mode12K
add wave -position end  sim:/core_test/dut/program_counter/k
add wave -position end  sim:/core_test/dut/program_counter/clk
add wave -position end  sim:/core_test/dut/program_counter/SumOut
add wave -position end  sim:/core_test/dut/program_counter/SumIN
add wave -position end  sim:/core_test/dut/program_counter/PC
add wave -position end  sim:/core_test/dut/controller/wr
add wave -position end  sim:/core_test/dut/controller/state
add wave -position end  sim:/core_test/dut/controller/reset_n
add wave -position end  sim:/core_test/dut/controller/opcode_o
add wave -position end  sim:/core_test/dut/controller/opcode_i
add wave -position end  sim:/core_test/dut/controller/opcode
add wave -position end  sim:/core_test/dut/controller/op_k
add wave -position end  sim:/core_test/dut/controller/op2
add wave -position end  sim:/core_test/dut/controller/op1
add wave -position end  sim:/core_test/dut/controller/mode12k
add wave -position end  sim:/core_test/dut/controller/k
add wave -position end  sim:/core_test/dut/controller/clk_st
add wave -position end  sim:/core_test/dut/controller/clk_if
add wave -position end  sim:/core_test/dut/controller/clk_ex
add wave -position end  sim:/core_test/dut/controller/clk_dc
add wave -position end  sim:/core_test/dut/controller/clk
add wave -position end  sim:/core_test/dut/controller/addr_w
add wave -position end  sim:/core_test/dut/controller/addr_r2
add wave -position end  sim:/core_test/dut/controller/addr_r1
add wave -position end  sim:/core_test/dut/program_memory/pm_data
add wave -position end  sim:/core_test/dut/program_memory/pm_addr
add wave -position end  sim:/core_test/dut/program_memory/PM
add wave -position end  sim:/core_test/dut/register_file/wenable_i
add wave -position end  sim:/core_test/dut/register_file/wdata_i
add wave -position end  sim:/core_test/dut/register_file/waddr_i
add wave -position end  sim:/core_test/dut/register_file/rst_n_i
add wave -position end  sim:/core_test/dut/register_file/rdata2_o
add wave -position end  sim:/core_test/dut/register_file/rdata1_o
add wave -position end  sim:/core_test/dut/register_file/raddr2_i
add wave -position end  sim:/core_test/dut/register_file/raddr1_i
add wave -position end  sim:/core_test/dut/register_file/clk_i
add wave -position end  sim:/core_test/dut/register_file/Z_o
add wave -position end  sim:/core_test/dut/register_file/Y_o
add wave -position end  sim:/core_test/dut/register_file/X_o
add wave -position end  sim:/core_test/dut/register_file/R
add wave -position end  sim:/core_test/dut/arithm_logic/reset_n
add wave -position end  sim:/core_test/dut/arithm_logic/res
add wave -position end  sim:/core_test/dut/arithm_logic/op_code
add wave -position end  sim:/core_test/dut/arithm_logic/op2
add wave -position end  sim:/core_test/dut/arithm_logic/op1
add wave -position end  sim:/core_test/dut/arithm_logic/clk
add wave -position end  sim:/core_test/dut/arithm_logic/Flags
restart -f
# Loading sv_std.std
# Loading work.core_test
run -all
# GetModuleFileName: Не найден указанный модуль.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ps  Iteration: 4  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ps  Iteration: 4  Instance: /core_test/dut/program_counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ps  Iteration: 4  Instance: /core_test/dut/program_counter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ps  Iteration: 5  Instance: /core_test/dut/register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ps  Iteration: 5  Instance: /core_test/dut/register_file
# ** Note: $finish    : C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv(14)
#    Time: 365 ps  Iteration: 0  Instance: /core_test
# 1
# Break in Module core_test at C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv line 14
# End time: 01:22:48 on Dec 25,2022, Elapsed time: 0:29:26
# Errors: 0, Warnings: 24
