### Yosys taargetting GoWin
# yosys -s Your_Design_wrapper.ys | tee synthesis.log
#

read_verilog ../../../fxp_sqrt_top_wrapper.v
read_verilog -sv ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v
read_verilog -sv ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v
read_verilog -sv ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v

hierarchy -check -top fxp_sqrt_top_wrapper

synth_xilinx -top fxp_sqrt_top_wrapper -family xc7 -flatten
write_verilog fxp_sqrt_top_wrapper.v

stat
