$date
	Wed Jul 17 15:38:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module modulename $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # out0 $end
$var wire 1 $ sig0 $end
$var wire 1 % sig1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#10000
0%
1!
#20000
1"
0!
#30000
1$
1!
#40001
