Instruction reg_bank_wr
lsl_r_r_imm_s 1
lsr_r_r_imm_s 1
asr_r_r_imm_s 1
add_r_r_r_s 1
add_r_r_imm_s 1
sub_r_r_r_s 1
sub_r_r_imm_s 1
mov_r_imm_s 1
add_r_imm_s 1
sub_r_imm_s 1
and_r_r_s 1
eor_r_r_s 1
lsl_r_r_s 1
lsr_r_r_s 1
asr_r_r_s 1
ror_r_r_s 1
neg_r_r_s 1
orr_r_r_s 1
mvn_r_r_s 1
strb_r_r_r_s 0
ldrb_r_r_r_s 1
strh_r_r_r_s 0
ldrh_r_r_r_s 1
strb_r_r_imm_s 0
ldrb_r_r_imm_s 1
strh_r_r_imm_s 0
ldrh_r_r_imm_s 1
b_cond_s 0
b_incond_s 0
bl_msb_s 1
bl_lsb_s 1