//
// Copyright (c) 2017 Stephen Ibanez
// All rights reserved.
//
// This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//


//rule for real line test

table_cam_add_entry table_l2 l2_set_output_port 0x011234567801 => 0b00000001
table_cam_add_entry table_l2 l2_set_output_port 0x011122334401 => 0b00000100
table_cam_add_entry table_l2 l2_set_output_port 0x014433221101 => 0b00010000

// rule for scapy test
table_cam_add_entry table_l2 l2_set_output_port 0x021234567802 => 0b00000010
table_cam_add_entry table_l2 l2_set_output_port 0x021122334402 => 0b00001000
table_cam_add_entry table_l2 l2_set_output_port 0x024433221102 => 0b00100000

//table_cam_add_entry table_pifo set_pifo_rank 0x021234567802 => 10
//table_cam_add_entry table_pifo set_pifo_rank 0x021122334402 => 100




