Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Nov 24 17:11:55 2019
| Host         : rew-desktop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 106 register/latch pins with no clock driven by root clock pin: JD[8] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 185 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.180        0.000                      0                 1599        0.071        0.000                      0                 1599        2.633        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
  clk_31_5MHz_clk_wiz_1    {0.000 15.873}     31.746          31.500          
  clkfbout_clk_wiz_1       {0.000 25.000}     50.000          20.000          
clk_virt                   {0.000 10.000}     20.000          50.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         
  clk_31_5MHz_clk_wiz_1_1  {0.000 15.873}     31.746          31.500          
  clkfbout_clk_wiz_1_1     {0.000 25.000}     50.000          20.000          
tck                        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5MHz_clk_wiz_1         20.180        0.000                      0                 1599        0.188        0.000                      0                 1599       15.373        0.000                       0                   187  
  clkfbout_clk_wiz_1                                                                                                                                                         2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_31_5MHz_clk_wiz_1_1       20.182        0.000                      0                 1599        0.188        0.000                      0                 1599       15.373        0.000                       0                   187  
  clkfbout_clk_wiz_1_1                                                                                                                                                       2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_31_5MHz_clk_wiz_1_1  clk_31_5MHz_clk_wiz_1         20.180        0.000                      0                 1599        0.071        0.000                      0                 1599  
clk_31_5MHz_clk_wiz_1    clk_31_5MHz_clk_wiz_1_1       20.180        0.000                      0                 1599        0.071        0.000                      0                 1599  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1
  To Clock:  clk_31_5MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       20.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.180ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 0.907ns (7.010%)  route 12.031ns (92.990%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.924     8.998    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.330 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_48/O
                         net (fo=1, routed)           1.273    10.604    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_44
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.116    31.226    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.783    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 20.180    

Slack (MET) :             20.734ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.378ns  (logic 0.907ns (7.328%)  route 11.471ns (92.672%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.652     8.727    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.059 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.985    10.043    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_60
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.116    31.220    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.777    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.777    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 20.734    

Slack (MET) :             21.214ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 0.907ns (8.094%)  route 10.298ns (91.906%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 31.153 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.640     7.715    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.332     8.047 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_62/O
                         net (fo=1, routed)           0.824     8.871    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_51
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.225    31.153    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.644    
                         clock uncertainty           -0.116    30.528    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.085    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 21.214    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.575ns (4.966%)  route 11.005ns (95.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.171     9.246    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.116    31.226    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.503    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.503    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.259ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 0.575ns (4.969%)  route 10.997ns (95.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.163     9.238    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.116    31.220    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.497    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 21.259    

Slack (MET) :             21.316ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 0.907ns (7.654%)  route 10.942ns (92.346%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 31.899 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.285     8.360    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y137        LUT3 (Prop_lut3_I0_O)        0.332     8.692 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.823     9.515    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.971    31.899    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.390    
                         clock uncertainty           -0.116    31.274    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.831    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.831    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 21.316    

Slack (MET) :             21.346ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 0.907ns (8.230%)  route 10.114ns (91.770%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 31.101 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.456     7.530    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.332     7.862 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_96/O
                         net (fo=1, routed)           0.824     8.687    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_68
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.173    31.101    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.592    
                         clock uncertainty           -0.116    30.476    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.033    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 21.346    

Slack (MET) :             21.388ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.907ns (8.396%)  route 9.896ns (91.604%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 30.925 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.237     7.312    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.332     7.644 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_64/O
                         net (fo=1, routed)           0.824     8.468    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_52
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.997    30.925    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.416    
                         clock uncertainty           -0.116    30.300    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.857    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         29.857    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 21.388    

Slack (MET) :             21.419ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 0.907ns (8.527%)  route 9.730ns (91.473%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 30.790 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.071     7.146    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.332     7.478 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88/O
                         net (fo=1, routed)           0.824     8.303    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.862    30.790    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.281    
                         clock uncertainty           -0.116    30.165    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.722    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 21.419    

Slack (MET) :             21.465ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 0.907ns (7.948%)  route 10.505ns (92.052%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 31.610 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          6.992     7.067    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.332     7.399 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68/O
                         net (fo=1, routed)           1.678     9.077    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.682    31.610    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.102    
                         clock uncertainty           -0.116    30.985    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.542    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.542    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 21.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  cam_vga/test_gen/row_reg[1]/Q
                         net (fo=8, routed)           0.135    -0.237    cam_vga/test_gen/row_reg_n_0_[1]
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  cam_vga/test_gen/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    cam_vga/test_gen/p_0_in__0[8]
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/C
                         clock pessimism             -0.219    -0.500    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.380    cam_vga/test_gen/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.059    -0.488    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.569%)  route 0.110ns (34.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.239    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X85Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism             -0.219    -0.500    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.092    -0.408    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.139    -0.280    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.052    -0.495    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.314%)  route 0.340ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.558    -0.554    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y113        FDRE                                         r  cam_vga/dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cam_vga/dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.340    -0.073    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.295    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.025%)  route 0.381ns (72.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.381    -0.031    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.901    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.445    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.262    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.975%)  route 0.602ns (81.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y111        FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.602     0.191    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.876    -0.276    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.040    -0.236    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.053    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.113%)  route 0.361ns (71.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y110        FDRE                                         r  cam_vga/dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          0.361    -0.051    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.295    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.600    -0.512    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.203    cam_vga/test_gen/col_reg__0[1]
    SLICE_X85Y106        LUT3 (Prop_lut3_I2_O)        0.042    -0.161 r  cam_vga/test_gen/col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    cam_vga/test_gen/p_0_in[2]
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.280    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.107    -0.405    cam_vga/test_gen/col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.004%)  route 0.363ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.363    -0.050    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.295    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5MHz_clk_wiz_1
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y29    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y29    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y19    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y19    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y18    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y18    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y27    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y27    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y23    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y23    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       31.746      128.254    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y113   cam_vga/dtg/pixel_row_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y113   cam_vga/dtg/pixel_row_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y113   cam_vga/dtg/pixel_row_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X70Y120   cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X63Y109   cam_vga/dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y112   cam_vga/dtg/pix_num_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y112   cam_vga/dtg/pix_num_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1_1
  To Clock:  clk_31_5MHz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       20.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 0.907ns (7.010%)  route 12.031ns (92.990%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.924     8.998    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.330 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_48/O
                         net (fo=1, routed)           1.273    10.604    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_44
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.114    31.228    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.785    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.785    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.735ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        12.378ns  (logic 0.907ns (7.328%)  route 11.471ns (92.672%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.652     8.727    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.059 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.985    10.043    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_60
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.114    31.222    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.779    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.779    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 20.735    

Slack (MET) :             21.215ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 0.907ns (8.094%)  route 10.298ns (91.906%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 31.153 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.640     7.715    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.332     8.047 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_62/O
                         net (fo=1, routed)           0.824     8.871    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_51
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.225    31.153    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.644    
                         clock uncertainty           -0.114    30.530    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.087    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 21.215    

Slack (MET) :             21.260ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.575ns (4.966%)  route 11.005ns (95.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.171     9.246    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.114    31.228    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.505    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.505    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 21.260    

Slack (MET) :             21.261ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 0.575ns (4.969%)  route 10.997ns (95.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.163     9.238    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.114    31.222    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.499    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.499    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 21.261    

Slack (MET) :             21.317ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 0.907ns (7.654%)  route 10.942ns (92.346%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 31.899 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.285     8.360    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y137        LUT3 (Prop_lut3_I0_O)        0.332     8.692 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.823     9.515    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.971    31.899    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.390    
                         clock uncertainty           -0.114    31.276    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.833    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.833    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 21.317    

Slack (MET) :             21.348ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 0.907ns (8.230%)  route 10.114ns (91.770%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 31.101 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.456     7.530    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.332     7.862 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_96/O
                         net (fo=1, routed)           0.824     8.687    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_68
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.173    31.101    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.592    
                         clock uncertainty           -0.114    30.478    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.035    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.035    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 21.348    

Slack (MET) :             21.390ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.907ns (8.396%)  route 9.896ns (91.604%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 30.925 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.237     7.312    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.332     7.644 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_64/O
                         net (fo=1, routed)           0.824     8.468    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_52
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.997    30.925    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.416    
                         clock uncertainty           -0.114    30.302    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.859    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         29.859    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 21.390    

Slack (MET) :             21.421ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 0.907ns (8.527%)  route 9.730ns (91.473%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 30.790 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.071     7.146    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.332     7.478 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88/O
                         net (fo=1, routed)           0.824     8.303    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.862    30.790    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.281    
                         clock uncertainty           -0.114    30.167    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         29.724    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 21.421    

Slack (MET) :             21.467ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 0.907ns (7.948%)  route 10.505ns (92.052%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 31.610 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          6.992     7.067    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.332     7.399 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68/O
                         net (fo=1, routed)           1.678     9.077    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.682    31.610    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.102    
                         clock uncertainty           -0.114    30.987    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.544    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.544    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 21.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  cam_vga/test_gen/row_reg[1]/Q
                         net (fo=8, routed)           0.135    -0.237    cam_vga/test_gen/row_reg_n_0_[1]
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  cam_vga/test_gen/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    cam_vga/test_gen/p_0_in__0[8]
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/C
                         clock pessimism             -0.219    -0.500    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.380    cam_vga/test_gen/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.059    -0.488    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.569%)  route 0.110ns (34.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.239    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X85Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism             -0.219    -0.500    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.092    -0.408    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.139    -0.280    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.052    -0.495    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.314%)  route 0.340ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.558    -0.554    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y113        FDRE                                         r  cam_vga/dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cam_vga/dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.340    -0.073    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.295    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.025%)  route 0.381ns (72.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.381    -0.031    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.901    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.445    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.262    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.975%)  route 0.602ns (81.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y111        FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.602     0.191    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.876    -0.276    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.040    -0.236    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.053    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.113%)  route 0.361ns (71.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y110        FDRE                                         r  cam_vga/dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          0.361    -0.051    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.295    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.600    -0.512    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.203    cam_vga/test_gen/col_reg__0[1]
    SLICE_X85Y106        LUT3 (Prop_lut3_I2_O)        0.042    -0.161 r  cam_vga/test_gen/col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    cam_vga/test_gen/p_0_in[2]
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.280    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.107    -0.405    cam_vga/test_gen/col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.004%)  route 0.363ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.363    -0.050    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.295    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5MHz_clk_wiz_1_1
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y29    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y29    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y19    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y19    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y18    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y18    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y27    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y27    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y23    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y23    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       31.746      128.254    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y113   cam_vga/dtg/pixel_row_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y113   cam_vga/dtg/pixel_row_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y113   cam_vga/dtg/pixel_row_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X70Y120   cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X63Y109   cam_vga/dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y112   cam_vga/dtg/pix_num_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y112   cam_vga/dtg/pix_num_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y113   cam_vga/dtg/pix_num_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X65Y114   cam_vga/dtg/pix_num_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1_1
  To Clock:  clk_31_5MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       20.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.180ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 0.907ns (7.010%)  route 12.031ns (92.990%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.924     8.998    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.330 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_48/O
                         net (fo=1, routed)           1.273    10.604    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_44
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.116    31.226    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.783    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 20.180    

Slack (MET) :             20.734ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        12.378ns  (logic 0.907ns (7.328%)  route 11.471ns (92.672%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.652     8.727    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.059 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.985    10.043    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_60
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.116    31.220    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.777    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.777    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 20.734    

Slack (MET) :             21.214ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 0.907ns (8.094%)  route 10.298ns (91.906%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 31.153 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.640     7.715    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.332     8.047 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_62/O
                         net (fo=1, routed)           0.824     8.871    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_51
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.225    31.153    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.644    
                         clock uncertainty           -0.116    30.528    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.085    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 21.214    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.575ns (4.966%)  route 11.005ns (95.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.171     9.246    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.116    31.226    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.503    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.503    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.259ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 0.575ns (4.969%)  route 10.997ns (95.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.163     9.238    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.116    31.220    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.497    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 21.259    

Slack (MET) :             21.316ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 0.907ns (7.654%)  route 10.942ns (92.346%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 31.899 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.285     8.360    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y137        LUT3 (Prop_lut3_I0_O)        0.332     8.692 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.823     9.515    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.971    31.899    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.390    
                         clock uncertainty           -0.116    31.274    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.831    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.831    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 21.316    

Slack (MET) :             21.346ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 0.907ns (8.230%)  route 10.114ns (91.770%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 31.101 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.456     7.530    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.332     7.862 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_96/O
                         net (fo=1, routed)           0.824     8.687    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_68
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.173    31.101    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.592    
                         clock uncertainty           -0.116    30.476    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.033    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 21.346    

Slack (MET) :             21.388ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.907ns (8.396%)  route 9.896ns (91.604%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 30.925 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.237     7.312    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.332     7.644 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_64/O
                         net (fo=1, routed)           0.824     8.468    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_52
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.997    30.925    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.416    
                         clock uncertainty           -0.116    30.300    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.857    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         29.857    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 21.388    

Slack (MET) :             21.419ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 0.907ns (8.527%)  route 9.730ns (91.473%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 30.790 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.071     7.146    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.332     7.478 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88/O
                         net (fo=1, routed)           0.824     8.303    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.862    30.790    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.281    
                         clock uncertainty           -0.116    30.165    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.722    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 21.419    

Slack (MET) :             21.465ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 0.907ns (7.948%)  route 10.505ns (92.052%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 31.610 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          6.992     7.067    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.332     7.399 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68/O
                         net (fo=1, routed)           1.678     9.077    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.682    31.610    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.102    
                         clock uncertainty           -0.116    30.985    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.542    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.542    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 21.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  cam_vga/test_gen/row_reg[1]/Q
                         net (fo=8, routed)           0.135    -0.237    cam_vga/test_gen/row_reg_n_0_[1]
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  cam_vga/test_gen/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    cam_vga/test_gen/p_0_in__0[8]
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/C
                         clock pessimism             -0.219    -0.500    
                         clock uncertainty            0.116    -0.384    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.264    cam_vga/test_gen/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.116    -0.431    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.059    -0.372    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.569%)  route 0.110ns (34.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.239    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X85Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism             -0.219    -0.500    
                         clock uncertainty            0.116    -0.384    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.092    -0.292    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.139    -0.280    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.116    -0.431    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.052    -0.379    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.314%)  route 0.340ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.558    -0.554    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y113        FDRE                                         r  cam_vga/dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cam_vga/dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.340    -0.073    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.116    -0.361    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.178    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.025%)  route 0.381ns (72.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.381    -0.031    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.901    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.445    
                         clock uncertainty            0.116    -0.328    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.145    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.975%)  route 0.602ns (81.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y111        FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.602     0.191    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.876    -0.276    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.040    -0.236    
                         clock uncertainty            0.116    -0.119    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.064    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.113%)  route 0.361ns (71.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y110        FDRE                                         r  cam_vga/dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          0.361    -0.051    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.116    -0.361    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.178    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.600    -0.512    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.203    cam_vga/test_gen/col_reg__0[1]
    SLICE_X85Y106        LUT3 (Prop_lut3_I2_O)        0.042    -0.161 r  cam_vga/test_gen/col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    cam_vga/test_gen/p_0_in[2]
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.280    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.116    -0.396    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.107    -0.289    cam_vga/test_gen/col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.004%)  route 0.363ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.363    -0.050    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.116    -0.361    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.178    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1
  To Clock:  clk_31_5MHz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       20.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.180ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 0.907ns (7.010%)  route 12.031ns (92.990%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.924     8.998    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.330 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_48/O
                         net (fo=1, routed)           1.273    10.604    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_44
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.116    31.226    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.783    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 20.180    

Slack (MET) :             20.734ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.378ns  (logic 0.907ns (7.328%)  route 11.471ns (92.672%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.652     8.727    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X64Y139        LUT3 (Prop_lut3_I0_O)        0.332     9.059 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.985    10.043    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_60
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.116    31.220    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.777    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.777    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 20.734    

Slack (MET) :             21.214ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 0.907ns (8.094%)  route 10.298ns (91.906%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 31.153 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.640     7.715    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.332     8.047 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_62/O
                         net (fo=1, routed)           0.824     8.871    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_51
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.225    31.153    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.644    
                         clock uncertainty           -0.116    30.528    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.085    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 21.214    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.575ns (4.966%)  route 11.005ns (95.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.105ns = ( 31.851 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.171     9.246    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.923    31.851    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.343    
                         clock uncertainty           -0.116    31.226    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.503    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.503    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.259ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 0.575ns (4.969%)  route 10.997ns (95.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 31.845 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          9.163     9.238    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.917    31.845    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    31.336    
                         clock uncertainty           -0.116    31.220    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.723    30.497    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 21.259    

Slack (MET) :             21.316ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 0.907ns (7.654%)  route 10.942ns (92.346%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 31.899 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          8.285     8.360    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y137        LUT3 (Prop_lut3_I0_O)        0.332     8.692 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.823     9.515    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.971    31.899    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.390    
                         clock uncertainty           -0.116    31.274    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.831    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.831    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 21.316    

Slack (MET) :             21.346ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 0.907ns (8.230%)  route 10.114ns (91.770%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 31.101 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.456     7.530    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.332     7.862 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_96/O
                         net (fo=1, routed)           0.824     8.687    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_68
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.173    31.101    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.592    
                         clock uncertainty           -0.116    30.476    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.033    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 21.346    

Slack (MET) :             21.388ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.907ns (8.396%)  route 9.896ns (91.604%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 30.925 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.237     7.312    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.332     7.644 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_64/O
                         net (fo=1, routed)           0.824     8.468    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_52
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.997    30.925    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    30.416    
                         clock uncertainty           -0.116    30.300    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.857    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         29.857    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 21.388    

Slack (MET) :             21.419ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 0.907ns (8.527%)  route 9.730ns (91.473%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 30.790 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 f  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.071     7.146    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.332     7.478 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88/O
                         net (fo=1, routed)           0.824     8.303    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          0.862    30.790    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    30.281    
                         clock uncertainty           -0.116    30.165    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    29.722    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 21.419    

Slack (MET) :             21.465ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 0.907ns (7.948%)  route 10.505ns (92.052%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 31.610 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.713    -2.334    cam_vga/test_gen/clk_31_5MHz
    SLICE_X82Y108        FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.834    -0.044    cam_vga/test_gen/addr_reg[15]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.119     0.075 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          6.992     7.067    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.332     7.399 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68/O
                         net (fo=1, routed)           1.678     9.077    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         1.620    29.828    cam_vga/clk_31_5MHz
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.100    29.928 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.682    31.610    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    31.102    
                         clock uncertainty           -0.116    30.985    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.542    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.542    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 21.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  cam_vga/test_gen/row_reg[1]/Q
                         net (fo=8, routed)           0.135    -0.237    cam_vga/test_gen/row_reg_n_0_[1]
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  cam_vga/test_gen/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    cam_vga/test_gen/p_0_in__0[8]
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[8]/C
                         clock pessimism             -0.219    -0.500    
                         clock uncertainty            0.116    -0.384    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.264    cam_vga/test_gen/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.116    -0.431    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.059    -0.372    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.569%)  route 0.110ns (34.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.513    cam_vga/test_gen/clk_31_5MHz
    SLICE_X84Y109        FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.239    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X85Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.281    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y109        FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism             -0.219    -0.500    
                         clock uncertainty            0.116    -0.384    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.092    -0.292    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.552    -0.560    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.139    -0.280    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.819    -0.332    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y122        FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.116    -0.431    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.052    -0.379    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.314%)  route 0.340ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.558    -0.554    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y113        FDRE                                         r  cam_vga/dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cam_vga/dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.340    -0.073    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.116    -0.361    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.178    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.025%)  route 0.381ns (72.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.381    -0.031    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.901    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.445    
                         clock uncertainty            0.116    -0.328    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.145    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.975%)  route 0.602ns (81.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y111        FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.602     0.191    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.876    -0.276    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.040    -0.236    
                         clock uncertainty            0.116    -0.119    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.064    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.113%)  route 0.361ns (71.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.560    -0.552    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y110        FDRE                                         r  cam_vga/dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cam_vga/dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          0.361    -0.051    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.116    -0.361    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.178    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/test_gen/col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.600    -0.512    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.203    cam_vga/test_gen/col_reg__0[1]
    SLICE_X85Y106        LUT3 (Prop_lut3_I2_O)        0.042    -0.161 r  cam_vga/test_gen/col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    cam_vga/test_gen/p_0_in[2]
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.871    -0.280    cam_vga/test_gen/clk_31_5MHz
    SLICE_X85Y106        FDRE                                         r  cam_vga/test_gen/col_reg[2]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.116    -0.396    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.107    -0.289    cam_vga/test_gen/col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.004%)  route 0.363ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.559    -0.553    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y112        FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.363    -0.050    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.284    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.116    -0.361    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.178    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.129    





