begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file contains the X86 implementation of the TargetInstrInfo class.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|X86INSTRUCTIONINFO_H
end_ifndef

begin_define
define|#
directive|define
name|X86INSTRUCTIONINFO_H
end_define

begin_include
include|#
directive|include
file|"X86.h"
end_include

begin_include
include|#
directive|include
file|"X86RegisterInfo.h"
end_include

begin_include
include|#
directive|include
file|"llvm/ADT/DenseMap.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Target/TargetInstrInfo.h"
end_include

begin_define
define|#
directive|define
name|GET_INSTRINFO_HEADER
end_define

begin_include
include|#
directive|include
file|"X86GenInstrInfo.inc"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|X86RegisterInfo
decl_stmt|;
name|class
name|X86TargetMachine
decl_stmt|;
name|namespace
name|X86
block|{
comment|// X86 specific condition code. These correspond to X86_*_COND in
comment|// X86InstrInfo.td. They must be kept in synch.
enum|enum
name|CondCode
block|{
name|COND_A
init|=
literal|0
block|,
name|COND_AE
init|=
literal|1
block|,
name|COND_B
init|=
literal|2
block|,
name|COND_BE
init|=
literal|3
block|,
name|COND_E
init|=
literal|4
block|,
name|COND_G
init|=
literal|5
block|,
name|COND_GE
init|=
literal|6
block|,
name|COND_L
init|=
literal|7
block|,
name|COND_LE
init|=
literal|8
block|,
name|COND_NE
init|=
literal|9
block|,
name|COND_NO
init|=
literal|10
block|,
name|COND_NP
init|=
literal|11
block|,
name|COND_NS
init|=
literal|12
block|,
name|COND_O
init|=
literal|13
block|,
name|COND_P
init|=
literal|14
block|,
name|COND_S
init|=
literal|15
block|,
comment|// Artificial condition codes. These are used by AnalyzeBranch
comment|// to indicate a block terminated with two conditional branches to
comment|// the same location. This occurs in code using FCMP_OEQ or FCMP_UNE,
comment|// which can't be represented on x86 with a single condition. These
comment|// are never used in MachineInstrs.
name|COND_NE_OR_P
block|,
name|COND_NP_OR_E
block|,
name|COND_INVALID
block|}
enum|;
comment|// Turn condition code into conditional branch opcode.
name|unsigned
name|GetCondBranchFromCond
parameter_list|(
name|CondCode
name|CC
parameter_list|)
function_decl|;
comment|// Turn CMov opcode into condition code.
name|CondCode
name|getCondFromCMovOpc
parameter_list|(
name|unsigned
name|Opc
parameter_list|)
function_decl|;
comment|/// GetOppositeBranchCondition - Return the inverse of the specified cond,
comment|/// e.g. turning COND_E to COND_NE.
name|CondCode
name|GetOppositeBranchCondition
argument_list|(
name|X86
operator|::
name|CondCode
name|CC
argument_list|)
decl_stmt|;
block|}
comment|// end namespace X86;
comment|/// isGlobalStubReference - Return true if the specified TargetFlag operand is
comment|/// a reference to a stub for a global, not the global itself.
specifier|inline
specifier|static
name|bool
name|isGlobalStubReference
parameter_list|(
name|unsigned
name|char
name|TargetFlag
parameter_list|)
block|{
switch|switch
condition|(
name|TargetFlag
condition|)
block|{
case|case
name|X86II
operator|::
name|MO_DLLIMPORT
case|:
comment|// dllimport stub.
case|case
name|X86II
operator|::
name|MO_GOTPCREL
case|:
comment|// rip-relative GOT reference.
case|case
name|X86II
operator|::
name|MO_GOT
case|:
comment|// normal GOT reference.
case|case
name|X86II
operator|::
name|MO_DARWIN_NONLAZY_PIC_BASE
case|:
comment|// Normal $non_lazy_ptr ref.
case|case
name|X86II
operator|::
name|MO_DARWIN_NONLAZY
case|:
comment|// Normal $non_lazy_ptr ref.
case|case
name|X86II
operator|::
name|MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE
case|:
comment|// Hidden $non_lazy_ptr ref.
return|return
name|true
return|;
default|default:
return|return
name|false
return|;
block|}
block|}
comment|/// isGlobalRelativeToPICBase - Return true if the specified global value
comment|/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this
comment|/// is true, the addressing mode has the PIC base register added in (e.g. EBX).
specifier|inline
specifier|static
name|bool
name|isGlobalRelativeToPICBase
parameter_list|(
name|unsigned
name|char
name|TargetFlag
parameter_list|)
block|{
switch|switch
condition|(
name|TargetFlag
condition|)
block|{
case|case
name|X86II
operator|::
name|MO_GOTOFF
case|:
comment|// isPICStyleGOT: local global.
case|case
name|X86II
operator|::
name|MO_GOT
case|:
comment|// isPICStyleGOT: other global.
case|case
name|X86II
operator|::
name|MO_PIC_BASE_OFFSET
case|:
comment|// Darwin local global.
case|case
name|X86II
operator|::
name|MO_DARWIN_NONLAZY_PIC_BASE
case|:
comment|// Darwin/32 external global.
case|case
name|X86II
operator|::
name|MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE
case|:
comment|// Darwin/32 hidden global.
case|case
name|X86II
operator|::
name|MO_TLVP
case|:
comment|// ??? Pretty sure..
return|return
name|true
return|;
default|default:
return|return
name|false
return|;
block|}
block|}
specifier|inline
specifier|static
name|bool
name|isScale
parameter_list|(
specifier|const
name|MachineOperand
modifier|&
name|MO
parameter_list|)
block|{
return|return
name|MO
operator|.
name|isImm
argument_list|()
operator|&&
operator|(
name|MO
operator|.
name|getImm
argument_list|()
operator|==
literal|1
operator|||
name|MO
operator|.
name|getImm
argument_list|()
operator|==
literal|2
operator|||
name|MO
operator|.
name|getImm
argument_list|()
operator|==
literal|4
operator|||
name|MO
operator|.
name|getImm
argument_list|()
operator|==
literal|8
operator|)
return|;
block|}
specifier|inline
specifier|static
name|bool
name|isLeaMem
parameter_list|(
specifier|const
name|MachineInstr
modifier|*
name|MI
parameter_list|,
name|unsigned
name|Op
parameter_list|)
block|{
if|if
condition|(
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
argument_list|)
operator|.
name|isFI
argument_list|()
condition|)
return|return
name|true
return|;
return|return
name|Op
operator|+
literal|4
operator|<=
name|MI
operator|->
name|getNumOperands
argument_list|()
operator|&&
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
argument_list|)
operator|.
name|isReg
argument_list|()
operator|&&
name|isScale
argument_list|(
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|1
argument_list|)
argument_list|)
operator|&&
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|2
argument_list|)
operator|.
name|isReg
argument_list|()
operator|&&
operator|(
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|3
argument_list|)
operator|.
name|isImm
argument_list|()
operator|||
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|3
argument_list|)
operator|.
name|isGlobal
argument_list|()
operator|||
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|3
argument_list|)
operator|.
name|isCPI
argument_list|()
operator|||
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|3
argument_list|)
operator|.
name|isJTI
argument_list|()
operator|)
return|;
block|}
specifier|inline
specifier|static
name|bool
name|isMem
parameter_list|(
specifier|const
name|MachineInstr
modifier|*
name|MI
parameter_list|,
name|unsigned
name|Op
parameter_list|)
block|{
if|if
condition|(
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
argument_list|)
operator|.
name|isFI
argument_list|()
condition|)
return|return
name|true
return|;
return|return
name|Op
operator|+
literal|5
operator|<=
name|MI
operator|->
name|getNumOperands
argument_list|()
operator|&&
name|MI
operator|->
name|getOperand
argument_list|(
name|Op
operator|+
literal|4
argument_list|)
operator|.
name|isReg
argument_list|()
operator|&&
name|isLeaMem
argument_list|(
name|MI
argument_list|,
name|Op
argument_list|)
return|;
block|}
name|class
name|X86InstrInfo
range|:
name|public
name|X86GenInstrInfo
block|{
name|X86TargetMachine
operator|&
name|TM
block|;
specifier|const
name|X86RegisterInfo
name|RI
block|;
comment|/// RegOp2MemOpTable3Addr, RegOp2MemOpTable0, RegOp2MemOpTable1,
comment|/// RegOp2MemOpTable2, RegOp2MemOpTable3 - Load / store folding opcode maps.
comment|///
typedef|typedef
name|DenseMap
operator|<
name|unsigned
operator|,
name|std
operator|::
name|pair
operator|<
name|unsigned
operator|,
name|unsigned
operator|>
expr|>
name|RegOp2MemOpTableType
expr_stmt|;
name|RegOp2MemOpTableType
name|RegOp2MemOpTable2Addr
decl_stmt|;
name|RegOp2MemOpTableType
name|RegOp2MemOpTable0
decl_stmt|;
name|RegOp2MemOpTableType
name|RegOp2MemOpTable1
decl_stmt|;
name|RegOp2MemOpTableType
name|RegOp2MemOpTable2
decl_stmt|;
name|RegOp2MemOpTableType
name|RegOp2MemOpTable3
decl_stmt|;
comment|/// MemOp2RegOpTable - Load / store unfolding opcode map.
comment|///
typedef|typedef
name|DenseMap
operator|<
name|unsigned
operator|,
name|std
operator|::
name|pair
operator|<
name|unsigned
operator|,
name|unsigned
operator|>
expr|>
name|MemOp2RegOpTableType
expr_stmt|;
name|MemOp2RegOpTableType
name|MemOp2RegOpTable
decl_stmt|;
specifier|static
name|void
name|AddTableEntry
parameter_list|(
name|RegOp2MemOpTableType
modifier|&
name|R2MTable
parameter_list|,
name|MemOp2RegOpTableType
modifier|&
name|M2RTable
parameter_list|,
name|unsigned
name|RegOp
parameter_list|,
name|unsigned
name|MemOp
parameter_list|,
name|unsigned
name|Flags
parameter_list|)
function_decl|;
name|virtual
name|void
name|anchor
parameter_list|()
function_decl|;
name|public
label|:
name|explicit
name|X86InstrInfo
parameter_list|(
name|X86TargetMachine
modifier|&
name|tm
parameter_list|)
function_decl|;
comment|/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As
comment|/// such, whenever a client has an instance of instruction info, it should
comment|/// always be able to get register info as well (through this method).
comment|///
name|virtual
specifier|const
name|X86RegisterInfo
operator|&
name|getRegisterInfo
argument_list|()
specifier|const
block|{
return|return
name|RI
return|;
block|}
comment|/// isCoalescableExtInstr - Return true if the instruction is a "coalescable"
comment|/// extension instruction. That is, it's like a copy where it's legal for the
comment|/// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns
comment|/// true, then it's expected the pre-extension value is available as a subreg
comment|/// of the result register. This also returns the sub-register index in
comment|/// SubIdx.
name|virtual
name|bool
name|isCoalescableExtInstr
argument_list|(
specifier|const
name|MachineInstr
operator|&
name|MI
argument_list|,
name|unsigned
operator|&
name|SrcReg
argument_list|,
name|unsigned
operator|&
name|DstReg
argument_list|,
name|unsigned
operator|&
name|SubIdx
argument_list|)
decl|const
decl_stmt|;
name|unsigned
name|isLoadFromStackSlot
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|int
operator|&
name|FrameIndex
argument_list|)
decl|const
decl_stmt|;
comment|/// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination
comment|/// stack locations as well.  This uses a heuristic so it isn't
comment|/// reliable for correctness.
name|unsigned
name|isLoadFromStackSlotPostFE
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|int
operator|&
name|FrameIndex
argument_list|)
decl|const
decl_stmt|;
name|unsigned
name|isStoreToStackSlot
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|int
operator|&
name|FrameIndex
argument_list|)
decl|const
decl_stmt|;
comment|/// isStoreToStackSlotPostFE - Check for post-frame ptr elimination
comment|/// stack locations as well.  This uses a heuristic so it isn't
comment|/// reliable for correctness.
name|unsigned
name|isStoreToStackSlotPostFE
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|int
operator|&
name|FrameIndex
argument_list|)
decl|const
decl_stmt|;
name|bool
name|isReallyTriviallyReMaterializable
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|AliasAnalysis
operator|*
name|AA
argument_list|)
decl|const
decl_stmt|;
name|void
name|reMaterialize
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|,
name|unsigned
name|DestReg
argument_list|,
name|unsigned
name|SubIdx
argument_list|,
specifier|const
name|MachineInstr
operator|*
name|Orig
argument_list|,
specifier|const
name|TargetRegisterInfo
operator|&
name|TRI
argument_list|)
decl|const
decl_stmt|;
comment|/// Given an operand within a MachineInstr, insert preceding code to put it
comment|/// into the right format for a particular kind of LEA instruction. This may
comment|/// involve using an appropriate super-register instead (with an implicit use
comment|/// of the original) or creating a new virtual register and inserting COPY
comment|/// instructions to get the data into the right class.
comment|///
comment|/// Reference parameters are set to indicate how caller should add this
comment|/// operand to the LEA instruction.
name|bool
name|classifyLEAReg
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
specifier|const
name|MachineOperand
operator|&
name|Src
argument_list|,
name|unsigned
name|LEAOpcode
argument_list|,
name|bool
name|AllowSP
argument_list|,
name|unsigned
operator|&
name|NewSrc
argument_list|,
name|bool
operator|&
name|isKill
argument_list|,
name|bool
operator|&
name|isUndef
argument_list|,
name|MachineOperand
operator|&
name|ImplicitOp
argument_list|)
decl|const
decl_stmt|;
comment|/// convertToThreeAddress - This method must be implemented by targets that
comment|/// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target
comment|/// may be able to convert a two-address instruction into a true
comment|/// three-address instruction on demand.  This allows the X86 target (for
comment|/// example) to convert ADD and SHL instructions into LEA instructions if they
comment|/// would require register copies due to two-addressness.
comment|///
comment|/// This method returns a null pointer if the transformation cannot be
comment|/// performed, otherwise it returns the new instruction.
comment|///
name|virtual
name|MachineInstr
modifier|*
name|convertToThreeAddress
argument_list|(
name|MachineFunction
operator|::
name|iterator
operator|&
name|MFI
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
operator|&
name|MBBI
argument_list|,
name|LiveVariables
operator|*
name|LV
argument_list|)
decl|const
decl_stmt|;
comment|/// commuteInstruction - We have a few instructions that must be hacked on to
comment|/// commute them.
comment|///
name|virtual
name|MachineInstr
modifier|*
name|commuteInstruction
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|bool
name|NewMI
argument_list|)
decl|const
decl_stmt|;
comment|// Branch analysis.
name|virtual
name|bool
name|isUnpredicatedTerminator
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|bool
name|AnalyzeBranch
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|*
operator|&
name|TBB
argument_list|,
name|MachineBasicBlock
operator|*
operator|&
name|FBB
argument_list|,
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Cond
argument_list|,
name|bool
name|AllowModify
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|unsigned
name|RemoveBranch
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|unsigned
name|InsertBranch
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|*
name|TBB
argument_list|,
name|MachineBasicBlock
operator|*
name|FBB
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Cond
argument_list|,
name|DebugLoc
name|DL
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|bool
name|canInsertSelect
argument_list|(
specifier|const
name|MachineBasicBlock
operator|&
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Cond
argument_list|,
name|unsigned
argument_list|,
name|unsigned
argument_list|,
name|int
operator|&
argument_list|,
name|int
operator|&
argument_list|,
name|int
operator|&
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|insertSelect
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|,
name|DebugLoc
name|DL
argument_list|,
name|unsigned
name|DstReg
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Cond
argument_list|,
name|unsigned
name|TrueReg
argument_list|,
name|unsigned
name|FalseReg
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|copyPhysReg
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|,
name|DebugLoc
name|DL
argument_list|,
name|unsigned
name|DestReg
argument_list|,
name|unsigned
name|SrcReg
argument_list|,
name|bool
name|KillSrc
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|storeRegToStackSlot
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|,
name|unsigned
name|SrcReg
argument_list|,
name|bool
name|isKill
argument_list|,
name|int
name|FrameIndex
argument_list|,
specifier|const
name|TargetRegisterClass
operator|*
name|RC
argument_list|,
specifier|const
name|TargetRegisterInfo
operator|*
name|TRI
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|storeRegToAddr
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|unsigned
name|SrcReg
argument_list|,
name|bool
name|isKill
argument_list|,
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Addr
argument_list|,
specifier|const
name|TargetRegisterClass
operator|*
name|RC
argument_list|,
name|MachineInstr
operator|::
name|mmo_iterator
name|MMOBegin
argument_list|,
name|MachineInstr
operator|::
name|mmo_iterator
name|MMOEnd
argument_list|,
name|SmallVectorImpl
operator|<
name|MachineInstr
operator|*
operator|>
operator|&
name|NewMIs
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|loadRegFromStackSlot
argument_list|(
name|MachineBasicBlock
operator|&
name|MBB
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|,
name|unsigned
name|DestReg
argument_list|,
name|int
name|FrameIndex
argument_list|,
specifier|const
name|TargetRegisterClass
operator|*
name|RC
argument_list|,
specifier|const
name|TargetRegisterInfo
operator|*
name|TRI
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|loadRegFromAddr
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|unsigned
name|DestReg
argument_list|,
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Addr
argument_list|,
specifier|const
name|TargetRegisterClass
operator|*
name|RC
argument_list|,
name|MachineInstr
operator|::
name|mmo_iterator
name|MMOBegin
argument_list|,
name|MachineInstr
operator|::
name|mmo_iterator
name|MMOEnd
argument_list|,
name|SmallVectorImpl
operator|<
name|MachineInstr
operator|*
operator|>
operator|&
name|NewMIs
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|bool
name|expandPostRAPseudo
argument_list|(
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|)
decl|const
decl_stmt|;
comment|/// foldMemoryOperand - If this target supports it, fold a load or store of
comment|/// the specified stack slot into the specified machine instruction for the
comment|/// specified operand(s).  If this is possible, the target should perform the
comment|/// folding and return true, otherwise it should return false.  If it folds
comment|/// the instruction, it is likely that the MachineInstruction the iterator
comment|/// references has been changed.
name|virtual
name|MachineInstr
modifier|*
name|foldMemoryOperandImpl
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|MachineInstr
operator|*
name|MI
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|unsigned
operator|>
operator|&
name|Ops
argument_list|,
name|int
name|FrameIndex
argument_list|)
decl|const
decl_stmt|;
comment|/// foldMemoryOperand - Same as the previous version except it allows folding
comment|/// of any load and store from / to any address, not just from a specific
comment|/// stack slot.
name|virtual
name|MachineInstr
modifier|*
name|foldMemoryOperandImpl
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|MachineInstr
operator|*
name|MI
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|unsigned
operator|>
operator|&
name|Ops
argument_list|,
name|MachineInstr
operator|*
name|LoadMI
argument_list|)
decl|const
decl_stmt|;
comment|/// canFoldMemoryOperand - Returns true if the specified load / store is
comment|/// folding is possible.
name|virtual
name|bool
name|canFoldMemoryOperand
argument_list|(
specifier|const
name|MachineInstr
operator|*
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|unsigned
operator|>
operator|&
argument_list|)
decl|const
decl_stmt|;
comment|/// unfoldMemoryOperand - Separate a single instruction which folded a load or
comment|/// a store or a load and a store into two or more instruction. If this is
comment|/// possible, returns true as well as the new instructions by reference.
name|virtual
name|bool
name|unfoldMemoryOperand
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
name|Reg
argument_list|,
name|bool
name|UnfoldLoad
argument_list|,
name|bool
name|UnfoldStore
argument_list|,
name|SmallVectorImpl
operator|<
name|MachineInstr
operator|*
operator|>
operator|&
name|NewMIs
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|bool
name|unfoldMemoryOperand
argument_list|(
name|SelectionDAG
operator|&
name|DAG
argument_list|,
name|SDNode
operator|*
name|N
argument_list|,
name|SmallVectorImpl
operator|<
name|SDNode
operator|*
operator|>
operator|&
name|NewNodes
argument_list|)
decl|const
decl_stmt|;
comment|/// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new
comment|/// instruction after load / store are unfolded from an instruction of the
comment|/// specified opcode. It returns zero if the specified unfolding is not
comment|/// possible. If LoadRegIndex is non-null, it is filled in with the operand
comment|/// index of the operand which will hold the register holding the loaded
comment|/// value.
name|virtual
name|unsigned
name|getOpcodeAfterMemoryUnfold
argument_list|(
name|unsigned
name|Opc
argument_list|,
name|bool
name|UnfoldLoad
argument_list|,
name|bool
name|UnfoldStore
argument_list|,
name|unsigned
operator|*
name|LoadRegIndex
operator|=
literal|0
argument_list|)
decl|const
decl_stmt|;
comment|/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler
comment|/// to determine if two loads are loading from the same base address. It
comment|/// should only return true if the base pointers are the same and the
comment|/// only differences between the two addresses are the offset. It also returns
comment|/// the offsets by reference.
name|virtual
name|bool
name|areLoadsFromSameBasePtr
argument_list|(
name|SDNode
operator|*
name|Load1
argument_list|,
name|SDNode
operator|*
name|Load2
argument_list|,
name|int64_t
operator|&
name|Offset1
argument_list|,
name|int64_t
operator|&
name|Offset2
argument_list|)
decl|const
decl_stmt|;
comment|/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to
comment|/// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should
comment|/// be scheduled togther. On some targets if two loads are loading from
comment|/// addresses in the same cache line, it's better if they are scheduled
comment|/// together. This function takes two integers that represent the load offsets
comment|/// from the common base address. It returns true if it decides it's desirable
comment|/// to schedule the two loads together. "NumLoads" is the number of loads that
comment|/// have already been scheduled after Load1.
name|virtual
name|bool
name|shouldScheduleLoadsNear
argument_list|(
name|SDNode
operator|*
name|Load1
argument_list|,
name|SDNode
operator|*
name|Load2
argument_list|,
name|int64_t
name|Offset1
argument_list|,
name|int64_t
name|Offset2
argument_list|,
name|unsigned
name|NumLoads
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|bool
name|shouldScheduleAdjacent
argument_list|(
name|MachineInstr
operator|*
name|First
argument_list|,
name|MachineInstr
operator|*
name|Second
argument_list|)
decl|const
name|LLVM_OVERRIDE
decl_stmt|;
name|virtual
name|void
name|getNoopForMachoTarget
argument_list|(
name|MCInst
operator|&
name|NopInst
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|bool
name|ReverseBranchCondition
argument_list|(
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|Cond
argument_list|)
decl|const
decl_stmt|;
comment|/// isSafeToMoveRegClassDefs - Return true if it's safe to move a machine
comment|/// instruction that defines the specified register class.
name|bool
name|isSafeToMoveRegClassDefs
argument_list|(
specifier|const
name|TargetRegisterClass
operator|*
name|RC
argument_list|)
decl|const
decl_stmt|;
specifier|static
name|bool
name|isX86_64ExtendedReg
parameter_list|(
specifier|const
name|MachineOperand
modifier|&
name|MO
parameter_list|)
block|{
if|if
condition|(
operator|!
name|MO
operator|.
name|isReg
argument_list|()
condition|)
return|return
name|false
return|;
return|return
name|X86II
operator|::
name|isX86_64ExtendedReg
argument_list|(
name|MO
operator|.
name|getReg
argument_list|()
argument_list|)
return|;
block|}
comment|/// getGlobalBaseReg - Return a virtual register initialized with the
comment|/// the global base register value. Output instructions required to
comment|/// initialize the register in the function entry block, if necessary.
comment|///
name|unsigned
name|getGlobalBaseReg
argument_list|(
name|MachineFunction
operator|*
name|MF
argument_list|)
decl|const
decl_stmt|;
name|std
operator|::
name|pair
operator|<
name|uint16_t
operator|,
name|uint16_t
operator|>
name|getExecutionDomain
argument_list|(
argument|const MachineInstr *MI
argument_list|)
specifier|const
expr_stmt|;
name|void
name|setExecutionDomain
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
name|Domain
argument_list|)
decl|const
decl_stmt|;
name|unsigned
name|getPartialRegUpdateClearance
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
name|OpNum
argument_list|,
specifier|const
name|TargetRegisterInfo
operator|*
name|TRI
argument_list|)
decl|const
decl_stmt|;
name|unsigned
name|getUndefRegClearance
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
operator|&
name|OpNum
argument_list|,
specifier|const
name|TargetRegisterInfo
operator|*
name|TRI
argument_list|)
decl|const
decl_stmt|;
name|void
name|breakPartialRegDependency
argument_list|(
name|MachineBasicBlock
operator|::
name|iterator
name|MI
argument_list|,
name|unsigned
name|OpNum
argument_list|,
specifier|const
name|TargetRegisterInfo
operator|*
name|TRI
argument_list|)
decl|const
decl_stmt|;
name|MachineInstr
modifier|*
name|foldMemoryOperandImpl
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
name|OpNum
argument_list|,
specifier|const
name|SmallVectorImpl
operator|<
name|MachineOperand
operator|>
operator|&
name|MOs
argument_list|,
name|unsigned
name|Size
argument_list|,
name|unsigned
name|Alignment
argument_list|)
decl|const
decl_stmt|;
name|bool
name|isHighLatencyDef
argument_list|(
name|int
name|opc
argument_list|)
decl|const
decl_stmt|;
name|bool
name|hasHighOperandLatency
argument_list|(
specifier|const
name|InstrItineraryData
operator|*
name|ItinData
argument_list|,
specifier|const
name|MachineRegisterInfo
operator|*
name|MRI
argument_list|,
specifier|const
name|MachineInstr
operator|*
name|DefMI
argument_list|,
name|unsigned
name|DefIdx
argument_list|,
specifier|const
name|MachineInstr
operator|*
name|UseMI
argument_list|,
name|unsigned
name|UseIdx
argument_list|)
decl|const
decl_stmt|;
comment|/// analyzeCompare - For a comparison instruction, return the source registers
comment|/// in SrcReg and SrcReg2 if having two register operands, and the value it
comment|/// compares against in CmpValue. Return true if the comparison instruction
comment|/// can be analyzed.
name|virtual
name|bool
name|analyzeCompare
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
operator|&
name|SrcReg
argument_list|,
name|unsigned
operator|&
name|SrcReg2
argument_list|,
name|int
operator|&
name|CmpMask
argument_list|,
name|int
operator|&
name|CmpValue
argument_list|)
decl|const
decl_stmt|;
comment|/// optimizeCompareInstr - Check if there exists an earlier instruction that
comment|/// operates on the same source operands and sets flags in the same way as
comment|/// Compare; remove Compare if possible.
name|virtual
name|bool
name|optimizeCompareInstr
argument_list|(
name|MachineInstr
operator|*
name|CmpInstr
argument_list|,
name|unsigned
name|SrcReg
argument_list|,
name|unsigned
name|SrcReg2
argument_list|,
name|int
name|CmpMask
argument_list|,
name|int
name|CmpValue
argument_list|,
specifier|const
name|MachineRegisterInfo
operator|*
name|MRI
argument_list|)
decl|const
decl_stmt|;
comment|/// optimizeLoadInstr - Try to remove the load by folding it to a register
comment|/// operand at the use. We fold the load instructions if and only if the
comment|/// def and use are in the same BB. We only look at one load and see
comment|/// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register
comment|/// defined by the load we are trying to fold. DefMI returns the machine
comment|/// instruction that defines FoldAsLoadDefReg, and the function returns
comment|/// the machine instruction generated due to folding.
name|virtual
name|MachineInstr
modifier|*
name|optimizeLoadInstr
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
specifier|const
name|MachineRegisterInfo
operator|*
name|MRI
argument_list|,
name|unsigned
operator|&
name|FoldAsLoadDefReg
argument_list|,
name|MachineInstr
operator|*
operator|&
name|DefMI
argument_list|)
decl|const
decl_stmt|;
name|private
label|:
name|MachineInstr
modifier|*
name|convertToThreeAddressWithLEA
argument_list|(
name|unsigned
name|MIOpc
argument_list|,
name|MachineFunction
operator|::
name|iterator
operator|&
name|MFI
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
operator|&
name|MBBI
argument_list|,
name|LiveVariables
operator|*
name|LV
argument_list|)
decl|const
decl_stmt|;
comment|/// isFrameOperand - Return true and the FrameIndex if the specified
comment|/// operand and follow operands form a reference to the stack frame.
name|bool
name|isFrameOperand
argument_list|(
specifier|const
name|MachineInstr
operator|*
name|MI
argument_list|,
name|unsigned
name|int
name|Op
argument_list|,
name|int
operator|&
name|FrameIndex
argument_list|)
decl|const
decl_stmt|;
block|}
end_decl_stmt

begin_empty_stmt
empty_stmt|;
end_empty_stmt

begin_comment
unit|}
comment|// End llvm namespace
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

