// Seed: 3993934486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_9, id_10, id_11, id_13;
  assign id_12[1] = id_12;
  assign id_11 = id_3;
  assign id_1[1] = id_11;
  assign id_12 = id_11;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_6,
      id_4,
      id_14,
      id_8,
      id_14,
      id_14,
      id_4,
      id_14,
      id_14,
      id_14,
      id_4
  );
  wire id_15;
endmodule
