<root><simulation><result_generated_time />2023-05-17 20:15:04<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 131072, 'I': 50176, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 4), ('OX', 2)], [('K', 64), ('OY', 14), ('C', 8)], []]<I />[[('OX', 7), ('C', 4), ('OX', 2), ('K', 64)], [('OY', 14), ('C', 8)], []]<O />[[('OX', 7), ('C', 4)], [('OX', 2), ('K', 64), ('OY', 14), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 14, 14, 1], 'I': [8.0, 64.0, 1.0, 1.0], 'O': [8.0, 4, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 1048576, 1048576], 'I': [448, 401408, 401408], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.06, 0.12, 0.0], 'I': [0.88, 0.05, 0.0], 'O': [0.11, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.27, 0.0], 'I': [0.88, 0.27, 0.0], 'O': [0.11, 0.27, 0.0]}<effective_mem_size_bit />{'W': [32, 131072, 1048576], 'I': [448, 50176, 401408], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 1835008], [1835008, 131072], [131072, 0]]<I />[[3211264, 50176], [50176, 50176], [50176, 0]]<O />[[(3110912, 3211264), (802816, 702464)], [(702464, 802816), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(3110912, 3211264), (802816, 702464)], [(702464, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 229376], [114688, 8192], [512, 0]]<I />[[401408, 6272], [3136, 3136], [196, 0]]<O />[[(388864, 401408), (100352, 87808)], [(43904, 50176), (6272, 0)], [(0, 392), (0, 0)]]<O_partial />[([388864, 401408], [100352, 87808]), ([43904, 50176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6272, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56166617.8<mem_energy_breakdown><W />[237.8, 3208.8, 681.9]<I />[137.2, 155.4, 261.0]<O />[342.7, 2486.1, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9725<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9725<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />412752<latency_cycle_without_data_loading />401408<ideal_computing_cycle />401408<data_loading><load_cycle_total />11344<load_cycle_individual />{'W': [16, 8192, 0], 'I': [28, 3136, 0]}<load_cycle_combined />{'W': 8192, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-401407], [-401352, -286680], [-401408, -401408]], 'I': [[-401407], [-5439, -3108], [-401408, -401408]], 'O': [[-401408], [-387072, -344064], [-395136, -401016]]}<mem_stall_cycle_shared />{'W': [[-401407], [-401352, 0], [0, 0]], 'I': [[-401407], [-5439, 0], [0, 0]], 'O': [[-401408], [-387072, -344064], [-395136, -401016]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 1048576, 1048576], 'I': [448, 401408, 401408], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [2048, 1048576, 1048576], 'I': [3584, 401408, 401408], 'O': [448, 802816, 802816]}<loop_cycles_each_level />{'W': [56, 401408, 401408], 'I': [3584, 401408, 401408], 'O': [28, 401408, 401408]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [64, 1, 1], 'O': [4, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [36.6, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.1], [1.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 2.0], [16.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 2.6], [2.6, 2.6]], 'I': [[8.0, 8.0], [64.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 8.0], [64.0, 16.0], [16.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [36.6, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [64.0, 1.0], [1.0, 0]], 'O': [[8.0, 2.0], [16.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [118.6, 19.6], [3.6, 2.0]], 'I': [[8.0, 8.0], [118.6, 19.6], [3.6, 2.0]], 'O': [[8.0, 2.0], [118.6, 19.6], [3.6, 2.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 401408], [56, 56, 7168], [401408, 401408, 1]], 'I': [[1, 1, 401408], [56, 3584, 112], [401408, 401408, 1]], 'O': [[1, 1, 401408], [28, 28, 14336], [401408, 401408, 1]]}<trans_time_real />{'W': [[0, 1, 401408], [[0, 56, 7168], [16, 56, 7168]], [[8192, 401408, 1], [512, 401408, 1]]], 'I': [[0, 1, 401408], [[7, 3584, 112], [28, 3584, 112]], [[3136, 401408, 1], [196, 401408, 1]]], 'O': [[0, 1, 401408], [[1, 28, 14336], [4, 28, 14336]], [[6272, 401408, 1], [392, 401408, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -40], [-393216, -400896]], 'I': [[-1], [-49, -28], [-398272, -401212]], 'O': [[-1], [-27, -24], [-395136, -401016]]}<single_stall_count />{'W': [401407, 7167, 0], 'I': [401407, 111, 0], 'O': [401408, 14336, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [114672, 0], 'I': [3108, 0], 'O': [57344, 6272]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-226284, -401408], [-344064, -395136]], 1: [[-401408, -401408], [-395136, -401408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>