--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml juntar.twx juntar.ncd -o juntar.twr juntar.pcf -ucf
BasysRevEGeneralYo.ucf

Design file:              juntar.ncd
Physical constraint file: juntar.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
btn_bajar       |    3.347(R)|    0.842(R)|clk_BUFGP         |   0.000|
btn_subir       |    2.592(R)|    1.266(R)|clk_BUFGP         |   0.000|
encoder1        |   -0.155(R)|    1.306(R)|clk_BUFGP         |   0.000|
encoder2        |    3.078(R)|    0.723(R)|clk_BUFGP         |   0.000|
on_off_switch_in|    4.700(R)|    0.321(R)|clk_BUFGP         |   0.000|
sw_sentido      |    1.438(R)|    1.098(R)|clk_BUFGP         |   0.000|
sw_velocidad<0> |    7.066(R)|   -1.405(R)|clk_BUFGP         |   0.000|
sw_velocidad<1> |    7.806(R)|   -1.941(R)|clk_BUFGP         |   0.000|
sw_velocidad<2> |    7.245(R)|   -0.455(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodo<0>    |    9.139(R)|clk_BUFGP         |   0.000|
anodo<1>    |    8.546(R)|clk_BUFGP         |   0.000|
anodo<2>    |    8.269(R)|clk_BUFGP         |   0.000|
led_salida  |    7.287(R)|clk_BUFGP         |   0.000|
led_sentido |    6.020(R)|clk_BUFGP         |   0.000|
motor1      |    8.344(R)|clk_BUFGP         |   0.000|
motor2      |    7.960(R)|clk_BUFGP         |   0.000|
segmento<0> |   18.474(R)|clk_BUFGP         |   0.000|
segmento<1> |   18.159(R)|clk_BUFGP         |   0.000|
segmento<2> |   18.399(R)|clk_BUFGP         |   0.000|
segmento<3> |   18.191(R)|clk_BUFGP         |   0.000|
segmento<4> |   17.602(R)|clk_BUFGP         |   0.000|
segmento<5> |   19.490(R)|clk_BUFGP         |   0.000|
segmento<6> |   20.283(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.099|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn_reset      |anodo<0>       |    7.966|
btn_reset      |anodo<1>       |    7.348|
btn_reset      |anodo<2>       |    8.006|
sw_velocidad<0>|segmento<0>    |   12.351|
sw_velocidad<0>|segmento<1>    |   12.611|
sw_velocidad<0>|segmento<2>    |   13.069|
sw_velocidad<0>|segmento<3>    |   12.269|
sw_velocidad<0>|segmento<4>    |   12.272|
sw_velocidad<0>|segmento<5>    |   14.160|
sw_velocidad<0>|segmento<6>    |   14.953|
sw_velocidad<1>|segmento<0>    |   12.806|
sw_velocidad<1>|segmento<1>    |   12.763|
sw_velocidad<1>|segmento<2>    |   13.175|
sw_velocidad<1>|segmento<3>    |   12.795|
sw_velocidad<1>|segmento<4>    |   12.378|
sw_velocidad<1>|segmento<5>    |   14.266|
sw_velocidad<1>|segmento<6>    |   15.059|
sw_velocidad<2>|segmento<0>    |   12.494|
sw_velocidad<2>|segmento<1>    |   12.754|
sw_velocidad<2>|segmento<2>    |   13.212|
sw_velocidad<2>|segmento<3>    |   12.374|
sw_velocidad<2>|segmento<4>    |   12.415|
sw_velocidad<2>|segmento<5>    |   14.303|
sw_velocidad<2>|segmento<6>    |   15.096|
---------------+---------------+---------+


Analysis completed Fri Sep 13 19:31:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



