/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire [21:0] _17_;
  wire [16:0] _18_;
  wire [4:0] _19_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_84z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_9z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[64] ? in_data[40] : in_data[43];
  assign celloutsig_0_26z = celloutsig_0_0z ? _00_ : celloutsig_0_22z;
  assign celloutsig_0_28z = celloutsig_0_19z ? celloutsig_0_11z : celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_9z ? celloutsig_0_22z : celloutsig_0_0z;
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[36] : celloutsig_0_0z;
  assign celloutsig_0_47z = celloutsig_0_0z ? _05_ : celloutsig_0_16z;
  assign celloutsig_0_22z = in_data[10] ? celloutsig_0_0z : in_data[58];
  assign celloutsig_0_58z = celloutsig_0_0z ? celloutsig_0_47z : celloutsig_0_23z;
  assign celloutsig_0_61z = _01_ ? celloutsig_0_22z : celloutsig_0_29z;
  assign celloutsig_0_6z = celloutsig_0_4z ? in_data[72] : celloutsig_0_0z;
  assign celloutsig_0_84z = celloutsig_0_61z ? celloutsig_0_26z : celloutsig_0_28z;
  assign celloutsig_0_87z = celloutsig_0_0z ? celloutsig_0_84z : celloutsig_0_17z;
  assign celloutsig_0_88z = celloutsig_0_58z ? celloutsig_0_17z : celloutsig_0_19z;
  assign celloutsig_1_1z = in_data[110] ? in_data[130] : in_data[111];
  assign celloutsig_1_2z = _08_ ? in_data[180] : _07_;
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_6z : in_data[93];
  assign celloutsig_1_4z = celloutsig_1_2z ? _09_ : celloutsig_1_1z;
  assign celloutsig_1_6z = in_data[180] ? celloutsig_1_2z : _11_;
  assign celloutsig_1_7z = in_data[125] ? celloutsig_1_6z : celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_2z ? _13_ : _12_;
  assign celloutsig_1_12z = celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_8z;
  assign celloutsig_1_18z = celloutsig_1_12z ? _16_ : celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_18z ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_0_11z = celloutsig_0_0z ? in_data[65] : celloutsig_0_22z;
  assign celloutsig_0_14z = _01_ ? celloutsig_0_0z : celloutsig_0_22z;
  assign celloutsig_0_16z = celloutsig_0_0z ? celloutsig_0_9z : celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_4z ? in_data[26] : celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_14z;
  assign celloutsig_0_20z = celloutsig_0_19z ? celloutsig_0_0z : celloutsig_0_19z;
  assign celloutsig_0_21z = celloutsig_0_0z ? celloutsig_0_20z : celloutsig_0_0z;
  assign celloutsig_0_23z = celloutsig_0_21z ? in_data[68] : celloutsig_0_0z;
  reg [21:0] _51_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _51_ <= 22'h000000;
    else _51_ <= in_data[141:120];
  assign { _14_, _17_[20:18], _10_, _17_[16:15], _11_, _17_[13:9], _07_, _08_, _17_[6:3], _13_, _17_[1:0] } = _51_;
  reg [16:0] _52_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _52_ <= 17'h00000;
    else _52_ <= in_data[115:99];
  assign { _18_[16:13], _12_, _18_[11], _09_, _18_[9:7], _16_, _15_, _18_[4:0] } = _52_;
  reg [4:0] _53_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _53_ <= 5'h00;
    else _53_ <= { in_data[31:30], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z };
  assign { _02_, _19_[3], _00_, _05_, _03_ } = _53_;
  reg [2:0] _54_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _54_ <= 3'h0;
    else _54_ <= { _19_[3], _00_, _05_ };
  assign { _01_, _06_, _04_ } = _54_;
  assign { _17_[21], _17_[17], _17_[14], _17_[8:7], _17_[2] } = { _14_, _10_, _11_, _07_, _08_, _13_ };
  assign { _18_[12], _18_[10], _18_[6:5] } = { _12_, _09_, _16_, _15_ };
  assign { _19_[4], _19_[2:0] } = { _02_, _00_, _05_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
