# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pmodoled2.srcs/sources_1/ip/charLib/charLib_sim_netlist.v" \
"../../../../pmodoled2.srcs/sources_1/imports/PmodOLED_Source/Delay.v" \
"../../../../pmodoled2.srcs/sources_1/imports/PmodOLED_Source/OledInit.v" \
"../../../../pmodoled2.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v" \
"../../../../pmodoled2.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v" \

sv xil_defaultlib  \
"../../../../pmodoled2.srcs/sources_1/imports/PmodOLED_Source/OledEX.sv" \
"../../../../pmodoled2.srcs/sources_1/new/clkgen.sv" \
"../../../../pmodoled2.srcs/sources_1/new/bootstrap.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
