{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712861325211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712861325211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 00:18:45 2024 " "Processing started: Fri Apr 12 00:18:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712861325211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861325211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861325211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712861325957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712861325957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_jtag/synthesis/uart_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_jtag/synthesis/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag " "Found entity 1: uart_jtag" {  } { { "uart_jtag/synthesis/uart_jtag.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861336685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_jtag/synthesis/submodules/uart_jtag_ju.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_jtag/synthesis/submodules/uart_jtag_ju.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_ju_sim_scfifo_w " "Found entity 1: uart_jtag_ju_sim_scfifo_w" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336688 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_ju_scfifo_w " "Found entity 2: uart_jtag_ju_scfifo_w" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336688 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_ju_sim_scfifo_r " "Found entity 3: uart_jtag_ju_sim_scfifo_r" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336688 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_ju_scfifo_r " "Found entity 4: uart_jtag_ju_scfifo_r" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336688 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag_ju " "Found entity 5: uart_jtag_ju" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861336688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edl_merged_code.v 1 1 " "Found 1 design units, including 1 entities, in source file edl_merged_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDL_merged_code " "Found entity 1: EDL_merged_code" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861336691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861336691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dac_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_dac_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_dac_control-behavioral " "Found design unit 1: adc_dac_control-behavioral" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861337369 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_dac_control " "Found entity 1: adc_dac_control" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861337369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861337369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jtag_uart_waitrequest EDL_merged_code.v(314) " "Verilog HDL Implicit Net warning at EDL_merged_code.v(314): created implicit net for \"jtag_uart_waitrequest\"" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EDL_merged_code " "Elaborating entity \"EDL_merged_code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712861337413 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HIGH EDL_merged_code.v(7) " "Output port \"HIGH\" at EDL_merged_code.v(7) has no driver" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712861337413 "|EDL_merged_code"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LOW EDL_merged_code.v(8) " "Output port \"LOW\" at EDL_merged_code.v(8) has no driver" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712861337413 "|EDL_merged_code"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:uart_jtag1 " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:uart_jtag1\"" {  } { { "EDL_merged_code.v" "uart_jtag1" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju uart_jtag:uart_jtag1\|uart_jtag_ju:ju " "Elaborating entity \"uart_jtag_ju\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\"" {  } { { "uart_jtag/synthesis/uart_jtag.v" "ju" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju_scfifo_w uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w " "Elaborating entity \"uart_jtag_ju_scfifo_w\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "the_uart_jtag_ju_scfifo_w" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "wfifo" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861337830 ""}  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712861337830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861337908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861337908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861337929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861337929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861337935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861337935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861337935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861338013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861338013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861338090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861338090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861338171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861338171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju_scfifo_r uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r " "Elaborating entity \"uart_jtag_ju_scfifo_r\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "the_uart_jtag_ju_scfifo_r" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "uart_jtag_ju_alt_jtag_atlantic" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861338641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861338641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861338641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861338641 ""}  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712861338641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861338973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_dac_control adc_dac_control:adc_dac_control0 " "Elaborating entity \"adc_dac_control\" for hierarchy \"adc_dac_control:adc_dac_control0\"" {  } { { "EDL_merged_code.v" "adc_dac_control0" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861339017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTRL_ADC ADC_DAC_control.vhd(49) " "Verilog HDL or VHDL warning at ADC_DAC_control.vhd(49): object \"CTRL_ADC\" assigned a value but never read" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712861339018 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sq_wave_time_count_DAC ADC_DAC_control.vhd(53) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(53): used explicit default value for signal \"sq_wave_time_count_DAC\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1712861339018 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CH0_completed ADC_DAC_control.vhd(61) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(61): used explicit default value for signal \"CH0_completed\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1712861339018 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CH1_completed ADC_DAC_control.vhd(62) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(62): used explicit default value for signal \"CH1_completed\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1712861339019 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712861339344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.12.00:19:03 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl " "2024.04.12.00:19:03 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861343654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861346072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861346168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861349256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861349338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861349465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861349582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861349589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861349589 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712861350278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd79991ad/alt_sld_fab.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861350497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861350577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861350612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861350680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350782 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861350782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861350858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861350858 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\] " "Synthesized away node \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/altsyncram_nio1.tdf" 220 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 306 0 0 } } { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 434 0 0 } } { "uart_jtag/synthesis/uart_jtag.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 30 0 0 } } { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712861352057 "|EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712861352057 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712861352057 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "adc_dac_control:adc_dac_control0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"adc_dac_control:adc_dac_control0\|Mod0\"" {  } { { "ADC_DAC_control.vhd" "Mod0" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712861353086 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712861353086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_dac_control:adc_dac_control0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"adc_dac_control:adc_dac_control0\|lpm_divide:Mod0\"" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861353157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_dac_control:adc_dac_control0\|lpm_divide:Mod0 " "Instantiated megafunction \"adc_dac_control:adc_dac_control0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861353157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861353157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861353157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861353157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712861353157 ""}  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/ADC_DAC_control.vhd" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712861353157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861353210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861353210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861353241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861353241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861353351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861353351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861353643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861353643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861353708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861353708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712861353724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861353724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712861354250 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1712861354352 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712861354352 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712861354392 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712861354392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HIGH GND " "Pin \"HIGH\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|HIGH"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOW GND " "Pin \"LOW\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|LOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_DAC GND " "Pin \"reset_DAC\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|reset_DAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_ADC GND " "Pin \"reset_ADC\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|reset_ADC"} { "Warning" "WMLS_MLS_STUCK_PIN" "controlmain_reset GND " "Pin \"controlmain_reset\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|controlmain_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "controlmain_readwrite VCC " "Pin \"controlmain_readwrite\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|controlmain_readwrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control1 GND " "Pin \"Control1\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control2 GND " "Pin \"Control2\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control3 GND " "Pin \"Control3\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control4 VCC " "Pin \"Control4\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control5 GND " "Pin \"Control5\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control6 GND " "Pin \"Control6\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control7 VCC " "Pin \"Control7\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control7"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control8 VCC " "Pin \"Control8\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control8"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control9A VCC " "Pin \"Control9A\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control9A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control9B GND " "Pin \"Control9B\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control9B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control10A VCC " "Pin \"Control10A\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control10A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control10B GND " "Pin \"Control10B\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control10B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Vt1A VCC " "Pin \"Control_Vt1A\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Vt1A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Vt1B GND " "Pin \"Control_Vt1B\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Vt1B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Vt2A VCC " "Pin \"Control_Vt2A\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Vt2A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Vt2B GND " "Pin \"Control_Vt2B\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Vt2B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Vt3A GND " "Pin \"Control_Vt3A\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Vt3A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Vt3B VCC " "Pin \"Control_Vt3B\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Vt3B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Hz1A GND " "Pin \"Control_Hz1A\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Hz1A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Hz1B VCC " "Pin \"Control_Hz1B\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Hz1B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Hz2A VCC " "Pin \"Control_Hz2A\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Hz2A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Hz2B GND " "Pin \"Control_Hz2B\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Hz2B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Hz3A GND " "Pin \"Control_Hz3A\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Hz3A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Control_Hz3B VCC " "Pin \"Control_Hz3B\" is stuck at VCC" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712861357221 "|EDL_merged_code|Control_Hz3B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712861357221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861357371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712861358498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712861359433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712861359433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_read " "No output dependent on input pin \"in_read\"" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712861359637 "|EDL_merged_code|in_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_display_select " "No output dependent on input pin \"ch_display_select\"" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_FSM/EDL_merged_code/EDL_merged_code.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712861359637 "|EDL_merged_code|ch_display_select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712861359637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2405 " "Implemented 2405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712861359637 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712861359637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2336 " "Implemented 2336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712861359637 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712861359637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712861359637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712861359654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 00:19:19 2024 " "Processing ended: Fri Apr 12 00:19:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712861359654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712861359654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712861359654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712861359654 ""}
