# Advanced Logic Design – Lab 5

This repository contains SystemVerilog implementations and testbenches for Lab 5 of the *Advanced Logic Design* course at the Hebrew University.

## 🧪 Contents

- `dff_sync.sv`: Synchronous D Flip-Flop.
- `pulse_gen.sv`: Pulse Generator.
- `sync_bridge.sv`: Synchronization Bridge.
- `sync_bridge_tb.sv`: Testbench for the Synchronization Bridge.
- Additional files related to simulation and lab documentation.

## 📚 Files

- `lab5_answers.pdf`: Answers and explanations for the lab.
- Other `.sv` files: RTL and testbench logic.

## 🛠️ Tools

- Language: SystemVerilog
- Simulator: ModelSim / QuestaSim

## 📄 License

This project is licensed under the [MIT License](LICENSE).
