

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1'
================================================================
* Date:           Mon Nov 28 16:40:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.063 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       37|       38|  0.740 us|  0.760 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       37|       37|         3|          1|          1|    36|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     156|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|     192|      96|    -|
|Multiplexer      |        -|     -|       -|     161|    -|
|Register         |        -|     -|     211|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     403|     413|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                     Module                                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |control_delayline_Array_6_U  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1_control_delayline_Array_6  |        0|  64|  32|    0|     2|   32|     1|           64|
    |delayline_Array_4_U          |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1_delayline_Array_4          |        0|  64|  32|    0|     2|   45|     1|           90|
    |delayline_Array_3_U          |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1_delayline_Array_4          |        0|  64|  32|    0|     2|   45|     1|           90|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                               |        0| 192|  96|    0|     6|  122|     3|          244|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_303_p2                       |         +|   0|  0|  12|           5|           1|
    |t_fu_217_p2                               |         +|   0|  0|  13|           6|           1|
    |and_ln297_fu_487_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2          |       and|   0|  0|   2|           1|           1|
    |ap_condition_200                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_211                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_84                           |       and|   0|  0|   2|           1|           1|
    |fifo_has_next_sample_nbreadreq_fu_110_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln231_fu_327_p2                      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln256_fu_309_p2                      |      icmp|   0|  0|   9|           5|           2|
    |ap_block_pp0_stage0_01001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op77_write_state4            |        or|   0|  0|   2|           1|           1|
    |select_ln68_7_fu_401_p3                   |    select|   0|  0|  21|           1|          22|
    |select_ln68_8_fu_409_p3                   |    select|   0|  0|   2|           1|           1|
    |select_ln68_fu_393_p3                     |    select|   0|  0|  21|           1|          22|
    |select_ln79_7_fu_429_p3                   |    select|   0|  0|  21|           1|          22|
    |select_ln79_8_fu_437_p3                   |    select|   0|  0|   2|           1|           1|
    |select_ln79_fu_421_p3                     |    select|   0|  0|  21|           1|          22|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |xor_ln251_fu_287_p2                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 156|          40|         113|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                   |  14|          3|    1|          3|
    |ap_done                                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                     |   9|          2|    1|          2|
    |ap_phi_mux_t17_phi_fu_150_p6                                                |  14|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_160                      |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_171                      |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_206  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_195  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_182            |  14|          3|    1|          3|
    |real_start                                                                  |   9|          2|    1|          2|
    |t17_reg_146                                                                 |   9|          2|    6|         12|
    |temp1_blk_n                                                                 |   9|          2|    1|          2|
    |temp_blk_n                                                                  |   9|          2|    1|          2|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       | 161|         35|  108|        312|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln297_reg_576                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_160                      |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_171                      |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_206  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_195  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_182            |   1|   0|    1|          0|
    |control_bits_V_6                                                            |   1|   0|    1|          0|
    |control_count_V_6                                                           |   1|   0|    1|          0|
    |delay_line_stall_6                                                          |   1|   0|    1|          0|
    |delay_line_stall_6_load_reg_525                                             |   1|   0|    1|          0|
    |delay_line_stall_6_load_reg_525_pp0_iter1_reg                               |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_516                                                |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_516_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |icmp_ln231_reg_552                                                          |   1|   0|    1|          0|
    |icmp_ln231_reg_552_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |lshr_ln130_s_reg_571                                                        |  22|   0|   22|          0|
    |pf_count_V_4                                                                |   1|   0|    1|          0|
    |sample_in_read_count_V_6                                                    |   5|   0|    5|          0|
    |select_ln79_7_reg_561                                                       |  22|   0|   22|          0|
    |select_ln79_reg_556                                                         |  22|   0|   22|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |t17_reg_146                                                                 |   6|   0|    6|          0|
    |t_reg_520                                                                   |   6|   0|    6|          0|
    |trunc_ln130_reg_566                                                         |  22|   0|   22|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 211|   0|  211|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1|  return value|
|temp_dout     |   in|  128|     ap_fifo|                                                          temp|       pointer|
|temp_empty_n  |   in|    1|     ap_fifo|                                                          temp|       pointer|
|temp_read     |  out|    1|     ap_fifo|                                                          temp|       pointer|
|temp1_din     |  out|  128|     ap_fifo|                                                         temp1|       pointer|
|temp1_full_n  |   in|    1|     ap_fifo|                                                         temp1|       pointer|
|temp1_write   |  out|    1|     ap_fifo|                                                         temp1|       pointer|
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp1, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln231 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void"   --->   Operation 9 'phi' 't17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp1, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %temp, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%t = add i6 %t17, i6 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_6_load = load i1 %delay_line_stall_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_6_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln281 = br i1 %delay_line_stall_6_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%temp_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %temp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'temp_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %temp_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_s' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_8' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_9' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%control_count_V_6_load = load i1 %control_count_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 27 'load' 'control_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln241 = store i1 %control_count_V_6_load, i1 %control_bits_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 28 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pf_count_V_4_load = load i1 %pf_count_V_4"   --->   Operation 29 'load' 'pf_count_V_4_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %pf_count_V_4_load, void, void %.critedge254" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:243]   --->   Operation 30 'br' 'br_ln243' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln870 = store i1 1, i1 %pf_count_V_4"   --->   Operation 31 'store' 'store_ln870' <Predicate = (fifo_has_next_sample & !pf_count_V_4_load)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln250 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:250]   --->   Operation 32 'br' 'br_ln250' <Predicate = (fifo_has_next_sample & !pf_count_V_4_load)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln244 = store i1 0, i1 %pf_count_V_4" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:244]   --->   Operation 33 'store' 'store_ln244' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.28ns)   --->   "%xor_ln251 = xor i1 %control_count_V_6_load, i1 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:251]   --->   Operation 34 'xor' 'xor_ln251' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln252 = store i1 %xor_ln251, i1 %control_count_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 35 'store' 'store_ln252' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln255 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:255]   --->   Operation 36 'br' 'br_ln255' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_6_load = load i5 %sample_in_read_count_V_6"   --->   Operation 37 'load' 'sample_in_read_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln870 = add i5 %sample_in_read_count_V_6_load, i5 1"   --->   Operation 38 'add' 'add_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "%icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_6_load, i5 31" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 39 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln870 = store i5 %add_ln870, i5 %sample_in_read_count_V_6"   --->   Operation 40 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 41 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln281 = br void %.critedge255._crit_edge5" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 42 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln310 = br void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 43 'br' 'br_ln310' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln231 = icmp_eq  i6 %t17, i6 35" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 44 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 45 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 46 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%arrayidx_0_01_load_0_i365 = phi i22 %trunc_ln145_8, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'phi' 'arrayidx_0_01_load_0_i365' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%arrayidx_0_11_load_0_i364 = phi i22 %trunc_ln145_9, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'phi' 'arrayidx_0_11_load_0_i364' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge255.thread, i1 0, void %.critedge255"   --->   Operation 49 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i22 %trunc_ln145, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i22 %trunc_ln145_s, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %temp_tagged_mux_chain_input_valid_0, i22 %arrayidx_0_11_load_0_i364, i22 %arrayidx_0_01_load_0_i365"   --->   Operation 52 'bitconcatenate' 'p_s' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.71ns)   --->   "%p_1 = memshiftread i45 @_ssdm_op_MemShiftRead.[2 x i45]P0A, i45 1, i45 %p_s, i1 1"   --->   Operation 53 'memshiftread' 'p_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 45> <Depth = 2> <ShiftMem>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i45 %p_1"   --->   Operation 54 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_1, i32 22, i32 43"   --->   Operation 55 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_1, i32 44"   --->   Operation 56 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%control_bits_V_6_load = load i1 %control_bits_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 57 'load' 'control_bits_V_6_load' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i1 %control_bits_V_6_load" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 58 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.71ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x i32]P0A, i32 1, i32 %zext_ln66, i1 1"   --->   Operation 59 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_3 : Operation 60 [1/1] (0.34ns)   --->   "%select_ln68 = select i1 %control_bits_V_6_load, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 60 'select' 'select_ln68' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.34ns)   --->   "%select_ln68_7 = select i1 %control_bits_V_6_load, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 61 'select' 'select_ln68_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.17ns)   --->   "%select_ln68_8 = select i1 %control_bits_V_6_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 62 'select' 'select_ln68_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 63 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.34ns)   --->   "%select_ln79 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 64 'select' 'select_ln79' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.34ns)   --->   "%select_ln79_7 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 65 'select' 'select_ln79_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%select_ln79_8 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 66 'select' 'select_ln79_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %select_ln68_8, i22 %select_ln68_7, i22 %select_ln68"   --->   Operation 67 'bitconcatenate' 'p_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.71ns)   --->   "%p_3 = memshiftread i45 @_ssdm_op_MemShiftRead.[2 x i45]P0A, i45 1, i45 %p_2, i1 1"   --->   Operation 68 'memshiftread' 'p_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 45> <Depth = 2> <ShiftMem>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i45 %p_3"   --->   Operation 69 'trunc' 'trunc_ln130' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln130_s = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_3, i32 22, i32 43"   --->   Operation 70 'partselect' 'lshr_ln130_s' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_3, i32 44"   --->   Operation 71 'bitselect' 'valid_flag' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln297 = and i1 %select_ln79_8, i1 %valid_flag" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 72 'and' 'and_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297, void %.critedge257, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 73 'br' 'br_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i22 %lshr_ln130_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %select_ln79_7, i10 0, i22 %select_ln79, i32 %zext_ln174, i10 0, i22 %trunc_ln130" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln174_9 = zext i118 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'zext' 'zext_ln174_9' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %temp1, i128 %zext_ln174_9" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'write' 'write_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge257" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 78 'br' 'br_ln309' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 79 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ temp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ control_bits_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pf_count_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
br_ln231                                      (br               ) [ 01111]
do_init                                       (phi              ) [ 00111]
t17                                           (phi              ) [ 00111]
br_ln0                                        (br               ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
br_ln231                                      (br               ) [ 00000]
empty                                         (speclooptripcount) [ 00000]
specpipeline_ln0                              (specpipeline     ) [ 00000]
specloopname_ln0                              (specloopname     ) [ 00000]
fifo_has_next_sample                          (nbreadreq        ) [ 00111]
t                                             (add              ) [ 01111]
br_ln237                                      (br               ) [ 00000]
delay_line_stall_6_load                       (load             ) [ 00111]
br_ln281                                      (br               ) [ 00111]
temp_read                                     (read             ) [ 00000]
trunc_ln145                                   (trunc            ) [ 00111]
trunc_ln145_s                                 (partselect       ) [ 00111]
trunc_ln145_8                                 (partselect       ) [ 00111]
trunc_ln145_9                                 (partselect       ) [ 00111]
control_count_V_6_load                        (load             ) [ 00000]
store_ln241                                   (store            ) [ 00000]
pf_count_V_4_load                             (load             ) [ 00111]
br_ln243                                      (br               ) [ 00000]
store_ln870                                   (store            ) [ 00000]
br_ln250                                      (br               ) [ 00000]
store_ln244                                   (store            ) [ 00000]
xor_ln251                                     (xor              ) [ 00000]
store_ln252                                   (store            ) [ 00000]
br_ln255                                      (br               ) [ 00000]
sample_in_read_count_V_6_load                 (load             ) [ 00000]
add_ln870                                     (add              ) [ 00000]
icmp_ln256                                    (icmp             ) [ 00000]
store_ln870                                   (store            ) [ 00000]
store_ln258                                   (store            ) [ 00000]
br_ln281                                      (br               ) [ 00111]
br_ln310                                      (br               ) [ 00000]
icmp_ln231                                    (icmp             ) [ 00111]
br_ln231                                      (br               ) [ 01111]
br_ln316                                      (br               ) [ 01111]
arrayidx_0_01_load_0_i365                     (phi              ) [ 00110]
arrayidx_0_11_load_0_i364                     (phi              ) [ 00110]
temp_tagged_mux_chain_input_valid_0           (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_real_V_0 (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_imag_V_0 (phi              ) [ 00110]
p_s                                           (bitconcatenate   ) [ 00000]
p_1                                           (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_1 (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_1 (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_1           (bitselect        ) [ 00000]
control_bits_V_6_load                         (load             ) [ 00000]
zext_ln66                                     (zext             ) [ 00000]
DataOut                                       (memshiftread     ) [ 00000]
select_ln68                                   (select           ) [ 00000]
select_ln68_7                                 (select           ) [ 00000]
select_ln68_8                                 (select           ) [ 00000]
trunc_ln79                                    (trunc            ) [ 00000]
select_ln79                                   (select           ) [ 00101]
select_ln79_7                                 (select           ) [ 00101]
select_ln79_8                                 (select           ) [ 00000]
p_2                                           (bitconcatenate   ) [ 00000]
p_3                                           (memshiftread     ) [ 00000]
trunc_ln130                                   (trunc            ) [ 00101]
lshr_ln130_s                                  (partselect       ) [ 00101]
valid_flag                                    (bitselect        ) [ 00000]
and_ln297                                     (and              ) [ 00101]
br_ln297                                      (br               ) [ 00000]
zext_ln174                                    (zext             ) [ 00000]
tmp                                           (bitconcatenate   ) [ 00000]
zext_ln174_9                                  (zext             ) [ 00000]
write_ln174                                   (write            ) [ 00000]
br_ln309                                      (br               ) [ 00000]
return_ln316                                  (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pf_count_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sample_in_read_count_V_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delay_line_stall_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="control_delayline_Array_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delayline_Array_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x i45]P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x i32]P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="fifo_has_next_sample_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="fifo_has_next_sample/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="temp_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="118" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="do_init_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="do_init_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="1" slack="0"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="t17_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t17 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="t17_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t17/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="arrayidx_0_01_load_0_i365_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="22" slack="1"/>
<pin id="162" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_01_load_0_i365 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="arrayidx_0_01_load_0_i365_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="22" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_01_load_0_i365/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="arrayidx_0_11_load_0_i364_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="22" slack="1"/>
<pin id="173" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_11_load_0_i364 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="arrayidx_0_11_load_0_i364_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="22" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_11_load_0_i364/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="temp_tagged_mux_chain_input_valid_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_valid_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="temp_tagged_mux_chain_input_valid_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_valid_0/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="temp_tagged_mux_chain_input_sample_M_real_V_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="1"/>
<pin id="197" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="22" slack="1"/>
<pin id="208" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="t_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="delay_line_stall_6_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_stall_6_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln145_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="0"/>
<pin id="229" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln145_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="22" slack="0"/>
<pin id="233" dir="0" index="1" bw="128" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="7" slack="0"/>
<pin id="236" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln145_8_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="22" slack="0"/>
<pin id="243" dir="0" index="1" bw="128" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="8" slack="0"/>
<pin id="246" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_8/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln145_9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="8" slack="0"/>
<pin id="256" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_9/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="control_count_V_6_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_count_V_6_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln241_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="pf_count_V_4_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pf_count_V_4_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln870_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln244_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xor_ln251_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln252_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sample_in_read_count_V_6_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_in_read_count_V_6_load/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln870_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln256_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln870_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln258_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln231_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="45" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="22" slack="0"/>
<pin id="337" dir="0" index="3" bw="22" slack="0"/>
<pin id="338" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="45" slack="0"/>
<pin id="345" dir="0" index="1" bw="45" slack="0"/>
<pin id="346" dir="0" index="2" bw="45" slack="0"/>
<pin id="347" dir="0" index="3" bw="1" slack="0"/>
<pin id="348" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="45" slack="0"/>
<pin id="355" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="22" slack="0"/>
<pin id="359" dir="0" index="1" bw="45" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="temp_tagged_mux_chain_input_valid_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="45" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="control_bits_V_6_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_bits_V_6_load/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln66_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="DataOut_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="0" index="3" bw="1" slack="0"/>
<pin id="388" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln68_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="22" slack="0"/>
<pin id="396" dir="0" index="2" bw="22" slack="0"/>
<pin id="397" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln68_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="22" slack="0"/>
<pin id="404" dir="0" index="2" bw="22" slack="0"/>
<pin id="405" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_7/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln68_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_8/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln79_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln79_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="22" slack="0"/>
<pin id="424" dir="0" index="2" bw="22" slack="0"/>
<pin id="425" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln79_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="22" slack="0"/>
<pin id="432" dir="0" index="2" bw="22" slack="0"/>
<pin id="433" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_7/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln79_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_8/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="45" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="22" slack="0"/>
<pin id="449" dir="0" index="3" bw="22" slack="0"/>
<pin id="450" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="45" slack="0"/>
<pin id="457" dir="0" index="1" bw="45" slack="0"/>
<pin id="458" dir="0" index="2" bw="45" slack="0"/>
<pin id="459" dir="0" index="3" bw="1" slack="0"/>
<pin id="460" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln130_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="45" slack="0"/>
<pin id="467" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="lshr_ln130_s_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="22" slack="0"/>
<pin id="471" dir="0" index="1" bw="45" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln130_s/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="valid_flag_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="45" slack="0"/>
<pin id="482" dir="0" index="2" bw="7" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="valid_flag/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln297_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln174_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="22" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="118" slack="0"/>
<pin id="498" dir="0" index="1" bw="22" slack="1"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="0" index="3" bw="22" slack="1"/>
<pin id="501" dir="0" index="4" bw="22" slack="0"/>
<pin id="502" dir="0" index="5" bw="1" slack="0"/>
<pin id="503" dir="0" index="6" bw="22" slack="1"/>
<pin id="504" dir="1" index="7" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln174_9_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="118" slack="0"/>
<pin id="511" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_9/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="return_ln316_fu_514">
<pin_list>
<pin id="515" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln316/4 "/>
</bind>
</comp>

<comp id="516" class="1005" name="fifo_has_next_sample_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_has_next_sample "/>
</bind>
</comp>

<comp id="520" class="1005" name="t_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="525" class="1005" name="delay_line_stall_6_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delay_line_stall_6_load "/>
</bind>
</comp>

<comp id="529" class="1005" name="trunc_ln145_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="22" slack="1"/>
<pin id="531" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="534" class="1005" name="trunc_ln145_s_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="22" slack="1"/>
<pin id="536" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="539" class="1005" name="trunc_ln145_8_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="22" slack="1"/>
<pin id="541" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_8 "/>
</bind>
</comp>

<comp id="544" class="1005" name="trunc_ln145_9_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="22" slack="1"/>
<pin id="546" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_9 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln231_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="556" class="1005" name="select_ln79_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="22" slack="1"/>
<pin id="558" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="561" class="1005" name="select_ln79_7_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="22" slack="1"/>
<pin id="563" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_7 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln130_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="22" slack="1"/>
<pin id="568" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="571" class="1005" name="lshr_ln130_s_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="22" slack="1"/>
<pin id="573" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln130_s "/>
</bind>
</comp>

<comp id="576" class="1005" name="and_ln297_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln297 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="108" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="182" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="150" pin="6"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="118" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="118" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="118" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="261" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="4" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="299" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="303" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="309" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="150" pin="6"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="82" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="187" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="175" pin="4"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="164" pin="4"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="84" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="86" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="333" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="343" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="343" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="90" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="92" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="94" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="343" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="96" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="6" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="98" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="28" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="375" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="353" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="199" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="375" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="357" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="210" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="375" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="367" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="187" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="383" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="353" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="199" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="417" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="357" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="210" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="417" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="367" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="187" pin="4"/><net_sink comp="437" pin=2"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="409" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="401" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="393" pin="3"/><net_sink comp="445" pin=3"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="102" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="445" pin="4"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="468"><net_src comp="455" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="455" pin="4"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="455" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="437" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="479" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="505"><net_src comp="104" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="493" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="508"><net_src comp="106" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="512"><net_src comp="496" pin="7"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="519"><net_src comp="110" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="217" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="528"><net_src comp="223" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="227" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="537"><net_src comp="231" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="542"><net_src comp="241" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="547"><net_src comp="251" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="555"><net_src comp="327" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="421" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="496" pin=3"/></net>

<net id="564"><net_src comp="429" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="569"><net_src comp="465" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="496" pin=6"/></net>

<net id="574"><net_src comp="469" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="579"><net_src comp="487" pin="2"/><net_sink comp="576" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {}
	Port: temp1 | {4 }
	Port: control_count_V_6 | {2 }
	Port: control_bits_V_6 | {2 }
	Port: pf_count_V_4 | {2 }
	Port: sample_in_read_count_V_6 | {2 }
	Port: delay_line_stall_6 | {2 }
	Port: delayline_Array_4 | {3 }
	Port: control_delayline_Array_6 | {3 }
	Port: delayline_Array_3 | {3 }
 - Input state : 
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : temp | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : control_count_V_6 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : control_bits_V_6 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : pf_count_V_4 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : sample_in_read_count_V_6 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : delay_line_stall_6 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : delayline_Array_4 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : control_delayline_Array_6 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.1 : delayline_Array_3 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		t : 1
		br_ln281 : 1
		store_ln241 : 1
		br_ln243 : 1
		xor_ln251 : 1
		store_ln252 : 1
		add_ln870 : 1
		icmp_ln256 : 1
		store_ln870 : 2
		store_ln258 : 2
		icmp_ln231 : 1
		br_ln231 : 2
	State 3
		p_s : 1
		p_1 : 2
		temp_tagged_mux_chain_input_sample_M_real_V_1 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_1 : 3
		temp_tagged_mux_chain_input_valid_1 : 3
		zext_ln66 : 1
		DataOut : 2
		select_ln68 : 4
		select_ln68_7 : 4
		select_ln68_8 : 4
		trunc_ln79 : 3
		select_ln79 : 4
		select_ln79_7 : 4
		select_ln79_8 : 4
		p_2 : 5
		p_3 : 6
		trunc_ln130 : 7
		lshr_ln130_s : 7
		valid_flag : 7
		and_ln297 : 8
		br_ln297 : 8
	State 4
		tmp : 1
		zext_ln174_9 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|          |                  select_ln68_fu_393                  |    0    |    21   |
|          |                 select_ln68_7_fu_401                 |    0    |    21   |
|  select  |                 select_ln68_8_fu_409                 |    0    |    2    |
|          |                  select_ln79_fu_421                  |    0    |    21   |
|          |                 select_ln79_7_fu_429                 |    0    |    21   |
|          |                 select_ln79_8_fu_437                 |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|    add   |                       t_fu_217                       |    0    |    13   |
|          |                   add_ln870_fu_303                   |    0    |    12   |
|----------|------------------------------------------------------|---------|---------|
|   icmp   |                   icmp_ln256_fu_309                  |    0    |    9    |
|          |                   icmp_ln231_fu_327                  |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|
|    xor   |                   xor_ln251_fu_287                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|    and   |                   and_ln297_fu_487                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
| nbreadreq|         fifo_has_next_sample_nbreadreq_fu_110        |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   read   |                 temp_read_read_fu_118                |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |               write_ln174_write_fu_124               |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                  trunc_ln145_fu_227                  |    0    |    0    |
|   trunc  | temp_tagged_mux_chain_input_sample_M_real_V_1_fu_353 |    0    |    0    |
|          |                   trunc_ln79_fu_417                  |    0    |    0    |
|          |                  trunc_ln130_fu_465                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                 trunc_ln145_s_fu_231                 |    0    |    0    |
|          |                 trunc_ln145_8_fu_241                 |    0    |    0    |
|partselect|                 trunc_ln145_9_fu_251                 |    0    |    0    |
|          | temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_357 |    0    |    0    |
|          |                  lshr_ln130_s_fu_469                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_s_fu_333                      |    0    |    0    |
|bitconcatenate|                      p_2_fu_445                      |    0    |    0    |
|          |                      tmp_fu_496                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_1_fu_343                      |    0    |    0    |
|memshiftread|                    DataOut_fu_383                    |    0    |    0    |
|          |                      p_3_fu_455                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
| bitselect|      temp_tagged_mux_chain_input_valid_1_fu_367      |    0    |    0    |
|          |                   valid_flag_fu_479                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                   zext_ln66_fu_379                   |    0    |    0    |
|   zext   |                   zext_ln174_fu_493                  |    0    |    0    |
|          |                  zext_ln174_9_fu_509                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|  return  |                  return_ln316_fu_514                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    0    |   136   |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------+--------+
|                                                     |   FF   |
+-----------------------------------------------------+--------+
|                  and_ln297_reg_576                  |    1   |
|          arrayidx_0_01_load_0_i365_reg_160          |   22   |
|          arrayidx_0_11_load_0_i364_reg_171          |   22   |
|           delay_line_stall_6_load_reg_525           |    1   |
|                   do_init_reg_131                   |    1   |
|             fifo_has_next_sample_reg_516            |    1   |
|                  icmp_ln231_reg_552                 |    1   |
|                 lshr_ln130_s_reg_571                |   22   |
|                select_ln79_7_reg_561                |   22   |
|                 select_ln79_reg_556                 |   22   |
|                     t17_reg_146                     |    6   |
|                      t_reg_520                      |    6   |
|temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_206|   22   |
|temp_tagged_mux_chain_input_sample_M_real_V_0_reg_195|   22   |
|     temp_tagged_mux_chain_input_valid_0_reg_182     |    1   |
|                 trunc_ln130_reg_566                 |   22   |
|                trunc_ln145_8_reg_539                |   22   |
|                trunc_ln145_9_reg_544                |   22   |
|                 trunc_ln145_reg_529                 |   22   |
|                trunc_ln145_s_reg_534                |   22   |
+-----------------------------------------------------+--------+
|                        Total                        |   282  |
+-----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------|------|------|------|--------||---------|
| temp_tagged_mux_chain_input_valid_0_reg_182 |  p0  |   2  |   1  |    2   |
|---------------------------------------------|------|------|------|--------||---------|
|                    Total                    |      |      |      |    2   ||  0.427  |
|---------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   282  |   136  |
+-----------+--------+--------+--------+
