<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:55.700+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_27_2'): Unable to schedule 'load' operation ('input_0_load_1', vitis_test/nnet/core.cpp:25) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:48.050+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_for.end111_proc' to 'Block_for_end111_proc'." projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:47.946+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1052: variable-indexed range selection may cause suboptimal QoR." projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:46.740+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-273] In function 'flatten_0(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (vitis_test/nnet/core.cpp:74:0)" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:46.191+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file vitis_test/nnet/core.cpp&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:38.455+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (vitis_test/nnet/core.cpp:156:9)&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:36.825+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (vitis_test/nnet/core.cpp:183:21)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:36.818+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (vitis_test/nnet/core.cpp:182:21)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:36.807+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (vitis_test/nnet/core.cpp:179:21)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:36.800+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (vitis_test/nnet/core.cpp:178:21)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:36:36.796+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3992.426 ; gain = 1530.379 ; free physical = 368 ; free virtual = 8362" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:41:32.178+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2526.547 ; gain = 392.453 ; free physical = 818 ; free virtual = 8643&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3470.566; parent = 2494.535; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.586 ; gain = 842.492 ; free physical = 340 ; free virtual = 8166&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2323.992; parent = 2120.231; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.621; parent = 2976.590; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.586 ; gain = 842.492 ; free physical = 340 ; free virtual = 8166&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.133; parent = 2120.372; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.621; parent = 2976.590; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2995.617 ; gain = 861.523 ; free physical = 332 ; free virtual = 8158&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.688; parent = 2120.927; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3971.652; parent = 2995.621; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.906; parent = 2121.146; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.906; parent = 2121.146; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.922; parent = 2121.161; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.016; parent = 2121.255; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.016; parent = 2121.255; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.016; parent = 2121.255; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.047; parent = 2121.286; children = 203.794&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.555 ; gain = 790.555 ; free physical = 366 ; free virtual = 8193&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.562 ; gain = 867.461 ; free physical = 366 ; free virtual = 8193" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:40:56.156+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Sat Aug 31 19:38:01 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Sat Aug 31 19:38:01 2024] Launched synth_1...&#xA;Run output will be captured here: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Sat Aug 31 19:38:01 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:40:26.147+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-08-31 19:38:01 +08&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:38:01.067+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:37:34.626+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-08-31T19:37:34.195+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
