digraph test {
    "Input,5,iADDER_FLAG" [style=filled, color=yellow];
    "Input,1,iADDER_VALID" [style=filled, color=yellow];
    "Input,1,iCTRL_HOLD" [style=filled, color=yellow];
    "Input,5,iLOGIC_FLAG" [style=filled, color=yellow];
    "Input,1,iLOGIC_VALID" [style=filled, color=yellow];
    "Input,5,iMUL_FLAG" [style=filled, color=yellow];
    "Input,1,iMUL_VALID" [style=filled, color=yellow];
    "Input,5,iPFLAGR" [style=filled, color=yellow];
    "Input,1,iPFLAGR_VALID" [style=filled, color=yellow];
    "Input,1,iPREV_BUSY" [style=filled, color=yellow];
    "Input,1,iPREV_FLAG_WRITE" [style=filled, color=yellow];
    "Input,1,iPREV_INST_VALID" [style=filled, color=yellow];
    "Input,1,iRESET_SYNC" [style=filled, color=yellow];
    "Input,5,iSHIFT_FLAG" [style=filled, color=yellow];
    "Input,1,iSHIFT_VALID" [style=filled, color=yellow];
    "Input,1,inRESET" [style=filled, color=yellow];
    "Output,5,oFLAG" [style=filled, color=green];
    "Wire,5,_00_" [style=filled, color=orange];
    "Wire,1,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,5,_04_" [style=filled, color=orange];
    "Wire,5,_05_" [style=filled, color=orange];
    "Wire,5,_06_" [style=filled, color=orange];
    "Wire,5,_07_" [style=filled, color=orange];
    "Wire,5,_08_" [style=filled, color=orange];
    "Wire,5,_09_" [style=filled, color=orange];
    "Wire,5,_10_" [style=filled, color=orange];
    "Wire,5,_11_" [style=filled, color=orange];
    "Wire,5,_12_" [style=filled, color=orange];
    "Reg,5,b_sysreg_flags" [style=filled, color=orange];
    "And,Null,And_1" [style=filled, color=pink];
    "LNot,Null,LNot_1" [style=filled, color=pink];
    "LNot,Null,LNot_2" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Const,5,Constant_5'H0" [style=filled, color=grey];
    "Cond,Null,Cond_8" [style=filled, color=pink];
    "Cond,Null,Cond_9" [style=filled, color=pink];
    "Cond,Null,Cond_10" [style=filled, color=pink];
    "Input,5,iADDER_FLAG" -> "Cond,Null,Cond_1" [label="2"];
    "Input,1,iADDER_VALID" -> "Cond,Null,Cond_1" [label="1"];
    "Input,1,iCTRL_HOLD" -> "Cond,Null,Cond_5" [label="1"];
    "Input,5,iLOGIC_FLAG" -> "Cond,Null,Cond_9" [label="2"];
    "Input,1,iLOGIC_VALID" -> "Cond,Null,Cond_9" [label="1"];
    "Input,5,iMUL_FLAG" -> "Cond,Null,Cond_10" [label="2"];
    "Input,1,iMUL_VALID" -> "Cond,Null,Cond_10" [label="1"];
    "Input,5,iPFLAGR" -> "Cond,Null,Cond_6" [label="2"];
    "Input,1,iPFLAGR_VALID" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,iPREV_BUSY" -> "LNot,Null,LNot_1" [label="1"];
    "Input,1,iPREV_FLAG_WRITE" -> "Cond,Null,Cond_3" [label="1"];
    "Input,1,iPREV_INST_VALID" -> "And,Null,And_1" [label="2"];
    "Input,1,iRESET_SYNC" -> "Cond,Null,Cond_7" [label="1"];
    "Input,5,iSHIFT_FLAG" -> "Cond,Null,Cond_2" [label="2"];
    "Input,1,iSHIFT_VALID" -> "Cond,Null,Cond_2" [label="1"];
    "Input,1,inRESET" -> "LNot,Null,LNot_2" [label="1"];
    "Wire,5,_00_" -> "Reg,5,b_sysreg_flags" [label="1"];
    "Wire,1,_01_" -> "Cond,Null,Cond_4" [label="1"];
    "Wire,1,_02_" -> "And,Null,And_1" [label="1"];
    "Wire,1,_03_" -> "Cond,Null,Cond_8" [label="1"];
    "Wire,5,_04_" -> "Cond,Null,Cond_2" [label="3"];
    "Wire,5,_05_" -> "Cond,Null,Cond_3" [label="2"];
    "Wire,5,_06_" -> "Cond,Null,Cond_4" [label="2"];
    "Wire,5,_07_" -> "Cond,Null,Cond_5" [label="3"];
    "Wire,5,_08_" -> "Cond,Null,Cond_6" [label="3"];
    "Wire,5,_09_" -> "Cond,Null,Cond_7" [label="3"];
    "Wire,5,_10_" -> "Cond,Null,Cond_8" [label="3"];
    "Wire,5,_11_" -> "Cond,Null,Cond_10" [label="3"];
    "Wire,5,_12_" -> "Cond,Null,Cond_1" [label="3"];
    "Reg,5,b_sysreg_flags" -> "Cond,Null,Cond_3" [label="3"];
    "Reg,5,b_sysreg_flags" -> "Cond,Null,Cond_4" [label="3"];
    "Reg,5,b_sysreg_flags" -> "Cond,Null,Cond_5" [label="2"];
    "Reg,5,b_sysreg_flags" -> "Cond,Null,Cond_9" [label="3"];
    "Reg,5,b_sysreg_flags" -> "Output,5,oFLAG" [label="1"];
    "And,Null,And_1" -> "Wire,1,_01_" [label="1"];
    "LNot,Null,LNot_1" -> "Wire,1,_02_" [label="1"];
    "LNot,Null,LNot_2" -> "Wire,1,_03_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,5,_04_" [label="1"];
    "Cond,Null,Cond_2" -> "Wire,5,_05_" [label="1"];
    "Cond,Null,Cond_3" -> "Wire,5,_06_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,5,_07_" [label="1"];
    "Cond,Null,Cond_5" -> "Wire,5,_08_" [label="1"];
    "Cond,Null,Cond_6" -> "Wire,5,_09_" [label="1"];
    "Cond,Null,Cond_7" -> "Wire,5,_10_" [label="1"];
    "Const,5,Constant_5'H0" -> "Cond,Null,Cond_7" [label="2"];
    "Const,5,Constant_5'H0" -> "Cond,Null,Cond_8" [label="2"];
    "Cond,Null,Cond_8" -> "Wire,5,_00_" [label="1"];
    "Cond,Null,Cond_9" -> "Wire,5,_11_" [label="1"];
    "Cond,Null,Cond_10" -> "Wire,5,_12_" [label="1"];
}
