/*
 * Copyright (c) 2023, Texas Instruments Incorporated - http://www.ti.com
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ============ ti_msp_dl_config.h =============
 *  Configured MSPM0 DriverLib module declarations
 *
 *  DO NOT EDIT - This file is generated for the MSPM0G350X
 *  by the SysConfig tool.
 */
#ifndef ti_msp_dl_config_h
#define ti_msp_dl_config_h

#define CONFIG_MSPM0G350X
#define CONFIG_MSPM0G3507

#if defined(__ti_version__) || defined(__TI_COMPILER_VERSION__)
#define SYSCONFIG_WEAK __attribute__((weak))
#elif defined(__IAR_SYSTEMS_ICC__)
#define SYSCONFIG_WEAK __weak
#elif defined(__GNUC__)
#define SYSCONFIG_WEAK __attribute__((weak))
#endif

#include <ti/devices/msp/msp.h>
#include <ti/driverlib/driverlib.h>
#include <ti/driverlib/m0p/dl_core.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 *  ======== SYSCFG_DL_init ========
 *  Perform all required MSP DL initialization
 *
 *  This function should be called once at a point before any use of
 *  MSP DL.
 */


/* clang-format off */

#define POWER_STARTUP_DELAY                                                (16)



#define CPUCLK_FREQ                                                     80000000
/* Defines for SYSPLL_ERR_01 Workaround */
/* Represent 1.000 as 1000 */
#define FLOAT_TO_INT_SCALE                                               (1000U)
#define FCC_EXPECTED_RATIO                                                  2500
#define FCC_UPPER_BOUND                       (FCC_EXPECTED_RATIO * (1 + 0.003))
#define FCC_LOWER_BOUND                       (FCC_EXPECTED_RATIO * (1 - 0.003))

bool SYSCFG_DL_SYSCTL_SYSPLL_init(void);


/* Defines for CHASSIS_PWM */
#define CHASSIS_PWM_INST                                                   TIMA0
#define CHASSIS_PWM_INST_IRQHandler                             TIMA0_IRQHandler
#define CHASSIS_PWM_INST_INT_IRQN                               (TIMA0_INT_IRQn)
#define CHASSIS_PWM_INST_CLK_FREQ                                        4000000
/* GPIO defines for channel 0 */
#define GPIO_CHASSIS_PWM_C0_PORT                                           GPIOB
#define GPIO_CHASSIS_PWM_C0_PIN                                    DL_GPIO_PIN_8
#define GPIO_CHASSIS_PWM_C0_IOMUX                                (IOMUX_PINCM25)
#define GPIO_CHASSIS_PWM_C0_IOMUX_FUNC               IOMUX_PINCM25_PF_TIMA0_CCP0
#define GPIO_CHASSIS_PWM_C0_IDX                              DL_TIMER_CC_0_INDEX
/* GPIO defines for channel 1 */
#define GPIO_CHASSIS_PWM_C1_PORT                                           GPIOB
#define GPIO_CHASSIS_PWM_C1_PIN                                    DL_GPIO_PIN_9
#define GPIO_CHASSIS_PWM_C1_IOMUX                                (IOMUX_PINCM26)
#define GPIO_CHASSIS_PWM_C1_IOMUX_FUNC               IOMUX_PINCM26_PF_TIMA0_CCP1
#define GPIO_CHASSIS_PWM_C1_IDX                              DL_TIMER_CC_1_INDEX
/* GPIO defines for channel 2 */
#define GPIO_CHASSIS_PWM_C2_PORT                                           GPIOB
#define GPIO_CHASSIS_PWM_C2_PIN                                   DL_GPIO_PIN_12
#define GPIO_CHASSIS_PWM_C2_IOMUX                                (IOMUX_PINCM29)
#define GPIO_CHASSIS_PWM_C2_IOMUX_FUNC               IOMUX_PINCM29_PF_TIMA0_CCP2
#define GPIO_CHASSIS_PWM_C2_IDX                              DL_TIMER_CC_2_INDEX
/* GPIO defines for channel 3 */
#define GPIO_CHASSIS_PWM_C3_PORT                                           GPIOB
#define GPIO_CHASSIS_PWM_C3_PIN                                   DL_GPIO_PIN_13
#define GPIO_CHASSIS_PWM_C3_IOMUX                                (IOMUX_PINCM30)
#define GPIO_CHASSIS_PWM_C3_IOMUX_FUNC               IOMUX_PINCM30_PF_TIMA0_CCP3
#define GPIO_CHASSIS_PWM_C3_IDX                              DL_TIMER_CC_3_INDEX




/* Defines for LEFT_ENCODER_QEI */
#define LEFT_ENCODER_QEI_INST                                              TIMG8
#define LEFT_ENCODER_QEI_INST_IRQHandler                        TIMG8_IRQHandler
#define LEFT_ENCODER_QEI_INST_INT_IRQN                          (TIMG8_INT_IRQn)
/* Pin configuration defines for LEFT_ENCODER_QEI PHA Pin */
#define GPIO_LEFT_ENCODER_QEI_PHA_PORT                                     GPIOA
#define GPIO_LEFT_ENCODER_QEI_PHA_PIN                             DL_GPIO_PIN_29
#define GPIO_LEFT_ENCODER_QEI_PHA_IOMUX                           (IOMUX_PINCM4)
#define GPIO_LEFT_ENCODER_QEI_PHA_IOMUX_FUNC              IOMUX_PINCM4_PF_TIMG8_CCP0
/* Pin configuration defines for LEFT_ENCODER_QEI PHB Pin */
#define GPIO_LEFT_ENCODER_QEI_PHB_PORT                                     GPIOA
#define GPIO_LEFT_ENCODER_QEI_PHB_PIN                             DL_GPIO_PIN_30
#define GPIO_LEFT_ENCODER_QEI_PHB_IOMUX                           (IOMUX_PINCM5)
#define GPIO_LEFT_ENCODER_QEI_PHB_IOMUX_FUNC              IOMUX_PINCM5_PF_TIMG8_CCP1


/* Defines for TIMEBASE */
#define TIMEBASE_INST                                                   (TIMG12)
#define TIMEBASE_INST_IRQHandler                               TIMG12_IRQHandler
#define TIMEBASE_INST_INT_IRQN                                 (TIMG12_INT_IRQn)
#define TIMEBASE_INST_LOAD_VALUE                                   (4294967295U)




/* Defines for OLED_I2C */
#define OLED_I2C_INST                                                       I2C0
#define OLED_I2C_INST_IRQHandler                                 I2C0_IRQHandler
#define OLED_I2C_INST_INT_IRQN                                     I2C0_INT_IRQn
#define OLED_I2C_BUS_SPEED_HZ                                             400000
#define GPIO_OLED_I2C_SDA_PORT                                             GPIOA
#define GPIO_OLED_I2C_SDA_PIN                                      DL_GPIO_PIN_0
#define GPIO_OLED_I2C_IOMUX_SDA                                   (IOMUX_PINCM1)
#define GPIO_OLED_I2C_IOMUX_SDA_FUNC                    IOMUX_PINCM1_PF_I2C0_SDA
#define GPIO_OLED_I2C_SCL_PORT                                             GPIOA
#define GPIO_OLED_I2C_SCL_PIN                                      DL_GPIO_PIN_1
#define GPIO_OLED_I2C_IOMUX_SCL                                   (IOMUX_PINCM2)
#define GPIO_OLED_I2C_IOMUX_SCL_FUNC                    IOMUX_PINCM2_PF_I2C0_SCL


/* Defines for DEBUG_UART */
#define DEBUG_UART_INST                                                    UART0
#define DEBUG_UART_INST_FREQUENCY                                       40000000
#define DEBUG_UART_INST_IRQHandler                              UART0_IRQHandler
#define DEBUG_UART_INST_INT_IRQN                                  UART0_INT_IRQn
#define GPIO_DEBUG_UART_RX_PORT                                            GPIOA
#define GPIO_DEBUG_UART_TX_PORT                                            GPIOA
#define GPIO_DEBUG_UART_RX_PIN                                    DL_GPIO_PIN_11
#define GPIO_DEBUG_UART_TX_PIN                                    DL_GPIO_PIN_10
#define GPIO_DEBUG_UART_IOMUX_RX                                 (IOMUX_PINCM22)
#define GPIO_DEBUG_UART_IOMUX_TX                                 (IOMUX_PINCM21)
#define GPIO_DEBUG_UART_IOMUX_RX_FUNC                  IOMUX_PINCM22_PF_UART0_RX
#define GPIO_DEBUG_UART_IOMUX_TX_FUNC                  IOMUX_PINCM21_PF_UART0_TX
#define DEBUG_UART_BAUD_RATE                                            (230400)
#define DEBUG_UART_IBRD_40_MHZ_230400_BAUD                                  (10)
#define DEBUG_UART_FBRD_40_MHZ_230400_BAUD                                  (54)





/* Defines for REFLECTANCE_ADC */
#define REFLECTANCE_ADC_INST                                                ADC0
#define REFLECTANCE_ADC_INST_IRQHandler                          ADC0_IRQHandler
#define REFLECTANCE_ADC_INST_INT_IRQN                            (ADC0_INT_IRQn)
#define REFLECTANCE_ADC_ADCMEM_0                              DL_ADC12_MEM_IDX_0
#define REFLECTANCE_ADC_ADCMEM_0_REF             DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define REFLECTANCE_ADC_ADCMEM_0_REF_VOLTAGE_V                                     3.3
#define GPIO_REFLECTANCE_ADC_C1_PORT                                       GPIOA
#define GPIO_REFLECTANCE_ADC_C1_PIN                               DL_GPIO_PIN_26
#define GPIO_REFLECTANCE_ADC_IOMUX_C1                            (IOMUX_PINCM59)
#define GPIO_REFLECTANCE_ADC_IOMUX_C1_FUNC        (IOMUX_PINCM59_PF_UNCONNECTED)

/* Defines for SUPPLY_ADC */
#define SUPPLY_ADC_INST                                                     ADC1
#define SUPPLY_ADC_INST_IRQHandler                               ADC1_IRQHandler
#define SUPPLY_ADC_INST_INT_IRQN                                 (ADC1_INT_IRQn)
#define SUPPLY_ADC_ADCMEM_0                                   DL_ADC12_MEM_IDX_0
#define SUPPLY_ADC_ADCMEM_0_REF                  DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define SUPPLY_ADC_ADCMEM_0_REF_VOLTAGE_V                                     3.3
#define GPIO_SUPPLY_ADC_C4_PORT                                            GPIOB
#define GPIO_SUPPLY_ADC_C4_PIN                                    DL_GPIO_PIN_17
#define GPIO_SUPPLY_ADC_IOMUX_C4                                 (IOMUX_PINCM43)
#define GPIO_SUPPLY_ADC_IOMUX_C4_FUNC             (IOMUX_PINCM43_PF_UNCONNECTED)



/* Defines for DEBUG_UART_TX_DMA */
#define DEBUG_UART_TX_DMA_CHAN_ID                                            (3)
#define DEBUG_UART_INST_DMA_TRIGGER                          (DMA_UART0_TX_TRIG)


/* Port definition for Pin Group GPIO_LEDS */
#define GPIO_LEDS_PORT                                                   (GPIOB)

/* Defines for USER_LED_1: GPIOB.22 with pinCMx 50 on package pin 21 */
#define GPIO_LEDS_USER_LED_1_PIN                                (DL_GPIO_PIN_22)
#define GPIO_LEDS_USER_LED_1_IOMUX                               (IOMUX_PINCM50)
/* Port definition for Pin Group GPIO_RIGHT_ENCODER */
#define GPIO_RIGHT_ENCODER_PORT                                          (GPIOB)

/* Defines for RIGHT_ENCODER_E2A: GPIOB.6 with pinCMx 23 on package pin 58 */
// pins affected by this interrupt request:["RIGHT_ENCODER_E2A"]
#define GPIO_RIGHT_ENCODER_INT_IRQN                             (GPIOB_INT_IRQn)
#define GPIO_RIGHT_ENCODER_INT_IIDX             (DL_INTERRUPT_GROUP1_IIDX_GPIOB)
#define GPIO_RIGHT_ENCODER_RIGHT_ENCODER_E2A_IIDX            (DL_GPIO_IIDX_DIO6)
#define GPIO_RIGHT_ENCODER_RIGHT_ENCODER_E2A_PIN                 (DL_GPIO_PIN_6)
#define GPIO_RIGHT_ENCODER_RIGHT_ENCODER_E2A_IOMUX               (IOMUX_PINCM23)
/* Defines for RIGHT_ENCODER_E2B: GPIOB.7 with pinCMx 24 on package pin 59 */
#define GPIO_RIGHT_ENCODER_RIGHT_ENCODER_E2B_PIN                 (DL_GPIO_PIN_7)
#define GPIO_RIGHT_ENCODER_RIGHT_ENCODER_E2B_IOMUX               (IOMUX_PINCM24)
/* Port definition for Pin Group GPIO_REFLECTANCE_MUX */
#define GPIO_REFLECTANCE_MUX_PORT                                        (GPIOA)

/* Defines for REFLECTANCE_AD0: GPIOA.27 with pinCMx 60 on package pin 31 */
#define GPIO_REFLECTANCE_MUX_REFLECTANCE_AD0_PIN                (DL_GPIO_PIN_27)
#define GPIO_REFLECTANCE_MUX_REFLECTANCE_AD0_IOMUX               (IOMUX_PINCM60)
/* Defines for REFLECTANCE_AD1: GPIOA.24 with pinCMx 54 on package pin 25 */
#define GPIO_REFLECTANCE_MUX_REFLECTANCE_AD1_PIN                (DL_GPIO_PIN_24)
#define GPIO_REFLECTANCE_MUX_REFLECTANCE_AD1_IOMUX               (IOMUX_PINCM54)
/* Defines for REFLECTANCE_AD2: GPIOA.25 with pinCMx 55 on package pin 26 */
#define GPIO_REFLECTANCE_MUX_REFLECTANCE_AD2_PIN                (DL_GPIO_PIN_25)
#define GPIO_REFLECTANCE_MUX_REFLECTANCE_AD2_IOMUX               (IOMUX_PINCM55)


/* clang-format on */

void SYSCFG_DL_init(void);
void SYSCFG_DL_initPower(void);
void SYSCFG_DL_GPIO_init(void);
void SYSCFG_DL_SYSCTL_init(void);
void SYSCFG_DL_SYSCTL_CLK_init(void);

bool SYSCFG_DL_SYSCTL_SYSPLL_init(void);
void SYSCFG_DL_CHASSIS_PWM_init(void);
void SYSCFG_DL_LEFT_ENCODER_QEI_init(void);
void SYSCFG_DL_TIMEBASE_init(void);
void SYSCFG_DL_OLED_I2C_init(void);
void SYSCFG_DL_DEBUG_UART_init(void);
void SYSCFG_DL_REFLECTANCE_ADC_init(void);
void SYSCFG_DL_SUPPLY_ADC_init(void);
void SYSCFG_DL_DMA_init(void);


bool SYSCFG_DL_saveConfiguration(void);
bool SYSCFG_DL_restoreConfiguration(void);

#ifdef __cplusplus
}
#endif

#endif /* ti_msp_dl_config_h */
