Analysis & Synthesis report for RISCV_Pipeline
Thu Sep  4 13:38:06 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4
 16. Parameter Settings for Inferred Entity Instance: decode:u_decode|altshift_taps:pc4D_reg_rtl_0
 17. altshift_taps Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "hazard_unit:u_hazard_unit"
 19. Port Connectivity Checks: "memory:u_memory"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep  4 13:38:06 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; RISCV_Pipeline                                  ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,018                                           ;
;     Total combinational functions  ; 2,005                                           ;
;     Dedicated logic registers      ; 1,349                                           ;
; Total registers                    ; 1349                                            ;
; Total pins                         ; 163                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 90                                              ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; top                ; RISCV_Pipeline     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processors 6-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; top.v                            ; yes             ; User Verilog HDL File        ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v                          ;         ;
; memory.v                         ; yes             ; User Verilog HDL File        ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/memory.v                       ;         ;
; hazard_unit.v                    ; yes             ; User Verilog HDL File        ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/hazard_unit.v                  ;         ;
; fetch.v                          ; yes             ; User Verilog HDL File        ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/fetch.v                        ;         ;
; execute.v                        ; yes             ; User Verilog HDL File        ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/execute.v                      ;         ;
; decode.v                         ; yes             ; User Verilog HDL File        ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v                       ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_akm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/shift_taps_akm.tdf          ;         ;
; db/altsyncram_p861.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/altsyncram_p861.tdf         ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/add_sub_24e.tdf             ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cntr_6pf.tdf                ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cmpr_ogc.tdf                ;         ;
; db/cntr_p8h.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cntr_p8h.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,018     ;
;                                             ;           ;
; Total combinational functions               ; 2005      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1468      ;
;     -- 3 input functions                    ; 322       ;
;     -- <=2 input functions                  ; 215       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1880      ;
;     -- arithmetic mode                      ; 125       ;
;                                             ;           ;
; Total registers                             ; 1349      ;
;     -- Dedicated logic registers            ; 1349      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 163       ;
; Total memory bits                           ; 90        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1379      ;
; Total fan-out                               ; 12775     ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 2005 (32)           ; 1349 (0)                  ; 90          ; 0            ; 0       ; 0         ; 163  ; 0            ; |top                                                                                                        ; top             ; work         ;
;    |decode:u_decode|                      ; 1519 (1510)         ; 1139 (1133)               ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:u_decode                                                                                        ; decode          ; work         ;
;       |altshift_taps:pc4D_reg_rtl_0|      ; 9 (0)               ; 6 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:u_decode|altshift_taps:pc4D_reg_rtl_0                                                           ; altshift_taps   ; work         ;
;          |shift_taps_akm:auto_generated|  ; 9 (2)               ; 6 (3)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated                             ; shift_taps_akm  ; work         ;
;             |altsyncram_p861:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4 ; altsyncram_p861 ; work         ;
;             |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf        ; work         ;
;             |cntr_p8h:cntr5|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h        ; work         ;
;    |execute:u_execute|                    ; 280 (280)           ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|execute:u_execute                                                                                      ; execute         ; work         ;
;    |fetch:u_fetch|                        ; 154 (154)           ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fetch:u_fetch                                                                                          ; fetch           ; work         ;
;    |hazard_unit:u_hazard_unit|            ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|hazard_unit:u_hazard_unit                                                                              ; hazard_unit     ; work         ;
;    |memory:u_memory|                      ; 0 (0)               ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:u_memory                                                                                        ; memory          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90   ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; memory:u_memory|data_readM_r[0]        ; Stuck at GND due to stuck port data_in      ;
; decode:u_decode|brunD_reg              ; Stuck at GND due to stuck port data_in      ;
; fetch:u_fetch|pcF_reg[0]               ; Merged with fetch:u_fetch|pc4F_reg[0]       ;
; fetch:u_fetch|pc4F_reg[1]              ; Merged with fetch:u_fetch|pcF_reg[1]        ;
; decode:u_decode|pcD_reg[1]             ; Merged with decode:u_decode|pc4D_reg[1]     ;
; decode:u_decode|pcD_reg[0]             ; Merged with decode:u_decode|pc4D_reg[0]     ;
; decode:u_decode|wbselD_reg[1]          ; Merged with decode:u_decode|jumpD_reg       ;
; decode:u_decode|reg_file[0][31]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][30]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][29]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][28]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][27]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][26]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][25]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][24]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][23]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][22]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][21]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][20]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][19]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][18]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][17]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][16]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][15]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][14]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][13]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][12]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][11]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][10]        ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][9]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][8]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][7]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][6]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][5]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][4]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][3]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][2]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][1]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|reg_file[0][0]         ; Stuck at GND due to stuck port clock_enable ;
; decode:u_decode|imm_exD_reg[20..29]    ; Merged with decode:u_decode|imm_exD_reg[30] ;
; Total Number of Removed Registers = 49 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; memory:u_memory|data_readM_r[0] ; Stuck at GND              ; decode:u_decode|reg_file[0][0]         ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1349  ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1345  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 995   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; 30      ;
; Total number of inverted registers = 1                                           ;         ;
+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+-----------------------------------+--------------------------------+------------+
; Register Name                     ; Megafunction                   ; Type       ;
+-----------------------------------+--------------------------------+------------+
; memory:u_memory|pc4M_r[2..31]     ; decode:u_decode|pc4D_reg_rtl_0 ; SHIFT_TAPS ;
; execute:u_execute|pc4E_reg[2..31] ; decode:u_decode|pc4D_reg_rtl_0 ; SHIFT_TAPS ;
; decode:u_decode|pc4D_reg[2..31]   ; decode:u_decode|pc4D_reg_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------+--------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|decode:u_decode|imm_exD_reg[9]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|decode:u_decode|imm_exD_reg[14]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|decode:u_decode|imm_exD_reg[23]  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|decode:u_decode|imm_exD_reg[29]  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |top|decode:u_decode|rd2D_reg[27]     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |top|decode:u_decode|rd1D_reg[4]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|decode:u_decode|imm_exD_reg[1]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|execute:u_execute|cmpA[12]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|resultW[29]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|execute:u_execute|src_B_inter[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decode:u_decode|altshift_taps:pc4D_reg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decode:u_decode|altshift_taps:pc4D_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                     ;
; WIDTH          ; 30             ; Untyped                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_akm ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                       ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; decode:u_decode|altshift_taps:pc4D_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                            ;
;     -- TAP_DISTANCE        ; 3                                            ;
;     -- WIDTH               ; 30                                           ;
+----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hazard_unit:u_hazard_unit"                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rs1D ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rs1D[4..1]" will be connected to GND. ;
; rs2D ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rs2D[4..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:u_memory"                                                                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data_readW ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_readW[31..1]" have no fanouts ;
; dmem_we    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; dmem_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; dmem_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 163                         ;
; cycloneiii_ff         ; 1349                        ;
;     CLR               ; 279                         ;
;     CLR SCLR          ; 71                          ;
;     ENA CLR           ; 995                         ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 2006                        ;
;     arith             ; 125                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 93                          ;
;     normal            ; 1881                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 229                         ;
;         4 data inputs ; 1468                        ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Sep  4 13:37:58 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_Pipeline -c RISCV_Pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file writeback.v
    Info (12023): Found entity 1: writeback File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/writeback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: hazard_unit File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/hazard_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: decode File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.v(137): created implicit net for "data_readW" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 137
Warning (10236): Verilog HDL Implicit Net warning at top.v(161): created implicit net for "rs1D" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 161
Warning (10236): Verilog HDL Implicit Net warning at top.v(162): created implicit net for "rs2D" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at decode.v(197): created implicit net for "aluselE" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v Line: 197
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:u_fetch" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 55
Info (12128): Elaborating entity "decode" for hierarchy "decode:u_decode" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at decode.v(197): object "aluselE" assigned a value but never read File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v Line: 197
Warning (10240): Verilog HDL Always Construct warning at decode.v(110): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v Line: 110
Warning (10230): Verilog HDL assignment warning at decode.v(197): truncated value with size 3 to match size of target (1) File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v Line: 197
Warning (10034): Output port "ALUselE" at decode.v(13) has no driver File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v Line: 13
Info (12128): Elaborating entity "execute" for hierarchy "execute:u_execute" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 120
Info (12128): Elaborating entity "memory" for hierarchy "memory:u_memory" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 145
Info (12128): Elaborating entity "hazard_unit" for hierarchy "hazard_unit:u_hazard_unit" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 177
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "decode:u_decode|pc4D_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 30
Info (12130): Elaborated megafunction instantiation "decode:u_decode|altshift_taps:pc4D_reg_rtl_0"
Info (12133): Instantiated megafunction "decode:u_decode|altshift_taps:pc4D_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf
    Info (12023): Found entity 1: shift_taps_akm File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/shift_taps_akm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf
    Info (12023): Found entity 1: altsyncram_p861 File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/altsyncram_p861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cntr_p8h.tdf Line: 26
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/shift_taps_akm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "data_readM[0]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[1]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[2]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[3]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[4]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[5]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[6]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[7]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[8]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[9]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[10]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[11]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[12]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[13]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[14]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[15]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[16]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[17]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[18]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[19]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[20]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[21]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[22]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[23]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[24]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[25]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[26]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[27]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[28]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[29]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[30]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
    Warning (13410): Pin "data_readM[31]" is stuck at GND File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 65 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dmem_we" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 4
    Warning (15610): No output dependent on input pin "dmem_addr[0]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[1]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[2]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[3]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[4]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[5]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[6]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[7]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[8]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[9]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[10]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[11]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[12]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[13]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[14]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[15]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[16]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[17]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[18]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[19]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[20]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[21]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[22]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[23]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[24]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[25]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[26]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[27]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[28]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[29]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[30]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_addr[31]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 5
    Warning (15610): No output dependent on input pin "dmem_wdata[0]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[1]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[2]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[3]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[4]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[5]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[6]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[7]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[8]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[9]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[10]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[11]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[12]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[13]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[14]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[15]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[16]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[17]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[18]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[19]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[20]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[21]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[22]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[23]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[24]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[25]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[26]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[27]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[28]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[29]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[30]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
    Warning (15610): No output dependent on input pin "dmem_wdata[31]" File: C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v Line: 6
Info (21057): Implemented 3244 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 99 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 3051 logic cells
    Info (21064): Implemented 30 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Thu Sep  4 13:38:06 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


