##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for PWM_Clock
		4.3::Critical Path Report for PWM_Clock_2
		4.4::Critical Path Report for PWM_Clock_3
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Clock_2:R vs. PWM_Clock_2:R)
		5.2::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.3::Critical Path Report for (PWM_Clock_3:R vs. PWM_Clock_3:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1       | Frequency: 63.45 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_Clock     | Frequency: 89.07 MHz  | Target: 1.00 MHz   | 
Clock: PWM_Clock_2   | Frequency: 63.09 MHz  | Target: 1.00 MHz   | 
Clock: PWM_Clock_3   | Frequency: 88.92 MHz  | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+006           984238      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock     PWM_Clock      1e+006           988773      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock_2   PWM_Clock_2    1e+006           984149      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock_3   PWM_Clock_3    1e+006           988753      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
PWM_Out_1(0)_PAD  23141         PWM_Clock:R       
PWM_Out_2(0)_PAD  24163         PWM_Clock_2:R     
PWM_Out_3(0)_PAD  23638         PWM_Clock_3:R     
pin_12kHz(0)_PAD  23647         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.45 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2902   6402  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11532  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 89.07 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988773  RISE       1
\PWM_Alternating_1:PWMUDB:status_2\/main_1          macrocell1      2769   5059  988773  RISE       1
\PWM_Alternating_1:PWMUDB:status_2\/q               macrocell1      3350   8409  988773  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  988773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock            statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock_2
*****************************************
Clock: PWM_Clock_2
Frequency: 63.09 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2991   6491  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11621  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_Clock_3
*****************************************
Clock: PWM_Clock_3
Frequency: 88.92 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988753p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  988753  RISE       1
\PWM_Alternating_3:PWMUDB:status_2\/main_1          macrocell4      2792   5082  988753  RISE       1
\PWM_Alternating_3:PWMUDB:status_2\/q               macrocell4      3350   8432  988753  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  10747  988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock            statusicell4        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Clock_2:R vs. PWM_Clock_2:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2991   6491  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11621  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988773  RISE       1
\PWM_Alternating_1:PWMUDB:status_2\/main_1          macrocell1      2769   5059  988773  RISE       1
\PWM_Alternating_1:PWMUDB:status_2\/q               macrocell1      3350   8409  988773  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  988773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock            statusicell1        0      0  RISE       1


5.3::Critical Path Report for (PWM_Clock_3:R vs. PWM_Clock_3:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988753p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  988753  RISE       1
\PWM_Alternating_3:PWMUDB:status_2\/main_1          macrocell4      2792   5082  988753  RISE       1
\PWM_Alternating_3:PWMUDB:status_2\/q               macrocell4      3350   8432  988753  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  10747  988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock            statusicell4        0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2902   6402  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11532  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2991   6491  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11621  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2902   6402  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11532  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Audible_Frequency:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Audible_Frequency:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  984238  RISE       1
\Audible_Frequency:PWMUDB:status_2\/main_1          macrocell2      2921   6421  987416  RISE       1
\Audible_Frequency:PWMUDB:status_2\/q               macrocell2      3350   9771  987416  RISE       1
\Audible_Frequency:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  12084  987416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:genblk8:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987449p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2991   6491  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987449p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2991   6491  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell3   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  984238  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Alternating_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987548p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984149  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984149  RISE       1
\PWM_Alternating_2:PWMUDB:status_2\/main_1          macrocell3      2847   6347  987548  RISE       1
\PWM_Alternating_2:PWMUDB:status_2\/q               macrocell3      3350   9697  987548  RISE       1
\PWM_Alternating_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  11952  987548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:genblk8:stsreg\/clock            statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988753p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  988753  RISE       1
\PWM_Alternating_3:PWMUDB:status_2\/main_1          macrocell4      2792   5082  988753  RISE       1
\PWM_Alternating_3:PWMUDB:status_2\/q               macrocell4      3350   8432  988753  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  10747  988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988773  RISE       1
\PWM_Alternating_1:PWMUDB:status_2\/main_1          macrocell1      2769   5059  988773  RISE       1
\PWM_Alternating_1:PWMUDB:status_2\/q               macrocell1      3350   8409  988773  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  988773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988858p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  988753  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2792   5082  988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  988773  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2765   5055  988885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:runmode_enable\/q
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:runmode_enable\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  986411  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell3   3102   4352  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989668p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:runmode_enable\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  986368  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3022   4272  989668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:runmode_enable\/q
Path End       : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:runmode_enable\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  986411  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell2   2979   4229  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989725p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:runmode_enable\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  989505  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2965   4215  989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989810p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:runmode_enable\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  986368  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   2880   4130  989810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989887p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:runmode_enable\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:runmode_enable\/q        macrocell17     1250   1250  989804  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2803   4053  989887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Audible_Frequency:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Audible_Frequency:PWMUDB:prevCompare1\/clock_0
Path slack     : 990140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  990140  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  990140  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  990140  RISE       1
\Audible_Frequency:PWMUDB:prevCompare1\/main_0     macrocell10     2600   6350  990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:prevCompare1\/clock_0            macrocell10         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_726/main_1
Capture Clock  : Net_726/clock_0
Path slack     : 990140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  990140  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  990140  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  990140  RISE       1
Net_726/main_1                                     macrocell12     2600   6350  990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_726/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Audible_Frequency:PWMUDB:status_0\/main_1
Capture Clock  : \Audible_Frequency:PWMUDB:status_0\/clock_0
Path slack     : 990149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  990140  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  990140  RISE       1
\Audible_Frequency:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  990140  RISE       1
\Audible_Frequency:PWMUDB:status_0\/main_1         macrocell11     2591   6341  990149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:status_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Alternating_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Alternating_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 990195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  990195  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  990195  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  990195  RISE       1
\PWM_Alternating_2:PWMUDB:prevCompare1\/main_0     macrocell14     2545   6295  990195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:prevCompare1\/clock_0            macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_640/main_1
Capture Clock  : Net_640/clock_0
Path slack     : 990195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  990195  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  990195  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  990195  RISE       1
Net_640/main_1                                     macrocell16     2545   6295  990195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_640/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Alternating_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Alternating_2:PWMUDB:status_0\/clock_0
Path slack     : 990207p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  990195  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  990195  RISE       1
\PWM_Alternating_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  990195  RISE       1
\PWM_Alternating_2:PWMUDB:status_0\/main_1         macrocell15     2533   6283  990207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:status_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Alternating_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Alternating_3:PWMUDB:status_0\/clock_0
Path slack     : 991371p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  991371  RISE       1
\PWM_Alternating_3:PWMUDB:status_0\/main_1        macrocell19     2609   5119  991371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:status_0\/clock_0                macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Alternating_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Alternating_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 991382p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  991371  RISE       1
\PWM_Alternating_3:PWMUDB:prevCompare1\/main_0    macrocell18     2598   5108  991382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:prevCompare1\/clock_0            macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : Net_692/main_1
Capture Clock  : Net_692/clock_0
Path slack     : 991408p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell6   2290   2290  988753  RISE       1
Net_692/main_1                                   macrocell20     2792   5082  991408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_692/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Alternating_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Alternating_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 991678p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991678  RISE       1
\PWM_Alternating_1:PWMUDB:prevCompare1\/main_0    macrocell6      2302   4812  991678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:prevCompare1\/clock_0            macrocell6          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Alternating_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Alternating_1:PWMUDB:status_0\/clock_0
Path slack     : 991678p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991678  RISE       1
\PWM_Alternating_1:PWMUDB:status_0\/main_1        macrocell7      2302   4812  991678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:status_0\/clock_0                macrocell7          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_87/main_1
Capture Clock  : Net_87/clock_0
Path slack     : 991678p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991678  RISE       1
Net_87/main_1                                     macrocell8      2302   4812  991678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_87/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:runmode_enable\/q
Path End       : Net_726/main_0
Capture Clock  : Net_726/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:runmode_enable\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  986411  RISE       1
Net_726/main_0                               macrocell12   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_726/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:runmode_enable\/q
Path End       : Net_87/main_0
Capture Clock  : Net_87/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:runmode_enable\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  989505  RISE       1
Net_87/main_0                                macrocell8    3074   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_87/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:runmode_enable\/q
Path End       : Net_640/main_0
Capture Clock  : Net_640/clock_0
Path slack     : 992226p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:runmode_enable\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  986368  RISE       1
Net_640/main_0                               macrocell16   3014   4264  992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_640/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:runmode_enable\/q
Path End       : Net_692/main_0
Capture Clock  : Net_692/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:runmode_enable\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  989804  RISE       1
Net_692/main_0                               macrocell20   2781   4031  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_692/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Alternating_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Alternating_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:genblk1:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992931  RISE       1
\PWM_Alternating_1:PWMUDB:runmode_enable\/main_0      macrocell5     2349   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:runmode_enable\/clock_0          macrocell5          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_Alternating_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Alternating_1:PWMUDB:status_0\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:prevCompare1\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  992936  RISE       1
\PWM_Alternating_1:PWMUDB:status_0\/main_0  macrocell7    2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:status_0\/clock_0                macrocell7          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:prevCompare1\/q
Path End       : \Audible_Frequency:PWMUDB:status_0\/main_0
Capture Clock  : \Audible_Frequency:PWMUDB:status_0\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:prevCompare1\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  992942  RISE       1
\Audible_Frequency:PWMUDB:status_0\/main_0  macrocell11   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:status_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_Alternating_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Alternating_3:PWMUDB:status_0\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:prevCompare1\/clock_0            macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  992951  RISE       1
\PWM_Alternating_3:PWMUDB:status_0\/main_0  macrocell19   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:status_0\/clock_0                macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Audible_Frequency:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Audible_Frequency:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:genblk1:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992954  RISE       1
\Audible_Frequency:PWMUDB:runmode_enable\/main_0      macrocell9     2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:runmode_enable\/clock_0          macrocell9          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Alternating_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Alternating_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 992957p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:genblk1:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  992957  RISE       1
\PWM_Alternating_3:PWMUDB:runmode_enable\/main_0      macrocell17    2323   3533  992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:runmode_enable\/clock_0          macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_Alternating_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Alternating_2:PWMUDB:status_0\/clock_0
Path slack     : 993008p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:prevCompare1\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  993008  RISE       1
\PWM_Alternating_2:PWMUDB:status_0\/main_0  macrocell15   2232   3482  993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:status_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Alternating_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Alternating_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 993029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:genblk1:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  993029  RISE       1
\PWM_Alternating_2:PWMUDB:runmode_enable\/main_0      macrocell13    2251   3461  993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:runmode_enable\/clock_0          macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_3:PWMUDB:status_0\/q
Path End       : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994062p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_3:R#1 vs. PWM_Clock_3:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:status_0\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating_3:PWMUDB:status_0\/q               macrocell19    1250   1250  994062  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/status_0  statusicell4   4188   5438  994062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_3:PWMUDB:genblk8:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Audible_Frequency:PWMUDB:status_0\/q
Path End       : \Audible_Frequency:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Audible_Frequency:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:status_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Audible_Frequency:PWMUDB:status_0\/q               macrocell11    1250   1250  995927  RISE       1
\Audible_Frequency:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Audible_Frequency:PWMUDB:genblk8:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_1:PWMUDB:status_0\/q
Path End       : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:status_0\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating_1:PWMUDB:status_0\/q               macrocell7     1250   1250  995936  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  995936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_1:PWMUDB:genblk8:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_2:PWMUDB:status_0\/q
Path End       : \PWM_Alternating_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Alternating_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_2:R#1 vs. PWM_Clock_2:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:status_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating_2:PWMUDB:status_0\/q               macrocell15    1250   1250  996002  RISE       1
\PWM_Alternating_2:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2248   3498  996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_2:PWMUDB:genblk8:stsreg\/clock            statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

