// Seed: 2063809776
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output wand id_2,
    output wor  id_3,
    input  tri1 id_4
);
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input wire id_6,
    output wor id_7,
    input wand id_8
    , id_12,
    input tri id_9,
    input wor id_10
);
  wire id_13;
  module_0(
      id_8, id_5, id_0, id_7, id_2
  );
  always @(negedge id_3) begin
    id_0 = id_8;
  end
  wire id_14;
  id_15(
      .id_0(id_8), .id_1(1), .id_2(1)
  );
endmodule
