#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 25 22:16:29 2018
# Process ID: 10212
# Current directory: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12052 C:\Xilinx\Vivado\MyProjects\PMOD_WIFI_OLD\PMOD_WIFI.xpr
# Log file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/vivado.log
# Journal file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_microblaze_0_axi_periph_0 design_1_axi_emc_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_microblaze_0_0 design_1_axi_gpio_0_0 design_1_microblaze_0_axi_intc_0 design_1_axi_uartlite_0_0 design_1_axi_mem_intercon_0 design_1_clk_wiz_0_0 design_1_axi_gpio_1_0 design_1_PmodWIFI_0_0 design_1_ilmb_bram_if_cntlr_0 design_1_mdm_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_microblaze_0_axi_periph_0 design_1_axi_emc_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_microblaze_0_0 design_1_axi_gpio_0_0 design_1_microblaze_0_axi_intc_0 design_1_axi_uartlite_0_0 design_1_axi_mem_intercon_0 design_1_clk_wiz_0_0 design_1_axi_gpio_1_0 design_1_PmodWIFI_0_0 design_1_ilmb_bram_if_cntlr_0 design_1_mdm_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_emc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { [ delete_ip_run [get_ips -all design_1_dlmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { [ delete_ip_run [get_ips -all design_1_ilmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { [ delete_ip_run [get_ips -all design_1_lmb_bram_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_xlconcat_0] }
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_xlconcat_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
catch { [ delete_ip_run [get_ips -all design_1_rst_clk_wiz_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_PmodWIFI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
export_ip_user_files -of_objects [get_files C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files -ipstatic_source_dir C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/modelsim} {questa=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/questa} {riviera=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M06_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_led]
delete_bd_objs [get_bd_intf_ports led_16bits]
delete_bd_objs [get_bd_intf_ports rgb_led]
save_bd_design
set_property  ip_repo_paths  {c:/College/Thesis/vivado-library-master C:/Xilinx/Vivado/MyProjects/myIps} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins led_ip_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins led_ip_0/LED]
endgroup
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Cached)" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
save_bd_design
regenerate_bd_layout
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
add_files -fileset constrs_1 -norecurse C:/Users/ATAL/Desktop/Parikh/LED/nexys4.xdc
import_files -fileset constrs_1 C:/Users/ATAL/Desktop/Parikh/LED/nexys4.xdc
generate_target all [get_files  C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_led_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_xbar_1_synth_1 design_1_xbar_0_synth_1 design_1_led_ip_0_0_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_axi_bram_ctrl_0_bram_0_synth_1}
export_simulation -of_objects [get_files C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files -ipstatic_source_dir C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/modelsim} {questa=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/questa} {riviera=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
