TimeQuest Timing Analyzer report for PU3
Fri Jun 09 17:14:30 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLK_1K'
 11. Slow Model Hold: 'CLK_1K'
 12. Slow Model Minimum Pulse Width: 'CLK_1K'
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK_1K'
 25. Fast Model Hold: 'CLK_1K'
 26. Fast Model Minimum Pulse Width: 'CLK_1K'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Progagation Delay
 39. Minimum Progagation Delay
 40. Setup Transfers
 41. Hold Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; PU3                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; CLK_1K     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_1K } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 195.58 MHz ; 195.58 MHz      ; CLK_1K     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -4.113 ; -70.933       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.795 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -20.380              ;
+--------+--------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_1K'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.113 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.629      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -4.003 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.520     ; 4.519      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.884 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.125      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.774 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.795     ; 4.015      ;
; -3.593 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.629      ;
; -3.593 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.629      ;
; -3.483 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.519      ;
; -3.483 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.519      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.412      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.344 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.380      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.270      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.239      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.147 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.908      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.133 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.169      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.115 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.275     ; 3.876      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.098 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.134      ;
; -3.022 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.058      ;
; -3.022 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.058      ;
; -3.022 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.058      ;
; -3.022 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.058      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_1K'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.795 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.061      ;
; 0.811 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.079      ;
; 0.817 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.084      ;
; 0.819 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.085      ;
; 0.845 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.119      ;
; 1.178 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.444      ;
; 1.194 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.460      ;
; 1.195 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.461      ;
; 1.195 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.462      ;
; 1.200 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.466      ;
; 1.201 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.467      ;
; 1.234 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.500      ;
; 1.235 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.501      ;
; 1.237 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.503      ;
; 1.238 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.505      ;
; 1.249 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.515      ;
; 1.265 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.531      ;
; 1.266 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.532      ;
; 1.266 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.532      ;
; 1.267 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.533      ;
; 1.270 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.536      ;
; 1.271 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.537      ;
; 1.272 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.538      ;
; 1.292 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.558      ;
; 1.305 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.571      ;
; 1.306 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.572      ;
; 1.308 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.574      ;
; 1.309 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.575      ;
; 1.320 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.586      ;
; 1.336 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.602      ;
; 1.337 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.603      ;
; 1.337 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.603      ;
; 1.338 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.604      ;
; 1.342 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.608      ;
; 1.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.642      ;
; 1.377 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.643      ;
; 1.379 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.645      ;
; 1.391 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.657      ;
; 1.398 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.664      ;
; 1.407 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.673      ;
; 1.408 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.674      ;
; 1.408 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.674      ;
; 1.409 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.675      ;
; 1.447 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.713      ;
; 1.450 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.716      ;
; 1.462 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.728      ;
; 1.468 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.734      ;
; 1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.744      ;
; 1.479 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.745      ;
; 1.480 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.746      ;
; 1.501 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.767      ;
; 1.518 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.784      ;
; 1.533 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.799      ;
; 1.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.815      ;
; 1.550 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.816      ;
; 1.569 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.560      ;
; 1.604 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.870      ;
; 1.609 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.875      ;
; 1.617 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.608      ;
; 1.639 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.905      ;
; 1.640 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.631      ;
; 1.688 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.679      ;
; 1.693 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.684      ;
; 1.708 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.974      ;
; 1.711 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.702      ;
; 1.751 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.520     ; 1.497      ;
; 1.759 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.750      ;
; 1.763 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.029      ;
; 1.764 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.755      ;
; 1.782 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.773      ;
; 1.798 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.789      ;
; 1.822 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.520     ; 1.568      ;
; 1.829 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.820      ;
; 1.830 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.821      ;
; 1.835 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.826      ;
; 1.853 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.844      ;
; 1.861 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.520     ; 1.607      ;
; 1.869 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.860      ;
; 1.893 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.520     ; 1.639      ;
; 1.900 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.891      ;
; 1.901 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.892      ;
; 1.906 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.897      ;
; 1.924 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.275     ; 1.915      ;
; 1.932 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.520     ; 1.678      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 3.807 ; 3.807 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -3.577 ; -3.577 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 8.359 ; 8.359 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 8.086 ; 8.086 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 7.641 ; 7.641 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.409 ; 6.409 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.340 ; 6.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.340 ; 6.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.287 ; 6.287 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.034 ; 6.034 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 5.812 ; 5.812 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 5.875 ; 5.875 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 5.553 ; 5.553 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 5.561 ; 5.561 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 5.568 ; 5.568 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 5.528 ; 5.528 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 5.576 ; 5.576 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 5.710 ; 5.710 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 5.540 ; 5.540 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 5.566 ; 5.566 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 5.535 ; 5.535 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 5.615 ; 5.615 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 5.610 ; 5.610 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 5.557 ; 5.557 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 5.573 ; 5.573 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.057 ; 5.057 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 6.829 ; 6.829 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.057 ; 5.057 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 6.646 ; 6.646 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.409 ; 6.409 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 5.528 ; 5.528 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.340 ; 6.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.287 ; 6.287 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.034 ; 6.034 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 5.812 ; 5.812 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 5.875 ; 5.875 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 5.553 ; 5.553 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 5.561 ; 5.561 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 5.568 ; 5.568 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 5.528 ; 5.528 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 5.576 ; 5.576 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 5.710 ; 5.710 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 5.540 ; 5.540 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 5.566 ; 5.566 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 5.535 ; 5.535 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 5.615 ; 5.615 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 5.610 ; 5.610 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 5.557 ; 5.557 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 5.573 ; 5.573 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.057 ; 5.057 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 10.048 ; 10.048 ;    ;
+------------+-------------+----+--------+--------+----+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 10.048 ; 10.048 ;    ;
+------------+-------------+----+--------+--------+----+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -1.656 ; -27.877       ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.355 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -20.380              ;
+--------+--------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_1K'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.656 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.213      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.475     ; 2.144      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.983      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.596     ; 1.914      ;
; -1.181 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.213      ;
; -1.181 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.213      ;
; -1.112 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.144      ;
; -1.112 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.144      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -1.044 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.076      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.994 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.026      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.007      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.955 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.866      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.945 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.977      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.935 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.121     ; 1.846      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.926 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.958      ;
; -0.890 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.922      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_1K'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.508      ;
; 0.363 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.519      ;
; 0.375 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.493 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.645      ;
; 0.501 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.528 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.680      ;
; 0.536 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.692      ;
; 0.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.707      ;
; 0.560 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.712      ;
; 0.563 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.715      ;
; 0.571 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.725      ;
; 0.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.727      ;
; 0.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.739      ;
; 0.588 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.740      ;
; 0.589 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.741      ;
; 0.598 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.750      ;
; 0.606 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.760      ;
; 0.614 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.766      ;
; 0.622 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.776      ;
; 0.633 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.785      ;
; 0.641 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.795      ;
; 0.649 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.801      ;
; 0.657 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.809      ;
; 0.668 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.820      ;
; 0.669 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.821      ;
; 0.672 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.703      ;
; 0.676 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.828      ;
; 0.677 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.829      ;
; 0.703 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.855      ;
; 0.707 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.738      ;
; 0.711 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.742      ;
; 0.718 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.870      ;
; 0.726 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.474      ;
; 0.726 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.474      ;
; 0.737 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.889      ;
; 0.742 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.773      ;
; 0.746 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.777      ;
; 0.747 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.778      ;
; 0.770 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.922      ;
; 0.777 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.808      ;
; 0.781 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.812      ;
; 0.782 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.813      ;
; 0.789 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.537      ;
; 0.789 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.537      ;
; 0.796 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.827      ;
; 0.797 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.949      ;
; 0.803 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.551      ;
; 0.803 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.551      ;
; 0.805 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.553      ;
; 0.805 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.596      ; 1.553      ;
; 0.812 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.843      ;
; 0.813 ; inst11                                                                                  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.280      ; 1.245      ;
; 0.813 ; inst11                                                                                  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.280      ; 1.245      ;
; 0.815 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.846      ;
; 0.816 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.847      ;
; 0.817 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.121     ; 0.848      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_u3k:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 2.301 ; 2.301 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -2.181 ; -2.181 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 4.269 ; 4.269 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 4.137 ; 4.137 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 3.947 ; 3.947 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.376 ; 3.376 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.569 ; 3.569 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.569 ; 3.569 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.543 ; 3.543 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.206 ; 3.206 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.108 ; 3.108 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.133 ; 3.133 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 2.986 ; 2.986 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 2.989 ; 2.989 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 2.998 ; 2.998 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 2.975 ; 2.975 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.002 ; 3.002 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.051 ; 3.051 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 2.977 ; 2.977 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.002 ; 3.002 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 2.980 ; 2.980 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.031 ; 3.031 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.033 ; 3.033 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.005 ; 3.005 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 2.995 ; 2.995 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.651 ; 2.651 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 3.557 ; 3.557 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.651 ; 2.651 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 3.476 ; 3.476 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.376 ; 3.376 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 2.975 ; 2.975 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.569 ; 3.569 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.543 ; 3.543 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.206 ; 3.206 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.108 ; 3.108 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.133 ; 3.133 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 2.986 ; 2.986 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 2.989 ; 2.989 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 2.998 ; 2.998 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 2.975 ; 2.975 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.002 ; 3.002 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.051 ; 3.051 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 2.977 ; 2.977 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.002 ; 3.002 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 2.980 ; 2.980 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.031 ; 3.031 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.033 ; 3.033 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.005 ; 3.005 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 2.995 ; 2.995 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.651 ; 2.651 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 5.553 ; 5.553 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 5.553 ; 5.553 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.113  ; 0.355 ; N/A      ; N/A     ; -1.380              ;
;  CLK_1K          ; -4.113  ; 0.355 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -70.933 ; 0.0   ; 0.0      ; 0.0     ; -20.38              ;
;  CLK_1K          ; -70.933 ; 0.000 ; N/A      ; N/A     ; -20.380             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 3.807 ; 3.807 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -2.181 ; -2.181 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 8.359 ; 8.359 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 8.086 ; 8.086 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 7.641 ; 7.641 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.409 ; 6.409 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.340 ; 6.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.340 ; 6.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.287 ; 6.287 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.034 ; 6.034 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 5.812 ; 5.812 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 5.875 ; 5.875 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 5.553 ; 5.553 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 5.561 ; 5.561 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 5.568 ; 5.568 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 5.528 ; 5.528 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 5.576 ; 5.576 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 5.710 ; 5.710 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 5.540 ; 5.540 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 5.566 ; 5.566 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 5.535 ; 5.535 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 5.615 ; 5.615 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 5.610 ; 5.610 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 5.557 ; 5.557 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 5.573 ; 5.573 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.057 ; 5.057 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 3.557 ; 3.557 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.651 ; 2.651 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 3.476 ; 3.476 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.376 ; 3.376 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 2.975 ; 2.975 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.569 ; 3.569 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.543 ; 3.543 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.206 ; 3.206 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.108 ; 3.108 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.133 ; 3.133 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 2.986 ; 2.986 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 2.989 ; 2.989 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 2.998 ; 2.998 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 2.975 ; 2.975 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.002 ; 3.002 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.051 ; 3.051 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 2.977 ; 2.977 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.002 ; 3.002 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 2.980 ; 2.980 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.031 ; 3.031 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.033 ; 3.033 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.005 ; 3.005 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 2.995 ; 2.995 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.651 ; 2.651 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 10.048 ; 10.048 ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 5.553 ; 5.553 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 1089     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 1089     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 09 17:14:29 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_1K CLK_1K
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.113
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.113       -70.933 CLK_1K 
Info (332146): Worst-case hold slack is 0.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.795         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.656
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.656       -27.877 CLK_1K 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Fri Jun 09 17:14:30 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


