INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/ece 385/lab 3/lab 3.srcs/sources_1/imports/design_source/select_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module Select_full_adder
INFO: [VRFC 10-311] analyzing module Select_ADDER4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/ece 385/lab 3/lab 3.srcs/sim_1/new/testbenchSelectAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchSelectAdder
