Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun May 16 19:47:53 2021
| Host         : DESKTOP-LDIMMOC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_timing_summary_routed.rpt -rpx game_timing_summary_routed.rpx
| Design       : game
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_nowS_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bc3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bcc_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bmcf_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bmcf_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bmcf_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bmcf_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk100_reg/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: clk4_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clk50MHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f10_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f3_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f4_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f5_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f6_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f7_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f8_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f9_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rcc_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rmcf_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rmcf_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rmcf_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rmcf_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 357 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.071        0.000                      0                  129        0.116        0.000                      0                  129        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           5.071        0.000                      0                  129        0.116        0.000                      0                  129        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.056ns (24.683%)  route 3.222ns (75.317%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.965     9.776    clk100
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[25]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y50         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[25]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.056ns (24.683%)  route 3.222ns (75.317%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.965     9.776    clk100
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[26]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y50         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[26]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.056ns (24.683%)  route 3.222ns (75.317%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.965     9.776    clk100
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[27]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y50         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[27]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.056ns (24.683%)  route 3.222ns (75.317%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.965     9.776    clk100
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[28]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y50         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[28]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.056ns (25.626%)  route 3.065ns (74.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.807     9.618    clk100
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[29]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[29]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.056ns (25.626%)  route 3.065ns (74.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.807     9.618    clk100
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[30]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[30]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.056ns (25.626%)  route 3.065ns (74.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.807     9.618    clk100
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.549    15.031    clk100MHz_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[31]/C
                         clock pessimism              0.280    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.429    14.847    cnt100_reg[31]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.056ns (26.489%)  route 2.930ns (73.511%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.673     9.484    clk100
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.560    15.043    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[21]/C
                         clock pessimism              0.430    15.473    
                         clock uncertainty           -0.035    15.438    
    SLICE_X80Y49         FDRE (Setup_fdre_C_R)       -0.429    15.009    cnt100_reg[21]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.056ns (26.489%)  route 2.930ns (73.511%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.673     9.484    clk100
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.560    15.043    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[22]/C
                         clock pessimism              0.430    15.473    
                         clock uncertainty           -0.035    15.438    
    SLICE_X80Y49         FDRE (Setup_fdre_C_R)       -0.429    15.009    cnt100_reg[22]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 cnt100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.056ns (26.489%)  route 2.930ns (73.511%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.735     5.497    clk100MHz_IBUF_BUFG
    SLICE_X80Y44         FDRE                                         r  cnt100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  cnt100_reg[4]/Q
                         net (fo=2, routed)           0.812     6.766    cnt100_reg_n_0_[4]
    SLICE_X81Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  cnt100[31]_i_11/O
                         net (fo=1, routed)           0.633     7.523    cnt100[31]_i_11_n_0
    SLICE_X81Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.673 f  cnt100[31]_i_4/O
                         net (fo=2, routed)           0.812     8.485    cnt100[31]_i_4_n_0
    SLICE_X81Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.811 r  cnt100[31]_i_1/O
                         net (fo=31, routed)          0.673     9.484    clk100
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.560    15.043    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
                         clock pessimism              0.430    15.473    
                         clock uncertainty           -0.035    15.438    
    SLICE_X80Y49         FDRE (Setup_fdre_C_R)       -0.429    15.009    cnt100_reg[23]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  cnt100_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    data0[25]
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[25]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.034 r  cnt100_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    data0[27]
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[27]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.059 r  cnt100_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    data0[26]
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[26]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.059 r  cnt100_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.059    data0[28]
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  cnt100_reg[28]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  cnt100_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    cnt100_reg[28]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.062 r  cnt100_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.062    data0[29]
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[29]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  cnt100_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    cnt100_reg[28]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.073 r  cnt100_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.073    data0[31]
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[31]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt100_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.535    clk100MHz_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  cnt100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt100_reg[23]/Q
                         net (fo=2, routed)           0.133     1.808    cnt100_reg_n_0_[23]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.968 r  cnt100_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cnt100_reg[24]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  cnt100_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    cnt100_reg[28]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.098 r  cnt100_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.098    data0[30]
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  cnt100_reg[30]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.105     1.907    cnt100_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clk100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.534    clk100MHz_IBUF_BUFG
    SLICE_X81Y46         FDRE                                         r  clk100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  clk100_reg/Q
                         net (fo=6, routed)           0.117     1.792    clk100_reg_n_0
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  clk100_i_1/O
                         net (fo=1, routed)           0.000     1.837    clk100_i_1_n_0
    SLICE_X81Y46         FDRE                                         r  clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.049    clk100MHz_IBUF_BUFG
    SLICE_X81Y46         FDRE                                         r  clk100_reg/C
                         clock pessimism             -0.515     1.534    
    SLICE_X81Y46         FDRE (Hold_fdre_C_D)         0.091     1.625    clk100_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cnt4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  cnt4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  cnt4_reg[0]/Q
                         net (fo=3, routed)           0.175     1.845    cnt4_reg_n_0_[0]
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.043     1.888 r  cnt4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    cnt4[0]
    SLICE_X46Y42         FDRE                                         r  cnt4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     2.020    clk100MHz_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  cnt4_reg[0]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.133     1.639    cnt4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  clk4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  clk4_reg/Q
                         net (fo=2, routed)           0.175     1.846    clk4_reg_n_0_BUFG_inst_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  clk4_i_1/O
                         net (fo=1, routed)           0.000     1.891    clk4_i_1_n_0
    SLICE_X46Y46         FDRE                                         r  clk4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  clk4_reg/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120     1.627    clk4_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y45   cnt100_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y45   cnt100_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y45   cnt100_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y45   cnt100_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y46   cnt100_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   cnt4_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   cnt4_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   cnt4_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   cnt4_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y49   cnt4_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y49   cnt4_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   cnt4_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   cnt4_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y49   cnt4_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y49   cnt4_reg[30]/C



