Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 18 10:08:42 2021
| Host         : Fr4nk1in running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_30bit_timing_summary_routed.rpt -pb counter_30bit_timing_summary_routed.pb -rpx counter_30bit_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_30bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.256        0.000                      0                   34        0.249        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.256        0.000                      0                   34        0.249        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.256ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 1.999ns (72.700%)  route 0.751ns (27.300%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 105.010 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.608    cnt_reg[20]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.722    cnt_reg[24]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.056 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.056    cnt_reg[28]_i_1_n_6
    SLICE_X0Y142         FDRE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.588   105.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  cnt_reg[29]/C
                         clock pessimism              0.275   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)        0.062   105.312    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 97.256    

Slack (MET) :             97.367ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.888ns (71.551%)  route 0.751ns (28.449%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 105.010 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.608    cnt_reg[20]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.722    cnt_reg[24]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.945 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.945    cnt_reg[28]_i_1_n_7
    SLICE_X0Y142         FDRE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.588   105.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  cnt_reg[28]/C
                         clock pessimism              0.275   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)        0.062   105.312    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 97.367    

Slack (MET) :             97.370ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.885ns (71.519%)  route 0.751ns (28.481%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 105.010 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.608    cnt_reg[20]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.942 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.942    cnt_reg[24]_i_1_n_6
    SLICE_X0Y141         FDRE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.588   105.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[25]/C
                         clock pessimism              0.275   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.062   105.312    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                 97.370    

Slack (MET) :             97.391ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 1.864ns (71.290%)  route 0.751ns (28.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 105.010 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.608    cnt_reg[20]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.921 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.921    cnt_reg[24]_i_1_n_4
    SLICE_X0Y141         FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.588   105.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[27]/C
                         clock pessimism              0.275   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.062   105.312    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 97.391    

Slack (MET) :             97.465ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.790ns (70.454%)  route 0.751ns (29.546%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 105.010 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.608    cnt_reg[20]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.847    cnt_reg[24]_i_1_n_5
    SLICE_X0Y141         FDRE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.588   105.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[26]/C
                         clock pessimism              0.275   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.062   105.312    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                 97.465    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.774ns (70.267%)  route 0.751ns (29.733%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 105.010 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.608    cnt_reg[20]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.831 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.831    cnt_reg[24]_i_1_n_7
    SLICE_X0Y141         FDRE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.588   105.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[24]/C
                         clock pessimism              0.275   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.062   105.312    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.483ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.771ns (70.231%)  route 0.751ns (29.769%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.828    cnt_reg[20]_i_1_n_6
    SLICE_X0Y140         FDRE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.587   105.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.275   105.284    
                         clock uncertainty           -0.035   105.249    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)        0.062   105.311    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        105.311    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 97.483    

Slack (MET) :             97.504ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 1.750ns (69.981%)  route 0.751ns (30.019%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.807 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.807    cnt_reg[20]_i_1_n_4
    SLICE_X0Y140         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.587   105.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  cnt_reg[23]/C
                         clock pessimism              0.275   105.284    
                         clock uncertainty           -0.035   105.249    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)        0.062   105.311    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        105.311    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 97.504    

Slack (MET) :             97.578ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.676ns (69.066%)  route 0.751ns (30.934%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.733 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.733    cnt_reg[20]_i_1_n_5
    SLICE_X0Y140         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.587   105.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.275   105.284    
                         clock uncertainty           -0.035   105.249    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)        0.062   105.311    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        105.311    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 97.578    

Slack (MET) :             97.594ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.660ns (68.861%)  route 0.751ns (31.139%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.704     5.306    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.751     6.513    cnt_reg_n_0_[3]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.038 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    cnt_reg[0]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    cnt_reg[4]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    cnt_reg[8]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    cnt_reg[12]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    cnt_reg[16]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.717 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.717    cnt_reg[20]_i_1_n_7
    SLICE_X0Y140         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.587   105.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.275   105.284    
                         clock uncertainty           -0.035   105.249    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)        0.062   105.311    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        105.311    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                 97.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hexplay_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.251ns (67.852%)  route 0.119ns (32.148%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt_reg[26]/Q
                         net (fo=2, routed)           0.119     1.776    data4
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  hexplay_data[0]_i_3/O
                         net (fo=1, routed)           0.000     1.821    hexplay_data[0]_i_3_n_0
    SLICE_X1Y140         MUXF7 (Prop_muxf7_I1_O)      0.065     1.886 r  hexplay_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    hexplay_data0
    SLICE_X1Y140         FDRE                                         r  hexplay_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  hexplay_data_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.105     1.637    hexplay_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hexplay_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hexplay_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  hexplay_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  hexplay_an_reg[1]/Q
                         net (fo=5, routed)           0.180     1.836    hexplay_an_OBUF[1]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.042     1.878 r  hexplay_an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_0_in[2]
    SLICE_X1Y137         FDRE                                         r  hexplay_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  hexplay_an_reg[2]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.107     1.621    hexplay_an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y138         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.778    cnt_reg_n_0_[14]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    cnt_reg[12]_i_1_n_5
    SLICE_X0Y138         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y138         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.105     1.620    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.121     1.778    cnt_reg_n_0_[18]
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    cnt_reg[16]_i_1_n_5
    SLICE_X0Y139         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.105     1.620    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.776    cnt_reg_n_0_[2]
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    cnt_reg[0]_i_1_n_5
    SLICE_X0Y135         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.776    cnt_reg_n_0_[6]
    SLICE_X0Y136         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    cnt_reg[4]_i_1_n_5
    SLICE_X0Y136         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.105     1.618    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hexplay_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hexplay_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  hexplay_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  hexplay_an_reg[1]/Q
                         net (fo=5, routed)           0.180     1.836    hexplay_an_OBUF[1]
    SLICE_X1Y137         LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  hexplay_an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    p_0_in[1]
    SLICE_X1Y137         FDRE                                         r  hexplay_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  hexplay_an_reg[1]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.091     1.605    hexplay_an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.133     1.790    data0
    SLICE_X0Y140         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    cnt_reg[20]_i_1_n_5
    SLICE_X0Y140         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.105     1.621    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt_reg[26]/Q
                         net (fo=2, routed)           0.134     1.791    data4
    SLICE_X0Y141         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    cnt_reg[24]_i_1_n_5
    SLICE_X0Y141         FDRE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y141         FDRE                                         r  cnt_reg[26]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.105     1.621    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y138         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.778    cnt_reg_n_0_[14]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    cnt_reg[12]_i_1_n_4
    SLICE_X0Y138         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y138         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.105     1.620    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y135    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y137    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y137    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y138    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y138    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y138    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y138    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y139    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y139    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y138    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y138    cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y138    cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y138    cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y135    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y135    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y137    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y137    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y137    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y137    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y137    hexplay_an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y137    hexplay_an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y137    hexplay_an_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    cnt_reg[12]/C



