
F4_Motor_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009290  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08009420  08009420  00019420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097e8  080097e8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  080097e8  080097e8  000197e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097f0  080097f0  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097f0  080097f0  000197f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097f4  080097f4  000197f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080097f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a10  200001e4  080099dc  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bf4  080099dc  00020bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e4a  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c61  00000000  00000000  0003205e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f28  00000000  00000000  00034cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd0  00000000  00000000  00035be8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000236bd  00000000  00000000  000369b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e1b7  00000000  00000000  0005a075  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cf53d  00000000  00000000  0006822c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00137769  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c8c  00000000  00000000  001377e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009408 	.word	0x08009408

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08009408 	.word	0x08009408

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	463b      	mov	r3, r7
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000f5a:	4b28      	ldr	r3, [pc, #160]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f5c:	4a28      	ldr	r2, [pc, #160]	; (8001000 <MX_ADC1_Init+0xb8>)
 8000f5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f60:	4b26      	ldr	r3, [pc, #152]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f62:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f68:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f6e:	4b23      	ldr	r3, [pc, #140]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f74:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7a:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f82:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f88:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f8a:	4a1e      	ldr	r2, [pc, #120]	; (8001004 <MX_ADC1_Init+0xbc>)
 8000f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f8e:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fa2:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fa8:	4814      	ldr	r0, [pc, #80]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000faa:	f001 fc8d 	bl	80028c8 <HAL_ADC_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fb4:	f000 faf0 	bl	8001598 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480c      	ldr	r0, [pc, #48]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000fca:	f001 fdc7 	bl	8002b5c <HAL_ADC_ConfigChannel>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fd4:	f000 fae0 	bl	8001598 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000fe6:	f001 fdb9 	bl	8002b5c <HAL_ADC_ConfigChannel>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000ff0:	f000 fad2 	bl	8001598 <Error_Handler>
  }

}
 8000ff4:	bf00      	nop
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200002ec 	.word	0x200002ec
 8001000:	40012000 	.word	0x40012000
 8001004:	0f000001 	.word	0x0f000001

08001008 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	; 0x28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a2f      	ldr	r2, [pc, #188]	; (80010e4 <HAL_ADC_MspInit+0xdc>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d157      	bne.n	80010da <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b2e      	ldr	r3, [pc, #184]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001032:	4a2d      	ldr	r2, [pc, #180]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001038:	6453      	str	r3, [r2, #68]	; 0x44
 800103a:	4b2b      	ldr	r3, [pc, #172]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a26      	ldr	r2, [pc, #152]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001062:	2303      	movs	r3, #3
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001066:	2303      	movs	r3, #3
 8001068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	481d      	ldr	r0, [pc, #116]	; (80010ec <HAL_ADC_MspInit+0xe4>)
 8001076:	f002 fcb3 	bl	80039e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 800107c:	4a1d      	ldr	r2, [pc, #116]	; (80010f4 <HAL_ADC_MspInit+0xec>)
 800107e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001080:	4b1b      	ldr	r3, [pc, #108]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001086:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001092:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 8001094:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001098:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 800109c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010aa:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010be:	480c      	ldr	r0, [pc, #48]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010c0:	f002 f8fe 	bl	80032c0 <HAL_DMA_Init>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010ca:	f000 fa65 	bl	8001598 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010d2:	639a      	str	r2, [r3, #56]	; 0x38
 80010d4:	4a06      	ldr	r2, [pc, #24]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010da:	bf00      	nop
 80010dc:	3728      	adds	r7, #40	; 0x28
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40012000 	.word	0x40012000
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40020000 	.word	0x40020000
 80010f0:	20000334 	.word	0x20000334
 80010f4:	40026410 	.word	0x40026410

080010f8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_DMA_Init+0x3c>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <MX_DMA_Init+0x3c>)
 8001108:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_DMA_Init+0x3c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2101      	movs	r1, #1
 800111e:	2038      	movs	r0, #56	; 0x38
 8001120:	f002 f897 	bl	8003252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001124:	2038      	movs	r0, #56	; 0x38
 8001126:	f002 f8b0 	bl	800328a <HAL_NVIC_EnableIRQ>

}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800

08001138 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	4b2d      	ldr	r3, [pc, #180]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a2c      	ldr	r2, [pc, #176]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a25      	ldr	r2, [pc, #148]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <MX_GPIO_Init+0xd0>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <MX_GPIO_Init+0xd0>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a1e      	ldr	r2, [pc, #120]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b1c      	ldr	r3, [pc, #112]	; (8001208 <MX_GPIO_Init+0xd0>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <MX_GPIO_Init+0xd0>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	4a17      	ldr	r2, [pc, #92]	; (8001208 <MX_GPIO_Init+0xd0>)
 80011ac:	f043 0310 	orr.w	r3, r3, #16
 80011b0:	6313      	str	r3, [r2, #48]	; 0x30
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <MX_GPIO_Init+0xd0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f003 0310 	and.w	r3, r3, #16
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	4b11      	ldr	r3, [pc, #68]	; (8001208 <MX_GPIO_Init+0xd0>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a10      	ldr	r2, [pc, #64]	; (8001208 <MX_GPIO_Init+0xd0>)
 80011c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <MX_GPIO_Init+0xd0>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011d6:	603b      	str	r3, [r7, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2108      	movs	r1, #8
 80011de:	480b      	ldr	r0, [pc, #44]	; (800120c <MX_GPIO_Init+0xd4>)
 80011e0:	f002 fd98 	bl	8003d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80011e4:	2308      	movs	r3, #8
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	4804      	ldr	r0, [pc, #16]	; (800120c <MX_GPIO_Init+0xd4>)
 80011fc:	f002 fbf0 	bl	80039e0 <HAL_GPIO_Init>

}
 8001200:	bf00      	nop
 8001202:	3728      	adds	r7, #40	; 0x28
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40023800 	.word	0x40023800
 800120c:	40021800 	.word	0x40021800

08001210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001214:	f001 fac4 	bl	80027a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001218:	f000 f818 	bl	800124c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800121c:	f7ff ff8c 	bl	8001138 <MX_GPIO_Init>
  MX_DMA_Init();
 8001220:	f7ff ff6a 	bl	80010f8 <MX_DMA_Init>
  MX_TIM2_Init();
 8001224:	f000 fbc8 	bl	80019b8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001228:	f000 fe3e 	bl	8001ea8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800122c:	f7ff fe8c 	bl	8000f48 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001230:	f000 fb0a 	bl	8001848 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001234:	f000 fc30 	bl	8001a98 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001238:	f000 fc7c 	bl	8001b34 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  System_Init();
 800123c:	f000 f894 	bl	8001368 <System_Init>
	  Set_CompareValue((uint8_t)Pwm_Motor_CompareValue); //set the compareValue

	  StateJudgment((float)2000 / Cycle);
	  Boost_Control();
	  */
	  Update_Data(); //update data,do fliter to change ADC_ValueAverage
 8001240:	f000 ff3e 	bl	80020c0 <Update_Data>
	  Tcp_DataAccept(); //get tcp data and deal the wifi request
 8001244:	f001 fa56 	bl	80026f4 <Tcp_DataAccept>
	  Update_Data(); //update data,do fliter to change ADC_ValueAverage
 8001248:	e7fa      	b.n	8001240 <main+0x30>
	...

0800124c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b094      	sub	sp, #80	; 0x50
 8001250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001252:	f107 0320 	add.w	r3, r7, #32
 8001256:	2230      	movs	r2, #48	; 0x30
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f005 fb86 	bl	800696c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001270:	2300      	movs	r3, #0
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	4b28      	ldr	r3, [pc, #160]	; (8001318 <SystemClock_Config+0xcc>)
 8001276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001278:	4a27      	ldr	r2, [pc, #156]	; (8001318 <SystemClock_Config+0xcc>)
 800127a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800127e:	6413      	str	r3, [r2, #64]	; 0x40
 8001280:	4b25      	ldr	r3, [pc, #148]	; (8001318 <SystemClock_Config+0xcc>)
 8001282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800128c:	2300      	movs	r3, #0
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	4b22      	ldr	r3, [pc, #136]	; (800131c <SystemClock_Config+0xd0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a21      	ldr	r2, [pc, #132]	; (800131c <SystemClock_Config+0xd0>)
 8001296:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b1f      	ldr	r3, [pc, #124]	; (800131c <SystemClock_Config+0xd0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012a8:	2301      	movs	r3, #1
 80012aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b2:	2302      	movs	r3, #2
 80012b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012bc:	2308      	movs	r3, #8
 80012be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012c6:	2302      	movs	r3, #2
 80012c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ca:	2304      	movs	r3, #4
 80012cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ce:	f107 0320 	add.w	r3, r7, #32
 80012d2:	4618      	mov	r0, r3
 80012d4:	f002 fd38 	bl	8003d48 <HAL_RCC_OscConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80012de:	f000 f95b 	bl	8001598 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e2:	230f      	movs	r3, #15
 80012e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e6:	2302      	movs	r3, #2
 80012e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	2105      	movs	r1, #5
 8001300:	4618      	mov	r0, r3
 8001302:	f002 ff91 	bl	8004228 <HAL_RCC_ClockConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800130c:	f000 f944 	bl	8001598 <Error_Handler>
  }
}
 8001310:	bf00      	nop
 8001312:	3750      	adds	r7, #80	; 0x50
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	40007000 	.word	0x40007000

08001320 <Set_CompareValue>:

/* USER CODE BEGIN 4 */
void Set_CompareValue(uint8_t CompareValue) {
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
	if(Up_Flag == 1) {
 800132a:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <Set_CompareValue+0x40>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d108      	bne.n	8001344 <Set_CompareValue+0x24>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <Set_CompareValue+0x44>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2200      	movs	r2, #0
 8001338:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, CompareValue);
 800133a:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <Set_CompareValue+0x44>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	79fa      	ldrb	r2, [r7, #7]
 8001340:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CompareValue);
	}
}
 8001342:	e007      	b.n	8001354 <Set_CompareValue+0x34>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <Set_CompareValue+0x44>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2200      	movs	r2, #0
 800134a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CompareValue);
 800134c:	4b05      	ldr	r3, [pc, #20]	; (8001364 <Set_CompareValue+0x44>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	79fa      	ldrb	r2, [r7, #7]
 8001352:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	20000000 	.word	0x20000000
 8001364:	20000414 	.word	0x20000414

08001368 <System_Init>:
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, Pwm_Boost_CompareValue); //set the compareValue
}



void System_Init(void) {
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
	  /*WIFI  Init*/
	  Server_Init();
 800136c:	f001 f8ba 	bl	80024e4 <Server_Init>
	  HAL_Delay(500);
 8001370:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001374:	f001 fa86 	bl	8002884 <HAL_Delay>
	  HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 8001378:	2201      	movs	r2, #1
 800137a:	4922      	ldr	r1, [pc, #136]	; (8001404 <System_Init+0x9c>)
 800137c:	4822      	ldr	r0, [pc, #136]	; (8001408 <System_Init+0xa0>)
 800137e:	f004 fc7a 	bl	8005c76 <HAL_UART_Receive_IT>

	  /*input cap Init*/
	  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);	// Start timer input capture channel
 8001382:	2100      	movs	r1, #0
 8001384:	4821      	ldr	r0, [pc, #132]	; (800140c <System_Init+0xa4>)
 8001386:	f003 fa39 	bl	80047fc <HAL_TIM_IC_Start_IT>
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_UPDATE);	//Enable update interrupt
 800138a:	4b20      	ldr	r3, [pc, #128]	; (800140c <System_Init+0xa4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	4b1e      	ldr	r3, [pc, #120]	; (800140c <System_Init+0xa4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f042 0201 	orr.w	r2, r2, #1
 8001398:	60da      	str	r2, [r3, #12]

	  /*ADC  Dma Init*/
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Value, Sample_Num * Channel_Num);
 800139a:	22c8      	movs	r2, #200	; 0xc8
 800139c:	491c      	ldr	r1, [pc, #112]	; (8001410 <System_Init+0xa8>)
 800139e:	481d      	ldr	r0, [pc, #116]	; (8001414 <System_Init+0xac>)
 80013a0:	f001 fad6 	bl	8002950 <HAL_ADC_Start_DMA>

	  /*motor Init*/
	  //HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80013a4:	2100      	movs	r1, #0
 80013a6:	481c      	ldr	r0, [pc, #112]	; (8001418 <System_Init+0xb0>)
 80013a8:	f003 f9b4 	bl	8004714 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80013ac:	2104      	movs	r1, #4
 80013ae:	481a      	ldr	r0, [pc, #104]	; (8001418 <System_Init+0xb0>)
 80013b0:	f003 f9b0 	bl	8004714 <HAL_TIM_PWM_Start>
	  Set_CompareValue((uint8_t)Pwm_Motor_CompareValue); //motor init
 80013b4:	4b19      	ldr	r3, [pc, #100]	; (800141c <System_Init+0xb4>)
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff ffb0 	bl	8001320 <Set_CompareValue>

	  /*Boost Init*/
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80013c0:	2100      	movs	r1, #0
 80013c2:	4817      	ldr	r0, [pc, #92]	; (8001420 <System_Init+0xb8>)
 80013c4:	f003 f9a6 	bl	8004714 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);//boost init
 80013c8:	2100      	movs	r1, #0
 80013ca:	4815      	ldr	r0, [pc, #84]	; (8001420 <System_Init+0xb8>)
 80013cc:	f004 fa3b 	bl	8005846 <HAL_TIMEx_PWMN_Start>
	  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, Pwm_Boost_CompareValue);
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <System_Init+0xbc>)
 80013d2:	881a      	ldrh	r2, [r3, #0]
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <System_Init+0xb8>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	635a      	str	r2, [r3, #52]	; 0x34

	  /*pid partParameter Set*/
	  Set_PID_Parameter(1,1,1);
 80013da:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80013de:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80013e2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80013e6:	f001 f841 	bl	800246c <Set_PID_Parameter>
	  Set_PID_Parameter1(1,1,1);
 80013ea:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80013ee:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80013f2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80013f6:	f001 f857 	bl	80024a8 <Set_PID_Parameter1>

	  /*tim3 init*/
	  HAL_TIM_Base_Start_IT(&htim3);  //50ms interrupt
 80013fa:	480b      	ldr	r0, [pc, #44]	; (8001428 <System_Init+0xc0>)
 80013fc:	f003 f931 	bl	8004662 <HAL_TIM_Base_Start_IT>
}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000be8 	.word	0x20000be8
 8001408:	20000494 	.word	0x20000494
 800140c:	20000454 	.word	0x20000454
 8001410:	200004dc 	.word	0x200004dc
 8001414:	200002ec 	.word	0x200002ec
 8001418:	20000414 	.word	0x20000414
 800141c:	20000004 	.word	0x20000004
 8001420:	20000394 	.word	0x20000394
 8001424:	20000002 	.word	0x20000002
 8001428:	200003d4 	.word	0x200003d4

0800142c <Tcp_DataDeal>:

void Tcp_DataDeal(void) {
 800142c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001430:	b08e      	sub	sp, #56	; 0x38
 8001432:	af04      	add	r7, sp, #16
	  //Server_SentTo_Client(Wifi_Command_Buffer);
	  char Str[40] = {0};
 8001434:	463b      	mov	r3, r7
 8001436:	2228      	movs	r2, #40	; 0x28
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f005 fa96 	bl	800696c <memset>
	  if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"Cycle\r")) {
 8001440:	4947      	ldr	r1, [pc, #284]	; (8001560 <Tcp_DataDeal+0x134>)
 8001442:	4848      	ldr	r0, [pc, #288]	; (8001564 <Tcp_DataDeal+0x138>)
 8001444:	f001 f8dc 	bl	8002600 <Strcmp>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d00c      	beq.n	8001468 <Tcp_DataDeal+0x3c>
		  sprintf(Str, "Cycle:%d", (int)Cycle);
 800144e:	4b46      	ldr	r3, [pc, #280]	; (8001568 <Tcp_DataDeal+0x13c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	463b      	mov	r3, r7
 8001456:	4945      	ldr	r1, [pc, #276]	; (800156c <Tcp_DataDeal+0x140>)
 8001458:	4618      	mov	r0, r3
 800145a:	f005 ff67 	bl	800732c <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 800145e:	463b      	mov	r3, r7
 8001460:	4618      	mov	r0, r3
 8001462:	f001 f86f 	bl	8002544 <Server_SentTo_Client>
	  else {
		  sprintf(Str, "Cycle:%d|Width:%d|I:%f|V:%f", (int)Cycle, (int)Width, ADC_ValueAverage[1], ADC_ValueAverage[0]);
	  	  Server_SentTo_Client((uint8_t *)Str);
	  }

}
 8001466:	e075      	b.n	8001554 <Tcp_DataDeal+0x128>
	  } else if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"I\r")) {
 8001468:	4941      	ldr	r1, [pc, #260]	; (8001570 <Tcp_DataDeal+0x144>)
 800146a:	483e      	ldr	r0, [pc, #248]	; (8001564 <Tcp_DataDeal+0x138>)
 800146c:	f001 f8c8 	bl	8002600 <Strcmp>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d011      	beq.n	800149a <Tcp_DataDeal+0x6e>
		  sprintf(Str, "Motor_I: %f A", ADC_ValueAverage[1]);
 8001476:	4b3f      	ldr	r3, [pc, #252]	; (8001574 <Tcp_DataDeal+0x148>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f864 	bl	8000548 <__aeabi_f2d>
 8001480:	4603      	mov	r3, r0
 8001482:	460c      	mov	r4, r1
 8001484:	4638      	mov	r0, r7
 8001486:	461a      	mov	r2, r3
 8001488:	4623      	mov	r3, r4
 800148a:	493b      	ldr	r1, [pc, #236]	; (8001578 <Tcp_DataDeal+0x14c>)
 800148c:	f005 ff4e 	bl	800732c <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 8001490:	463b      	mov	r3, r7
 8001492:	4618      	mov	r0, r3
 8001494:	f001 f856 	bl	8002544 <Server_SentTo_Client>
}
 8001498:	e05c      	b.n	8001554 <Tcp_DataDeal+0x128>
	  } else if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"V\r")) {
 800149a:	4938      	ldr	r1, [pc, #224]	; (800157c <Tcp_DataDeal+0x150>)
 800149c:	4831      	ldr	r0, [pc, #196]	; (8001564 <Tcp_DataDeal+0x138>)
 800149e:	f001 f8af 	bl	8002600 <Strcmp>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d011      	beq.n	80014cc <Tcp_DataDeal+0xa0>
		  sprintf(Str, "Boost_V: %f V", ADC_ValueAverage[0]);
 80014a8:	4b32      	ldr	r3, [pc, #200]	; (8001574 <Tcp_DataDeal+0x148>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff f84b 	bl	8000548 <__aeabi_f2d>
 80014b2:	4603      	mov	r3, r0
 80014b4:	460c      	mov	r4, r1
 80014b6:	4638      	mov	r0, r7
 80014b8:	461a      	mov	r2, r3
 80014ba:	4623      	mov	r3, r4
 80014bc:	4930      	ldr	r1, [pc, #192]	; (8001580 <Tcp_DataDeal+0x154>)
 80014be:	f005 ff35 	bl	800732c <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 80014c2:	463b      	mov	r3, r7
 80014c4:	4618      	mov	r0, r3
 80014c6:	f001 f83d 	bl	8002544 <Server_SentTo_Client>
}
 80014ca:	e043      	b.n	8001554 <Tcp_DataDeal+0x128>
	  } else if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"Speed\r")) {
 80014cc:	492d      	ldr	r1, [pc, #180]	; (8001584 <Tcp_DataDeal+0x158>)
 80014ce:	4825      	ldr	r0, [pc, #148]	; (8001564 <Tcp_DataDeal+0x138>)
 80014d0:	f001 f896 	bl	8002600 <Strcmp>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d01a      	beq.n	8001510 <Tcp_DataDeal+0xe4>
		  sprintf(Str, "Speed: %f r/s", (float)2000 / Cycle);
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <Tcp_DataDeal+0x13c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	ee07 3a90 	vmov	s15, r3
 80014e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001588 <Tcp_DataDeal+0x15c>
 80014ea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014ee:	ee16 0a90 	vmov	r0, s13
 80014f2:	f7ff f829 	bl	8000548 <__aeabi_f2d>
 80014f6:	4603      	mov	r3, r0
 80014f8:	460c      	mov	r4, r1
 80014fa:	4638      	mov	r0, r7
 80014fc:	461a      	mov	r2, r3
 80014fe:	4623      	mov	r3, r4
 8001500:	4922      	ldr	r1, [pc, #136]	; (800158c <Tcp_DataDeal+0x160>)
 8001502:	f005 ff13 	bl	800732c <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 8001506:	463b      	mov	r3, r7
 8001508:	4618      	mov	r0, r3
 800150a:	f001 f81b 	bl	8002544 <Server_SentTo_Client>
}
 800150e:	e021      	b.n	8001554 <Tcp_DataDeal+0x128>
		  sprintf(Str, "Cycle:%d|Width:%d|I:%f|V:%f", (int)Cycle, (int)Width, ADC_ValueAverage[1], ADC_ValueAverage[0]);
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <Tcp_DataDeal+0x13c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	461e      	mov	r6, r3
 8001516:	4b1e      	ldr	r3, [pc, #120]	; (8001590 <Tcp_DataDeal+0x164>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4698      	mov	r8, r3
 800151c:	4b15      	ldr	r3, [pc, #84]	; (8001574 <Tcp_DataDeal+0x148>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff f811 	bl	8000548 <__aeabi_f2d>
 8001526:	4604      	mov	r4, r0
 8001528:	460d      	mov	r5, r1
 800152a:	4b12      	ldr	r3, [pc, #72]	; (8001574 <Tcp_DataDeal+0x148>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f80a 	bl	8000548 <__aeabi_f2d>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4638      	mov	r0, r7
 800153a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800153e:	e9cd 4500 	strd	r4, r5, [sp]
 8001542:	4643      	mov	r3, r8
 8001544:	4632      	mov	r2, r6
 8001546:	4913      	ldr	r1, [pc, #76]	; (8001594 <Tcp_DataDeal+0x168>)
 8001548:	f005 fef0 	bl	800732c <siprintf>
	  	  Server_SentTo_Client((uint8_t *)Str);
 800154c:	463b      	mov	r3, r7
 800154e:	4618      	mov	r0, r3
 8001550:	f000 fff8 	bl	8002544 <Server_SentTo_Client>
}
 8001554:	bf00      	nop
 8001556:	3728      	adds	r7, #40	; 0x28
 8001558:	46bd      	mov	sp, r7
 800155a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800155e:	bf00      	nop
 8001560:	08009420 	.word	0x08009420
 8001564:	2000027c 	.word	0x2000027c
 8001568:	20000208 	.word	0x20000208
 800156c:	08009428 	.word	0x08009428
 8001570:	08009434 	.word	0x08009434
 8001574:	200004d4 	.word	0x200004d4
 8001578:	08009438 	.word	0x08009438
 800157c:	08009448 	.word	0x08009448
 8001580:	0800944c 	.word	0x0800944c
 8001584:	0800945c 	.word	0x0800945c
 8001588:	44fa0000 	.word	0x44fa0000
 800158c:	08009464 	.word	0x08009464
 8001590:	2000020c 	.word	0x2000020c
 8001594:	08009474 	.word	0x08009474

08001598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	4b21      	ldr	r3, [pc, #132]	; (8001638 <HAL_MspInit+0x90>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b6:	4a20      	ldr	r2, [pc, #128]	; (8001638 <HAL_MspInit+0x90>)
 80015b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015bc:	6453      	str	r3, [r2, #68]	; 0x44
 80015be:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <HAL_MspInit+0x90>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	603b      	str	r3, [r7, #0]
 80015ce:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <HAL_MspInit+0x90>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	4a19      	ldr	r2, [pc, #100]	; (8001638 <HAL_MspInit+0x90>)
 80015d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d8:	6413      	str	r3, [r2, #64]	; 0x40
 80015da:	4b17      	ldr	r3, [pc, #92]	; (8001638 <HAL_MspInit+0x90>)
 80015dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2101      	movs	r1, #1
 80015ea:	f06f 000b 	mvn.w	r0, #11
 80015ee:	f001 fe30 	bl	8003252 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	f06f 000a 	mvn.w	r0, #10
 80015fa:	f001 fe2a 	bl	8003252 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2101      	movs	r1, #1
 8001602:	f06f 0009 	mvn.w	r0, #9
 8001606:	f001 fe24 	bl	8003252 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2101      	movs	r1, #1
 800160e:	f06f 0004 	mvn.w	r0, #4
 8001612:	f001 fe1e 	bl	8003252 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2101      	movs	r1, #1
 800161a:	f06f 0003 	mvn.w	r0, #3
 800161e:	f001 fe18 	bl	8003252 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2101      	movs	r1, #1
 8001626:	f06f 0001 	mvn.w	r0, #1
 800162a:	f001 fe12 	bl	8003252 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800164e:	e7fe      	b.n	800164e <HardFault_Handler+0x4>

08001650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001654:	e7fe      	b.n	8001654 <MemManage_Handler+0x4>

08001656 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001656:	b480      	push	{r7}
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800165a:	e7fe      	b.n	800165a <BusFault_Handler+0x4>

0800165c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001660:	e7fe      	b.n	8001660 <UsageFault_Handler+0x4>

08001662 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800167e:	b480      	push	{r7}
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001690:	f001 f8d8 	bl	8002844 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}

08001698 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800169c:	4802      	ldr	r0, [pc, #8]	; (80016a8 <TIM2_IRQHandler+0x10>)
 800169e:	f003 f915 	bl	80048cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000454 	.word	0x20000454

080016ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016b0:	4802      	ldr	r0, [pc, #8]	; (80016bc <TIM3_IRQHandler+0x10>)
 80016b2:	f003 f90b 	bl	80048cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	200003d4 	.word	0x200003d4

080016c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016c4:	4802      	ldr	r0, [pc, #8]	; (80016d0 <USART1_IRQHandler+0x10>)
 80016c6:	f004 fb2b 	bl	8005d20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000494 	.word	0x20000494

080016d4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016d8:	4802      	ldr	r0, [pc, #8]	; (80016e4 <DMA2_Stream0_IRQHandler+0x10>)
 80016da:	f001 ff19 	bl	8003510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000334 	.word	0x20000334

080016e8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	e00a      	b.n	8001710 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016fa:	f3af 8000 	nop.w
 80016fe:	4601      	mov	r1, r0
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	60ba      	str	r2, [r7, #8]
 8001706:	b2ca      	uxtb	r2, r1
 8001708:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3301      	adds	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	dbf0      	blt.n	80016fa <_read+0x12>
	}

return len;
 8001718:	687b      	ldr	r3, [r7, #4]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b086      	sub	sp, #24
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	e009      	b.n	8001748 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1c5a      	adds	r2, r3, #1
 8001738:	60ba      	str	r2, [r7, #8]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f000 fc2d 	bl	8001f9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	3301      	adds	r3, #1
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	429a      	cmp	r2, r3
 800174e:	dbf1      	blt.n	8001734 <_write+0x12>
	}
	return len;
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <_close>:

int _close(int file)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
	return -1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001782:	605a      	str	r2, [r3, #4]
	return 0;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <_isatty>:

int _isatty(int file)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
	return 1;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
	return 0;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80017cc:	4b11      	ldr	r3, [pc, #68]	; (8001814 <_sbrk+0x50>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d102      	bne.n	80017da <_sbrk+0x16>
		heap_end = &end;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <_sbrk+0x50>)
 80017d6:	4a10      	ldr	r2, [pc, #64]	; (8001818 <_sbrk+0x54>)
 80017d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <_sbrk+0x50>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <_sbrk+0x50>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4413      	add	r3, r2
 80017e8:	466a      	mov	r2, sp
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d907      	bls.n	80017fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80017ee:	f005 f893 	bl	8006918 <__errno>
 80017f2:	4602      	mov	r2, r0
 80017f4:	230c      	movs	r3, #12
 80017f6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80017f8:	f04f 33ff 	mov.w	r3, #4294967295
 80017fc:	e006      	b.n	800180c <_sbrk+0x48>
	}

	heap_end += incr;
 80017fe:	4b05      	ldr	r3, [pc, #20]	; (8001814 <_sbrk+0x50>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4413      	add	r3, r2
 8001806:	4a03      	ldr	r2, [pc, #12]	; (8001814 <_sbrk+0x50>)
 8001808:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800180a:	68fb      	ldr	r3, [r7, #12]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000200 	.word	0x20000200
 8001818:	20000bf8 	.word	0x20000bf8

0800181c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <SystemInit+0x28>)
 8001822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001826:	4a07      	ldr	r2, [pc, #28]	; (8001844 <SystemInit+0x28>)
 8001828:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800182c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001830:	4b04      	ldr	r3, [pc, #16]	; (8001844 <SystemInit+0x28>)
 8001832:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001836:	609a      	str	r2, [r3, #8]
#endif
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b096      	sub	sp, #88	; 0x58
 800184c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800185c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
 8001874:	611a      	str	r2, [r3, #16]
 8001876:	615a      	str	r2, [r3, #20]
 8001878:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2220      	movs	r2, #32
 800187e:	2100      	movs	r1, #0
 8001880:	4618      	mov	r0, r3
 8001882:	f005 f873 	bl	800696c <memset>

  htim1.Instance = TIM1;
 8001886:	4b4a      	ldr	r3, [pc, #296]	; (80019b0 <MX_TIM1_Init+0x168>)
 8001888:	4a4a      	ldr	r2, [pc, #296]	; (80019b4 <MX_TIM1_Init+0x16c>)
 800188a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800188c:	4b48      	ldr	r3, [pc, #288]	; (80019b0 <MX_TIM1_Init+0x168>)
 800188e:	22a7      	movs	r2, #167	; 0xa7
 8001890:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <MX_TIM1_Init+0x168>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001898:	4b45      	ldr	r3, [pc, #276]	; (80019b0 <MX_TIM1_Init+0x168>)
 800189a:	2263      	movs	r2, #99	; 0x63
 800189c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189e:	4b44      	ldr	r3, [pc, #272]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018a4:	4b42      	ldr	r3, [pc, #264]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018aa:	4b41      	ldr	r3, [pc, #260]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018b0:	483f      	ldr	r0, [pc, #252]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018b2:	f002 feab 	bl	800460c <HAL_TIM_Base_Init>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80018bc:	f7ff fe6c 	bl	8001598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018ca:	4619      	mov	r1, r3
 80018cc:	4838      	ldr	r0, [pc, #224]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018ce:	f003 fa67 	bl	8004da0 <HAL_TIM_ConfigClockSource>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80018d8:	f7ff fe5e 	bl	8001598 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018dc:	4834      	ldr	r0, [pc, #208]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018de:	f002 fee4 	bl	80046aa <HAL_TIM_PWM_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80018e8:	f7ff fe56 	bl	8001598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ec:	2300      	movs	r3, #0
 80018ee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f0:	2300      	movs	r3, #0
 80018f2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018f8:	4619      	mov	r1, r3
 80018fa:	482d      	ldr	r0, [pc, #180]	; (80019b0 <MX_TIM1_Init+0x168>)
 80018fc:	f003 ffce 	bl	800589c <HAL_TIMEx_MasterConfigSynchronization>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001906:	f7ff fe47 	bl	8001598 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800190a:	2360      	movs	r3, #96	; 0x60
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001912:	2300      	movs	r3, #0
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001916:	2300      	movs	r3, #0
 8001918:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800191e:	2300      	movs	r3, #0
 8001920:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001922:	2300      	movs	r3, #0
 8001924:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001926:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192a:	2200      	movs	r2, #0
 800192c:	4619      	mov	r1, r3
 800192e:	4820      	ldr	r0, [pc, #128]	; (80019b0 <MX_TIM1_Init+0x168>)
 8001930:	f003 f970 	bl	8004c14 <HAL_TIM_PWM_ConfigChannel>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800193a:	f7ff fe2d 	bl	8001598 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800193e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001942:	2204      	movs	r2, #4
 8001944:	4619      	mov	r1, r3
 8001946:	481a      	ldr	r0, [pc, #104]	; (80019b0 <MX_TIM1_Init+0x168>)
 8001948:	f003 f964 	bl	8004c14 <HAL_TIM_PWM_ConfigChannel>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001952:	f7ff fe21 	bl	8001598 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001956:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800195a:	220c      	movs	r2, #12
 800195c:	4619      	mov	r1, r3
 800195e:	4814      	ldr	r0, [pc, #80]	; (80019b0 <MX_TIM1_Init+0x168>)
 8001960:	f003 f958 	bl	8004c14 <HAL_TIM_PWM_ConfigChannel>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800196a:	f7ff fe15 	bl	8001598 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800197e:	2300      	movs	r3, #0
 8001980:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001982:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001986:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	4619      	mov	r1, r3
 8001990:	4807      	ldr	r0, [pc, #28]	; (80019b0 <MX_TIM1_Init+0x168>)
 8001992:	f003 ffff 	bl	8005994 <HAL_TIMEx_ConfigBreakDeadTime>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 800199c:	f7ff fdfc 	bl	8001598 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80019a0:	4803      	ldr	r0, [pc, #12]	; (80019b0 <MX_TIM1_Init+0x168>)
 80019a2:	f000 f9ff 	bl	8001da4 <HAL_TIM_MspPostInit>

}
 80019a6:	bf00      	nop
 80019a8:	3758      	adds	r7, #88	; 0x58
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000414 	.word	0x20000414
 80019b4:	40010000 	.word	0x40010000

080019b8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019be:	f107 0318 	add.w	r3, r7, #24
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019d6:	463b      	mov	r3, r7
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 80019e2:	4b2c      	ldr	r3, [pc, #176]	; (8001a94 <MX_TIM2_Init+0xdc>)
 80019e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80019ea:	4b2a      	ldr	r3, [pc, #168]	; (8001a94 <MX_TIM2_Init+0xdc>)
 80019ec:	2253      	movs	r2, #83	; 0x53
 80019ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f0:	4b28      	ldr	r3, [pc, #160]	; (8001a94 <MX_TIM2_Init+0xdc>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 80019f6:	4b27      	ldr	r3, [pc, #156]	; (8001a94 <MX_TIM2_Init+0xdc>)
 80019f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019fe:	4b25      	ldr	r3, [pc, #148]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a04:	4b23      	ldr	r3, [pc, #140]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a0a:	4822      	ldr	r0, [pc, #136]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a0c:	f002 fdfe 	bl	800460c <HAL_TIM_Base_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001a16:	f7ff fdbf 	bl	8001598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a1e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a20:	f107 0318 	add.w	r3, r7, #24
 8001a24:	4619      	mov	r1, r3
 8001a26:	481b      	ldr	r0, [pc, #108]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a28:	f003 f9ba 	bl	8004da0 <HAL_TIM_ConfigClockSource>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a32:	f7ff fdb1 	bl	8001598 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001a36:	4817      	ldr	r0, [pc, #92]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a38:	f002 feaa 	bl	8004790 <HAL_TIM_IC_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a42:	f7ff fda9 	bl	8001598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a46:	2320      	movs	r3, #32
 8001a48:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a4e:	f107 0310 	add.w	r3, r7, #16
 8001a52:	4619      	mov	r1, r3
 8001a54:	480f      	ldr	r0, [pc, #60]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a56:	f003 ff21 	bl	800589c <HAL_TIMEx_MasterConfigSynchronization>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001a60:	f7ff fd9a 	bl	8001598 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a64:	2300      	movs	r3, #0
 8001a66:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a74:	463b      	mov	r3, r7
 8001a76:	2200      	movs	r2, #0
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4806      	ldr	r0, [pc, #24]	; (8001a94 <MX_TIM2_Init+0xdc>)
 8001a7c:	f003 f82e 	bl	8004adc <HAL_TIM_IC_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001a86:	f7ff fd87 	bl	8001598 <Error_Handler>
  }

}
 8001a8a:	bf00      	nop
 8001a8c:	3728      	adds	r7, #40	; 0x28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	20000454 	.word	0x20000454

08001a98 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a9e:	f107 0308 	add.w	r3, r7, #8
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aac:	463b      	mov	r3, r7
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001ab6:	4a1e      	ldr	r2, [pc, #120]	; (8001b30 <MX_TIM3_Init+0x98>)
 8001ab8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001aba:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001abc:	2253      	movs	r2, #83	; 0x53
 8001abe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac0:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8001ac6:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001ac8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001acc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ace:	4b17      	ldr	r3, [pc, #92]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad4:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ada:	4814      	ldr	r0, [pc, #80]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001adc:	f002 fd96 	bl	800460c <HAL_TIM_Base_Init>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001ae6:	f7ff fd57 	bl	8001598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001af0:	f107 0308 	add.w	r3, r7, #8
 8001af4:	4619      	mov	r1, r3
 8001af6:	480d      	ldr	r0, [pc, #52]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001af8:	f003 f952 	bl	8004da0 <HAL_TIM_ConfigClockSource>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001b02:	f7ff fd49 	bl	8001598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b0e:	463b      	mov	r3, r7
 8001b10:	4619      	mov	r1, r3
 8001b12:	4806      	ldr	r0, [pc, #24]	; (8001b2c <MX_TIM3_Init+0x94>)
 8001b14:	f003 fec2 	bl	800589c <HAL_TIMEx_MasterConfigSynchronization>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001b1e:	f7ff fd3b 	bl	8001598 <Error_Handler>
  }

}
 8001b22:	bf00      	nop
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200003d4 	.word	0x200003d4
 8001b30:	40000400 	.word	0x40000400

08001b34 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b096      	sub	sp, #88	; 0x58
 8001b38:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
 8001b60:	611a      	str	r2, [r3, #16]
 8001b62:	615a      	str	r2, [r3, #20]
 8001b64:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	2220      	movs	r2, #32
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f004 fefd 	bl	800696c <memset>

  htim8.Instance = TIM8;
 8001b72:	4b3e      	ldr	r3, [pc, #248]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b74:	4a3e      	ldr	r2, [pc, #248]	; (8001c70 <MX_TIM8_Init+0x13c>)
 8001b76:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8001b78:	4b3c      	ldr	r3, [pc, #240]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b7a:	22a7      	movs	r2, #167	; 0xa7
 8001b7c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7e:	4b3b      	ldr	r3, [pc, #236]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8001b84:	4b39      	ldr	r3, [pc, #228]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b8a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8c:	4b37      	ldr	r3, [pc, #220]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b92:	4b36      	ldr	r3, [pc, #216]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b98:	4b34      	ldr	r3, [pc, #208]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b9e:	4833      	ldr	r0, [pc, #204]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001ba0:	f002 fd34 	bl	800460c <HAL_TIM_Base_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001baa:	f7ff fcf5 	bl	8001598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001bb4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001bb8:	4619      	mov	r1, r3
 8001bba:	482c      	ldr	r0, [pc, #176]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001bbc:	f003 f8f0 	bl	8004da0 <HAL_TIM_ConfigClockSource>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001bc6:	f7ff fce7 	bl	8001598 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001bca:	4828      	ldr	r0, [pc, #160]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001bcc:	f002 fd6d 	bl	80046aa <HAL_TIM_PWM_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001bd6:	f7ff fcdf 	bl	8001598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001be2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001be6:	4619      	mov	r1, r3
 8001be8:	4820      	ldr	r0, [pc, #128]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001bea:	f003 fe57 	bl	800589c <HAL_TIMEx_MasterConfigSynchronization>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001bf4:	f7ff fcd0 	bl	8001598 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf8:	2360      	movs	r3, #96	; 0x60
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c00:	2300      	movs	r3, #0
 8001c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c04:	2300      	movs	r3, #0
 8001c06:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c10:	2300      	movs	r3, #0
 8001c12:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c18:	2200      	movs	r2, #0
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4813      	ldr	r0, [pc, #76]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001c1e:	f002 fff9 	bl	8004c14 <HAL_TIM_PWM_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001c28:	f7ff fcb6 	bl	8001598 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c44:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c46:	2300      	movs	r3, #0
 8001c48:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4807      	ldr	r0, [pc, #28]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001c50:	f003 fea0 	bl	8005994 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8001c5a:	f7ff fc9d 	bl	8001598 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8001c5e:	4803      	ldr	r0, [pc, #12]	; (8001c6c <MX_TIM8_Init+0x138>)
 8001c60:	f000 f8a0 	bl	8001da4 <HAL_TIM_MspPostInit>

}
 8001c64:	bf00      	nop
 8001c66:	3758      	adds	r7, #88	; 0x58
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000394 	.word	0x20000394
 8001c70:	40010400 	.word	0x40010400

08001c74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	; 0x30
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 031c 	add.w	r3, r7, #28
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a3f      	ldr	r2, [pc, #252]	; (8001d90 <HAL_TIM_Base_MspInit+0x11c>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d10e      	bne.n	8001cb4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	4b3e      	ldr	r3, [pc, #248]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9e:	4a3d      	ldr	r2, [pc, #244]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca6:	4b3b      	ldr	r3, [pc, #236]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001cb2:	e068      	b.n	8001d86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM2)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cbc:	d134      	bne.n	8001d28 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	4b34      	ldr	r3, [pc, #208]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	4a33      	ldr	r2, [pc, #204]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cce:	4b31      	ldr	r3, [pc, #196]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b2d      	ldr	r3, [pc, #180]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a2c      	ldr	r2, [pc, #176]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b2a      	ldr	r3, [pc, #168]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001cf6:	2320      	movs	r3, #32
 8001cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d06:	2301      	movs	r3, #1
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4821      	ldr	r0, [pc, #132]	; (8001d98 <HAL_TIM_Base_MspInit+0x124>)
 8001d12:	f001 fe65 	bl	80039e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	201c      	movs	r0, #28
 8001d1c:	f001 fa99 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d20:	201c      	movs	r0, #28
 8001d22:	f001 fab2 	bl	800328a <HAL_NVIC_EnableIRQ>
}
 8001d26:	e02e      	b.n	8001d86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a1b      	ldr	r2, [pc, #108]	; (8001d9c <HAL_TIM_Base_MspInit+0x128>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d116      	bne.n	8001d60 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	4b17      	ldr	r3, [pc, #92]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	4a16      	ldr	r2, [pc, #88]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	6413      	str	r3, [r2, #64]	; 0x40
 8001d42:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2100      	movs	r1, #0
 8001d52:	201d      	movs	r0, #29
 8001d54:	f001 fa7d 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d58:	201d      	movs	r0, #29
 8001d5a:	f001 fa96 	bl	800328a <HAL_NVIC_EnableIRQ>
}
 8001d5e:	e012      	b.n	8001d86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0e      	ldr	r2, [pc, #56]	; (8001da0 <HAL_TIM_Base_MspInit+0x12c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d10d      	bne.n	8001d86 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	4a08      	ldr	r2, [pc, #32]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	6453      	str	r3, [r2, #68]	; 0x44
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <HAL_TIM_Base_MspInit+0x120>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
}
 8001d86:	bf00      	nop
 8001d88:	3730      	adds	r7, #48	; 0x30
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40010000 	.word	0x40010000
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40020000 	.word	0x40020000
 8001d9c:	40000400 	.word	0x40000400
 8001da0:	40010400 	.word	0x40010400

08001da4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a33      	ldr	r2, [pc, #204]	; (8001e90 <HAL_TIM_MspPostInit+0xec>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d11f      	bne.n	8001e06 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b32      	ldr	r3, [pc, #200]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	4a31      	ldr	r2, [pc, #196]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001dd0:	f043 0310 	orr.w	r3, r3, #16
 8001dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd6:	4b2f      	ldr	r3, [pc, #188]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	f003 0310 	and.w	r3, r3, #16
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 8001de2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 8001de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	2302      	movs	r3, #2
 8001dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001df4:	2301      	movs	r3, #1
 8001df6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4826      	ldr	r0, [pc, #152]	; (8001e98 <HAL_TIM_MspPostInit+0xf4>)
 8001e00:	f001 fdee 	bl	80039e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001e04:	e040      	b.n	8001e88 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM8)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a24      	ldr	r2, [pc, #144]	; (8001e9c <HAL_TIM_MspPostInit+0xf8>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d13b      	bne.n	8001e88 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	4b1f      	ldr	r3, [pc, #124]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	4a1e      	ldr	r2, [pc, #120]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e20:	4b1c      	ldr	r3, [pc, #112]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e34:	4a17      	ldr	r2, [pc, #92]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3c:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <HAL_TIM_MspPostInit+0xf0>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e48:	2380      	movs	r3, #128	; 0x80
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e54:	2300      	movs	r3, #0
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	480f      	ldr	r0, [pc, #60]	; (8001ea0 <HAL_TIM_MspPostInit+0xfc>)
 8001e64:	f001 fdbc 	bl	80039e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e68:	2340      	movs	r3, #64	; 0x40
 8001e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	4808      	ldr	r0, [pc, #32]	; (8001ea4 <HAL_TIM_MspPostInit+0x100>)
 8001e84:	f001 fdac 	bl	80039e0 <HAL_GPIO_Init>
}
 8001e88:	bf00      	nop
 8001e8a:	3728      	adds	r7, #40	; 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40010000 	.word	0x40010000
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40010400 	.word	0x40010400
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40020800 	.word	0x40020800

08001ea8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001eae:	4a12      	ldr	r2, [pc, #72]	; (8001ef8 <MX_USART1_UART_Init+0x50>)
 8001eb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001eb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001ece:	220c      	movs	r2, #12
 8001ed0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed2:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed8:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ede:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <MX_USART1_UART_Init+0x4c>)
 8001ee0:	f003 fde3 	bl	8005aaa <HAL_UART_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001eea:	f7ff fb55 	bl	8001598 <Error_Handler>
  }

}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000494 	.word	0x20000494
 8001ef8:	40011000 	.word	0x40011000

08001efc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	; 0x28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a1d      	ldr	r2, [pc, #116]	; (8001f90 <HAL_UART_MspInit+0x94>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d134      	bne.n	8001f88 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
 8001f22:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <HAL_UART_MspInit+0x98>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f26:	4a1b      	ldr	r2, [pc, #108]	; (8001f94 <HAL_UART_MspInit+0x98>)
 8001f28:	f043 0310 	orr.w	r3, r3, #16
 8001f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f2e:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_UART_MspInit+0x98>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f32:	f003 0310 	and.w	r3, r3, #16
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <HAL_UART_MspInit+0x98>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a14      	ldr	r2, [pc, #80]	; (8001f94 <HAL_UART_MspInit+0x98>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_UART_MspInit+0x98>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f56:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f64:	2303      	movs	r3, #3
 8001f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f68:	2307      	movs	r3, #7
 8001f6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6c:	f107 0314 	add.w	r3, r7, #20
 8001f70:	4619      	mov	r1, r3
 8001f72:	4809      	ldr	r0, [pc, #36]	; (8001f98 <HAL_UART_MspInit+0x9c>)
 8001f74:	f001 fd34 	bl	80039e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2025      	movs	r0, #37	; 0x25
 8001f7e:	f001 f968 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f82:	2025      	movs	r0, #37	; 0x25
 8001f84:	f001 f981 	bl	800328a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f88:	bf00      	nop
 8001f8a:	3728      	adds	r7, #40	; 0x28
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40011000 	.word	0x40011000
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40020000 	.word	0x40020000

08001f9c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001fa4:	1d39      	adds	r1, r7, #4
 8001fa6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001faa:	2201      	movs	r2, #1
 8001fac:	4803      	ldr	r0, [pc, #12]	; (8001fbc <__io_putchar+0x20>)
 8001fae:	f003 fdc9 	bl	8005b44 <HAL_UART_Transmit>
  return ch;
 8001fb2:	687b      	ldr	r3, [r7, #4]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000494 	.word	0x20000494

08001fc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ff8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001fc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001fc6:	e003      	b.n	8001fd0 <LoopCopyDataInit>

08001fc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001fca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001fcc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001fce:	3104      	adds	r1, #4

08001fd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001fd0:	480b      	ldr	r0, [pc, #44]	; (8002000 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001fd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001fd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001fd8:	d3f6      	bcc.n	8001fc8 <CopyDataInit>
  ldr  r2, =_sbss
 8001fda:	4a0b      	ldr	r2, [pc, #44]	; (8002008 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001fdc:	e002      	b.n	8001fe4 <LoopFillZerobss>

08001fde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001fde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001fe0:	f842 3b04 	str.w	r3, [r2], #4

08001fe4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001fe4:	4b09      	ldr	r3, [pc, #36]	; (800200c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001fe6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001fe8:	d3f9      	bcc.n	8001fde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fea:	f7ff fc17 	bl	800181c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fee:	f004 fc99 	bl	8006924 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ff2:	f7ff f90d 	bl	8001210 <main>
  bx  lr    
 8001ff6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ff8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001ffc:	080097f8 	.word	0x080097f8
  ldr  r0, =_sdata
 8002000:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002004:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002008:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 800200c:	20000bf4 	.word	0x20000bf4

08002010 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002010:	e7fe      	b.n	8002010 <ADC_IRQHandler>
 8002012:	0000      	movs	r0, r0
 8002014:	0000      	movs	r0, r0
	...

08002018 <HAL_ADC_ConvCpltCallback>:
uint32_t ADC_Value[Sample_Num][Channel_Num];
uint8_t Dma_DataDeal_Flag = 0;
float ADC_Value_Buffer[Sample_Num][Channel_Num];
float ADC_ValueAverage[Channel_Num];

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

	if(Dma_DataDeal_Flag == 0) {
 8002020:	4b23      	ldr	r3, [pc, #140]	; (80020b0 <HAL_ADC_ConvCpltCallback+0x98>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d13a      	bne.n	800209e <HAL_ADC_ConvCpltCallback+0x86>
		//Dma_DataDeal_Flag = 0;

		for(int x = 0; x < Sample_Num; x++) {
 8002028:	2300      	movs	r3, #0
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	e031      	b.n	8002092 <HAL_ADC_ConvCpltCallback+0x7a>
			for(int y = 0; y < Channel_Num; y++) {
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	e028      	b.n	8002086 <HAL_ADC_ConvCpltCallback+0x6e>
				ADC_Value_Buffer[x][y] = (float)ADC_Value[x][y] / 4096 * 3.3;
 8002034:	491f      	ldr	r1, [pc, #124]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x9c>)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	005a      	lsls	r2, r3, #1
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	4413      	add	r3, r2
 800203e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800204a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80020b8 <HAL_ADC_ConvCpltCallback+0xa0>
 800204e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002052:	ee16 0a90 	vmov	r0, s13
 8002056:	f7fe fa77 	bl	8000548 <__aeabi_f2d>
 800205a:	a313      	add	r3, pc, #76	; (adr r3, 80020a8 <HAL_ADC_ConvCpltCallback+0x90>)
 800205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002060:	f7fe faca 	bl	80005f8 <__aeabi_dmul>
 8002064:	4603      	mov	r3, r0
 8002066:	460c      	mov	r4, r1
 8002068:	4618      	mov	r0, r3
 800206a:	4621      	mov	r1, r4
 800206c:	f7fe fd9c 	bl	8000ba8 <__aeabi_d2f>
 8002070:	4912      	ldr	r1, [pc, #72]	; (80020bc <HAL_ADC_ConvCpltCallback+0xa4>)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	005a      	lsls	r2, r3, #1
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	6018      	str	r0, [r3, #0]
			for(int y = 0; y < Channel_Num; y++) {
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	3301      	adds	r3, #1
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	2b01      	cmp	r3, #1
 800208a:	ddd3      	ble.n	8002034 <HAL_ADC_ConvCpltCallback+0x1c>
		for(int x = 0; x < Sample_Num; x++) {
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3301      	adds	r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b63      	cmp	r3, #99	; 0x63
 8002096:	ddca      	ble.n	800202e <HAL_ADC_ConvCpltCallback+0x16>
			}
		}

		Dma_DataDeal_Flag = 1;
 8002098:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <HAL_ADC_ConvCpltCallback+0x98>)
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
	}
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd90      	pop	{r4, r7, pc}
 80020a6:	bf00      	nop
 80020a8:	66666666 	.word	0x66666666
 80020ac:	400a6666 	.word	0x400a6666
 80020b0:	20000204 	.word	0x20000204
 80020b4:	200004dc 	.word	0x200004dc
 80020b8:	45800000 	.word	0x45800000
 80020bc:	200007fc 	.word	0x200007fc

080020c0 <Update_Data>:

void Update_Data(void) {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	//while(1) {
		if(Dma_DataDeal_Flag == 1) {
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <Update_Data+0x1c>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d104      	bne.n	80020d6 <Update_Data+0x16>
			//Dma_DataDeal_Flag  = 0;
			Data_Fliter();
 80020cc:	f000 f808 	bl	80020e0 <Data_Fliter>
			Dma_DataDeal_Flag = 0;
 80020d0:	4b02      	ldr	r3, [pc, #8]	; (80020dc <Update_Data+0x1c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
			//break;
		}
	//}
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000204 	.word	0x20000204

080020e0 <Data_Fliter>:

void Data_Fliter(void) {
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	; 0x24
 80020e4:	af00      	add	r7, sp, #0
	for(int l=0; l<Channel_Num; l++) {
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
 80020ea:	e053      	b.n	8002194 <Data_Fliter+0xb4>
		for(int i=0; i<Sample_Num-1; i++) { // 
 80020ec:	2300      	movs	r3, #0
 80020ee:	61bb      	str	r3, [r7, #24]
 80020f0:	e04a      	b.n	8002188 <Data_Fliter+0xa8>
			for(int j=0; j<Sample_Num-i; j++) {
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
 80020f6:	e03e      	b.n	8002176 <Data_Fliter+0x96>
				if(ADC_Value_Buffer[j][l] > ADC_Value_Buffer[j+1][l]) {
 80020f8:	4943      	ldr	r1, [pc, #268]	; (8002208 <Data_Fliter+0x128>)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	005a      	lsls	r2, r3, #1
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	4413      	add	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	440b      	add	r3, r1
 8002106:	ed93 7a00 	vldr	s14, [r3]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	3301      	adds	r3, #1
 800210e:	493e      	ldr	r1, [pc, #248]	; (8002208 <Data_Fliter+0x128>)
 8002110:	005a      	lsls	r2, r3, #1
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	4413      	add	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	440b      	add	r3, r1
 800211a:	edd3 7a00 	vldr	s15, [r3]
 800211e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002126:	dd23      	ble.n	8002170 <Data_Fliter+0x90>
					float tmp = ADC_Value_Buffer[j][l];
 8002128:	4937      	ldr	r1, [pc, #220]	; (8002208 <Data_Fliter+0x128>)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	005a      	lsls	r2, r3, #1
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	4413      	add	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	607b      	str	r3, [r7, #4]
					ADC_Value_Buffer[j][l] = ADC_Value_Buffer[j+1][l];
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	3301      	adds	r3, #1
 800213e:	4932      	ldr	r1, [pc, #200]	; (8002208 <Data_Fliter+0x128>)
 8002140:	005a      	lsls	r2, r3, #1
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	4413      	add	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	482e      	ldr	r0, [pc, #184]	; (8002208 <Data_Fliter+0x128>)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	0059      	lsls	r1, r3, #1
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	440b      	add	r3, r1
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4403      	add	r3, r0
 800215a:	601a      	str	r2, [r3, #0]
					ADC_Value_Buffer[j+1][l] = tmp;
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3301      	adds	r3, #1
 8002160:	4929      	ldr	r1, [pc, #164]	; (8002208 <Data_Fliter+0x128>)
 8002162:	005a      	lsls	r2, r3, #1
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	440b      	add	r3, r1
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	601a      	str	r2, [r3, #0]
			for(int j=0; j<Sample_Num-i; j++) {
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	3301      	adds	r3, #1
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	429a      	cmp	r2, r3
 8002180:	dbba      	blt.n	80020f8 <Data_Fliter+0x18>
		for(int i=0; i<Sample_Num-1; i++) { // 
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	3301      	adds	r3, #1
 8002186:	61bb      	str	r3, [r7, #24]
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	2b62      	cmp	r3, #98	; 0x62
 800218c:	ddb1      	ble.n	80020f2 <Data_Fliter+0x12>
	for(int l=0; l<Channel_Num; l++) {
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3301      	adds	r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	2b01      	cmp	r3, #1
 8002198:	dda8      	ble.n	80020ec <Data_Fliter+0xc>
				}
		  	}
		}
	}
//
	for(int l=0; l<Channel_Num; l++) {
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	e029      	b.n	80021f4 <Data_Fliter+0x114>
		float Sum = 0;
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
		for(int i=Sample_Num/2-25; i<Sample_Num/2+25; i++) {	//
 80021a6:	2319      	movs	r3, #25
 80021a8:	60bb      	str	r3, [r7, #8]
 80021aa:	e011      	b.n	80021d0 <Data_Fliter+0xf0>
			Sum += ADC_Value_Buffer[i][l];
 80021ac:	4916      	ldr	r1, [pc, #88]	; (8002208 <Data_Fliter+0x128>)
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	005a      	lsls	r2, r3, #1
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4413      	add	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	440b      	add	r3, r1
 80021ba:	edd3 7a00 	vldr	s15, [r3]
 80021be:	ed97 7a03 	vldr	s14, [r7, #12]
 80021c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c6:	edc7 7a03 	vstr	s15, [r7, #12]
		for(int i=Sample_Num/2-25; i<Sample_Num/2+25; i++) {	//
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	3301      	adds	r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b4a      	cmp	r3, #74	; 0x4a
 80021d4:	ddea      	ble.n	80021ac <Data_Fliter+0xcc>
		}
		ADC_ValueAverage[l] = Sum/50;
 80021d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80021da:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800220c <Data_Fliter+0x12c>
 80021de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <Data_Fliter+0x130>)
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	edc3 7a00 	vstr	s15, [r3]
	for(int l=0; l<Channel_Num; l++) {
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	3301      	adds	r3, #1
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	ddd2      	ble.n	80021a0 <Data_Fliter+0xc0>
	}
}
 80021fa:	bf00      	nop
 80021fc:	3724      	adds	r7, #36	; 0x24
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	200007fc 	.word	0x200007fc
 800220c:	42480000 	.word	0x42480000
 8002210:	200004d4 	.word	0x200004d4

08002214 <HAL_TIM_PeriodElapsedCallback>:

uint32_t Times = 0, Times_Buffer = 0;

//   
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)	// 5
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002224:	d141      	bne.n	80022aa <HAL_TIM_PeriodElapsedCallback+0x96>
  {
    if ((TIM5CH1_CAPTURE_STA & 0x80) == 0) // 
 8002226:	4b2a      	ldr	r3, [pc, #168]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	b25b      	sxtb	r3, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	db3c      	blt.n	80022aa <HAL_TIM_PeriodElapsedCallback+0x96>
    {
     // if (TIM5CH1_CAPTURE_STA & 0x40)		   // 
      //{
        if ( (TIM5CH1_CAPTURE_STA & 0x3f) == 0x3f )		//   
 8002230:	4b27      	ldr	r3, [pc, #156]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002238:	2b3f      	cmp	r3, #63	; 0x3f
 800223a:	d130      	bne.n	800229e <HAL_TIM_PeriodElapsedCallback+0x8a>
        {
        	Cycle = 0x3f;
 800223c:	4b25      	ldr	r3, [pc, #148]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800223e:	223f      	movs	r2, #63	; 0x3f
 8002240:	601a      	str	r2, [r3, #0]
        	Cycle *= 0xffff;				// Total Overflow Time()
 8002242:	4b24      	ldr	r3, [pc, #144]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	4613      	mov	r3, r2
 8002248:	041b      	lsls	r3, r3, #16
 800224a:	1a9b      	subs	r3, r3, r2
 800224c:	4a21      	ldr	r2, [pc, #132]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800224e:	6013      	str	r3, [r2, #0]
        	TIM5CH1_CAPTURE_STA = 0;
 8002250:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002252:	2200      	movs	r2, #0
 8002254:	701a      	strb	r2, [r3, #0]
        	DownEdgeFlag = 0;
 8002256:	4b20      	ldr	r3, [pc, #128]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002258:	2200      	movs	r2, #0
 800225a:	701a      	strb	r2, [r3, #0]
        	__HAL_TIM_DISABLE(&htim2);
 800225c:	4b1f      	ldr	r3, [pc, #124]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6a1a      	ldr	r2, [r3, #32]
 8002262:	f241 1311 	movw	r3, #4369	; 0x1111
 8002266:	4013      	ands	r3, r2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d10f      	bne.n	800228c <HAL_TIM_PeriodElapsedCallback+0x78>
 800226c:	4b1b      	ldr	r3, [pc, #108]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6a1a      	ldr	r2, [r3, #32]
 8002272:	f240 4344 	movw	r3, #1092	; 0x444
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d107      	bne.n	800228c <HAL_TIM_PeriodElapsedCallback+0x78>
 800227c:	4b17      	ldr	r3, [pc, #92]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	4b16      	ldr	r3, [pc, #88]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 0201 	bic.w	r2, r2, #1
 800228a:	601a      	str	r2, [r3, #0]
        	__HAL_TIM_ENABLE(&htim2);
 800228c:	4b13      	ldr	r3, [pc, #76]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	4b12      	ldr	r3, [pc, #72]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	e005      	b.n	80022aa <HAL_TIM_PeriodElapsedCallback+0x96>
          //TIM5CH1_CAPTURE_STA |= 0x80;// 
          //TIM5CH1_CAPTURE_VAL = 0xffffffff;
        }
        else
        {
          TIM5CH1_CAPTURE_STA++;		// , TIM5CH1_CAPTURE_STAok
 800229e:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	3301      	adds	r3, #1
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80022a8:	701a      	strb	r2, [r3, #0]
        }
      //}
    }
  }

  if(htim->Instance == TIM3) {
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a0c      	ldr	r2, [pc, #48]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d106      	bne.n	80022c2 <HAL_TIM_PeriodElapsedCallback+0xae>
	  Times_Buffer = Times;
 80022b4:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0b      	ldr	r2, [pc, #44]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80022ba:	6013      	str	r3, [r2, #0]
	  Times = 0;
 80022bc:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
  }
}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20000205 	.word	0x20000205
 80022d4:	20000208 	.word	0x20000208
 80022d8:	20000206 	.word	0x20000206
 80022dc:	20000454 	.word	0x20000454
 80022e0:	40000400 	.word	0x40000400
 80022e4:	20000210 	.word	0x20000210
 80022e8:	20000214 	.word	0x20000214

080022ec <HAL_TIM_IC_CaptureCallback>:

//  HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) 


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  if ( (TIM5CH1_CAPTURE_STA & 0x80) == 0 )	// 
 80022f4:	4b57      	ldr	r3, [pc, #348]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	b25b      	sxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f2c0 80a6 	blt.w	800244c <HAL_TIM_IC_CaptureCallback+0x160>
  {
    if (TIM5CH1_CAPTURE_STA & 0x40)			// 
 8002300:	4b54      	ldr	r3, [pc, #336]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002308:	2b00      	cmp	r3, #0
 800230a:	d034      	beq.n	8002376 <HAL_TIM_IC_CaptureCallback+0x8a>
    {
      //TIM5CH1_CAPTURE_STA |= 0x80;		// 
      TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);	// . CCRx2
 800230c:	2100      	movs	r1, #0
 800230e:	4852      	ldr	r0, [pc, #328]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002310:	f002 fdfe 	bl	8004f10 <HAL_TIM_ReadCapturedValue>
 8002314:	4602      	mov	r2, r0
 8002316:	4b51      	ldr	r3, [pc, #324]	; (800245c <HAL_TIM_IC_CaptureCallback+0x170>)
 8002318:	601a      	str	r2, [r3, #0]

     // if (TIM5CH1_CAPTURE_STA & 0x80)   // 
      	   // {
      Width = TIM5CH1_CAPTURE_STA & 0x3f;
 800231a:	4b4e      	ldr	r3, [pc, #312]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002322:	4a4f      	ldr	r2, [pc, #316]	; (8002460 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002324:	6013      	str	r3, [r2, #0]
      Width *= 0xffff;				// Total Overflow Time()
 8002326:	4b4e      	ldr	r3, [pc, #312]	; (8002460 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	4613      	mov	r3, r2
 800232c:	041b      	lsls	r3, r3, #16
 800232e:	1a9b      	subs	r3, r3, r2
 8002330:	4a4b      	ldr	r2, [pc, #300]	; (8002460 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002332:	6013      	str	r3, [r2, #0]
      Width += TIM5CH1_CAPTURE_VAL + 3;    // Get Total High Level Time()
 8002334:	4b49      	ldr	r3, [pc, #292]	; (800245c <HAL_TIM_IC_CaptureCallback+0x170>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4b49      	ldr	r3, [pc, #292]	; (8002460 <HAL_TIM_IC_CaptureCallback+0x174>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4413      	add	r3, r2
 800233e:	3303      	adds	r3, #3
 8002340:	4a47      	ldr	r2, [pc, #284]	; (8002460 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002342:	6013      	str	r3, [r2, #0]
      	      //  printf("HIGH: %f ms\r\n", (float)temp/1000); // Print Total High Level Time()
      //TIM5CH1_CAPTURE_STA = 0;			    // Clear Capture State , Open The Next Capture()
      	   //}
      TIM5CH1_CAPTURE_STA &= 0xbf;
 8002344:	4b43      	ldr	r3, [pc, #268]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800234c:	b2da      	uxtb	r2, r3
 800234e:	4b41      	ldr	r3, [pc, #260]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002350:	701a      	strb	r2, [r3, #0]
      DownEdgeFlag = 1;
 8002352:	4b44      	ldr	r3, [pc, #272]	; (8002464 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002354:	2201      	movs	r2, #1
 8002356:	701a      	strb	r2, [r3, #0]


      TIM_RESET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1);						// 
 8002358:	4b3f      	ldr	r3, [pc, #252]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6a1a      	ldr	r2, [r3, #32]
 800235e:	4b3e      	ldr	r3, [pc, #248]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 020a 	bic.w	r2, r2, #10
 8002366:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING);	// TIM51
 8002368:	4b3b      	ldr	r3, [pc, #236]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6a12      	ldr	r2, [r2, #32]
 8002372:	621a      	str	r2, [r3, #32]
    	}


    }
  }
}
 8002374:	e06a      	b.n	800244c <HAL_TIM_IC_CaptureCallback+0x160>
    	if(DownEdgeFlag == 1) {
 8002376:	4b3b      	ldr	r3, [pc, #236]	; (8002464 <HAL_TIM_IC_CaptureCallback+0x178>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d125      	bne.n	80023ca <HAL_TIM_IC_CaptureCallback+0xde>
    		TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 800237e:	2100      	movs	r1, #0
 8002380:	4835      	ldr	r0, [pc, #212]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002382:	f002 fdc5 	bl	8004f10 <HAL_TIM_ReadCapturedValue>
 8002386:	4602      	mov	r2, r0
 8002388:	4b34      	ldr	r3, [pc, #208]	; (800245c <HAL_TIM_IC_CaptureCallback+0x170>)
 800238a:	601a      	str	r2, [r3, #0]
    		Cycle = TIM5CH1_CAPTURE_STA & 0x3f;
 800238c:	4b31      	ldr	r3, [pc, #196]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002394:	4a34      	ldr	r2, [pc, #208]	; (8002468 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8002396:	6013      	str	r3, [r2, #0]
    		Cycle *= 0xffff;				// Total Overflow Time()
 8002398:	4b33      	ldr	r3, [pc, #204]	; (8002468 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	4613      	mov	r3, r2
 800239e:	041b      	lsls	r3, r3, #16
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	4a31      	ldr	r2, [pc, #196]	; (8002468 <HAL_TIM_IC_CaptureCallback+0x17c>)
 80023a4:	6013      	str	r3, [r2, #0]
    		Cycle += TIM5CH1_CAPTURE_VAL + 3;    // Get Total High Level Time()
 80023a6:	4b2d      	ldr	r3, [pc, #180]	; (800245c <HAL_TIM_IC_CaptureCallback+0x170>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	4b2f      	ldr	r3, [pc, #188]	; (8002468 <HAL_TIM_IC_CaptureCallback+0x17c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4413      	add	r3, r2
 80023b0:	3303      	adds	r3, #3
 80023b2:	4a2d      	ldr	r2, [pc, #180]	; (8002468 <HAL_TIM_IC_CaptureCallback+0x17c>)
 80023b4:	6013      	str	r3, [r2, #0]
    		TIM5CH1_CAPTURE_STA = 0;
 80023b6:	4b27      	ldr	r3, [pc, #156]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	701a      	strb	r2, [r3, #0]
    		TIM5CH1_CAPTURE_VAL = 0;
 80023bc:	4b27      	ldr	r3, [pc, #156]	; (800245c <HAL_TIM_IC_CaptureCallback+0x170>)
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
    		DownEdgeFlag = 0;
 80023c2:	4b28      	ldr	r3, [pc, #160]	; (8002464 <HAL_TIM_IC_CaptureCallback+0x178>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
}
 80023c8:	e040      	b.n	800244c <HAL_TIM_IC_CaptureCallback+0x160>
      TIM5CH1_CAPTURE_STA = 0;	// 
 80023ca:	4b22      	ldr	r3, [pc, #136]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
      TIM5CH1_CAPTURE_VAL = 0;	// 
 80023d0:	4b22      	ldr	r3, [pc, #136]	; (800245c <HAL_TIM_IC_CaptureCallback+0x170>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
      TIM5CH1_CAPTURE_STA |= 0x40;// 
 80023d6:	4b1f      	ldr	r3, [pc, #124]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	4b1c      	ldr	r3, [pc, #112]	; (8002454 <HAL_TIM_IC_CaptureCallback+0x168>)
 80023e2:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_DISABLE(&htim2);	//5
 80023e4:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6a1a      	ldr	r2, [r3, #32]
 80023ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10f      	bne.n	8002414 <HAL_TIM_IC_CaptureCallback+0x128>
 80023f4:	4b18      	ldr	r3, [pc, #96]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6a1a      	ldr	r2, [r3, #32]
 80023fa:	f240 4344 	movw	r3, #1092	; 0x444
 80023fe:	4013      	ands	r3, r2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d107      	bne.n	8002414 <HAL_TIM_IC_CaptureCallback+0x128>
 8002404:	4b14      	ldr	r3, [pc, #80]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	4b13      	ldr	r3, [pc, #76]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f022 0201 	bic.w	r2, r2, #1
 8002412:	601a      	str	r2, [r3, #0]
      __HAL_TIM_SET_COUNTER(&htim2,0);
 8002414:	4b10      	ldr	r3, [pc, #64]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2200      	movs	r2, #0
 800241a:	625a      	str	r2, [r3, #36]	; 0x24
      TIM_RESET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1);   //
 800241c:	4b0e      	ldr	r3, [pc, #56]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6a1a      	ldr	r2, [r3, #32]
 8002422:	4b0d      	ldr	r3, [pc, #52]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 020a 	bic.w	r2, r2, #10
 800242a:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);//51
 800242c:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6a1a      	ldr	r2, [r3, #32]
 8002432:	4b09      	ldr	r3, [pc, #36]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0202 	orr.w	r2, r2, #2
 800243a:	621a      	str	r2, [r3, #32]
      __HAL_TIM_ENABLE(&htim2);//5
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4b05      	ldr	r3, [pc, #20]	; (8002458 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
}
 800244c:	bf00      	nop
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000205 	.word	0x20000205
 8002458:	20000454 	.word	0x20000454
 800245c:	20000b1c 	.word	0x20000b1c
 8002460:	2000020c 	.word	0x2000020c
 8002464:	20000206 	.word	0x20000206
 8002468:	20000208 	.word	0x20000208

0800246c <Set_PID_Parameter>:
	
	return temp;
}

void Set_PID_Parameter(float KP,float KI,float KD)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	ed87 0a03 	vstr	s0, [r7, #12]
 8002476:	edc7 0a02 	vstr	s1, [r7, #8]
 800247a:	ed87 1a01 	vstr	s2, [r7, #4]
    kp = KP;
 800247e:	4a07      	ldr	r2, [pc, #28]	; (800249c <Set_PID_Parameter+0x30>)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6013      	str	r3, [r2, #0]
    ki = KI;
 8002484:	4a06      	ldr	r2, [pc, #24]	; (80024a0 <Set_PID_Parameter+0x34>)
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	6013      	str	r3, [r2, #0]
    kd = KD;
 800248a:	4a06      	ldr	r2, [pc, #24]	; (80024a4 <Set_PID_Parameter+0x38>)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	20000be4 	.word	0x20000be4
 80024a0:	20000b34 	.word	0x20000b34
 80024a4:	20000b24 	.word	0x20000b24

080024a8 <Set_PID_Parameter1>:

	return temp1;
}

void Set_PID_Parameter1(float KP,float KI,float KD)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80024b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80024b6:	ed87 1a01 	vstr	s2, [r7, #4]
    kp1 = KP;
 80024ba:	4a07      	ldr	r2, [pc, #28]	; (80024d8 <Set_PID_Parameter1+0x30>)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6013      	str	r3, [r2, #0]
    ki1 = KI;
 80024c0:	4a06      	ldr	r2, [pc, #24]	; (80024dc <Set_PID_Parameter1+0x34>)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	6013      	str	r3, [r2, #0]
    kd1 = KD;
 80024c6:	4a06      	ldr	r2, [pc, #24]	; (80024e0 <Set_PID_Parameter1+0x38>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6013      	str	r3, [r2, #0]
}
 80024cc:	bf00      	nop
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	20000b38 	.word	0x20000b38
 80024dc:	20000b3c 	.word	0x20000b3c
 80024e0:	20000b90 	.word	0x20000b90

080024e4 <Server_Init>:
uint8_t Rx_Line_Flag = 0;
uint8_t Wifi_Get_Command_Flag = 0;



void Server_Init(void) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80024e8:	2032      	movs	r0, #50	; 0x32
 80024ea:	f000 f9cb 	bl	8002884 <HAL_Delay>
	printf("AT+RST\r\n");
 80024ee:	4810      	ldr	r0, [pc, #64]	; (8002530 <Server_Init+0x4c>)
 80024f0:	f004 ff14 	bl	800731c <puts>
	HAL_Delay(300);
 80024f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80024f8:	f000 f9c4 	bl	8002884 <HAL_Delay>
	printf("AT+CWMODE=2\r\n");
 80024fc:	480d      	ldr	r0, [pc, #52]	; (8002534 <Server_Init+0x50>)
 80024fe:	f004 ff0d 	bl	800731c <puts>
	HAL_Delay(100);
 8002502:	2064      	movs	r0, #100	; 0x64
 8002504:	f000 f9be 	bl	8002884 <HAL_Delay>
	printf("AT+CIPMUX=1\r\n");
 8002508:	480b      	ldr	r0, [pc, #44]	; (8002538 <Server_Init+0x54>)
 800250a:	f004 ff07 	bl	800731c <puts>
	HAL_Delay(100);
 800250e:	2064      	movs	r0, #100	; 0x64
 8002510:	f000 f9b8 	bl	8002884 <HAL_Delay>
	printf("AT+CIPSERVER=1,8080\r\n");
 8002514:	4809      	ldr	r0, [pc, #36]	; (800253c <Server_Init+0x58>)
 8002516:	f004 ff01 	bl	800731c <puts>
	HAL_Delay(100);
 800251a:	2064      	movs	r0, #100	; 0x64
 800251c:	f000 f9b2 	bl	8002884 <HAL_Delay>
	printf("AT+CIPSTO=0\r\n");
 8002520:	4807      	ldr	r0, [pc, #28]	; (8002540 <Server_Init+0x5c>)
 8002522:	f004 fefb 	bl	800731c <puts>
	HAL_Delay(100);
 8002526:	2064      	movs	r0, #100	; 0x64
 8002528:	f000 f9ac 	bl	8002884 <HAL_Delay>
}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	08009490 	.word	0x08009490
 8002534:	08009498 	.word	0x08009498
 8002538:	080094a8 	.word	0x080094a8
 800253c:	080094b8 	.word	0x080094b8
 8002540:	080094d0 	.word	0x080094d0

08002544 <Server_SentTo_Client>:

void Server_SentTo_Client(uint8_t *Str) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 800254c:	2032      	movs	r0, #50	; 0x32
 800254e:	f000 f999 	bl	8002884 <HAL_Delay>
	printf("AT+CIPSEND=0,%d\r\n", Strlen(Str) + 2);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 f818 	bl	8002588 <Strlen>
 8002558:	4603      	mov	r3, r0
 800255a:	3302      	adds	r3, #2
 800255c:	4619      	mov	r1, r3
 800255e:	4808      	ldr	r0, [pc, #32]	; (8002580 <Server_SentTo_Client+0x3c>)
 8002560:	f004 fe68 	bl	8007234 <iprintf>
	HAL_Delay(50);
 8002564:	2032      	movs	r0, #50	; 0x32
 8002566:	f000 f98d 	bl	8002884 <HAL_Delay>
	printf("%s\r\n", Str);
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4805      	ldr	r0, [pc, #20]	; (8002584 <Server_SentTo_Client+0x40>)
 800256e:	f004 fe61 	bl	8007234 <iprintf>
	HAL_Delay(50);
 8002572:	2032      	movs	r0, #50	; 0x32
 8002574:	f000 f986 	bl	8002884 <HAL_Delay>
}
 8002578:	bf00      	nop
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	080094e0 	.word	0x080094e0
 8002584:	080094f4 	.word	0x080094f4

08002588 <Strlen>:

 uint8_t Strlen(uint8_t *s) {
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	 for(uint8_t i = 0; i < 256; i++) {
 8002590:	2300      	movs	r3, #0
 8002592:	73fb      	strb	r3, [r7, #15]
		 if(s[i] == '\0') {
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <Strlen+0x1c>
			 return i;
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	e003      	b.n	80025ac <Strlen+0x24>
	 for(uint8_t i = 0; i < 256; i++) {
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	3301      	adds	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
		 if(s[i] == '\0') {
 80025aa:	e7f3      	b.n	8002594 <Strlen+0xc>
		 }
	 }
 }
 80025ac:	4618      	mov	r0, r3
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <Strcpy>:
 void Strcpy(uint8_t *s1, uint8_t *s2) {
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
	 uint8_t i;
	 for(i = 0; s2[i] != '\0'; i++) {
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]
 80025c6:	e00a      	b.n	80025de <Strcpy+0x26>
		 s1[i] = s2[i];
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	441a      	add	r2, r3
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	440b      	add	r3, r1
 80025d4:	7812      	ldrb	r2, [r2, #0]
 80025d6:	701a      	strb	r2, [r3, #0]
	 for(i = 0; s2[i] != '\0'; i++) {
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	3301      	adds	r3, #1
 80025dc:	73fb      	strb	r3, [r7, #15]
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	4413      	add	r3, r2
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1ee      	bne.n	80025c8 <Strcpy+0x10>
	 }
	 s1[i] = '\0';
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	4413      	add	r3, r2
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
 }
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <Strcmp>:
uint8_t Strcmp(uint8_t *s1, uint8_t *s2) {
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
	uint8_t i;
		 for(i = 0; s2[i] != '\0'; i++) {
 800260a:	2300      	movs	r3, #0
 800260c:	73fb      	strb	r3, [r7, #15]
 800260e:	e00e      	b.n	800262e <Strcmp+0x2e>
			 if(s1[i] != s2[i]) {
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	781a      	ldrb	r2, [r3, #0]
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	6839      	ldr	r1, [r7, #0]
 800261c:	440b      	add	r3, r1
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d001      	beq.n	8002628 <Strcmp+0x28>
				 return 0;
 8002624:	2300      	movs	r3, #0
 8002626:	e011      	b.n	800264c <Strcmp+0x4c>
		 for(i = 0; s2[i] != '\0'; i++) {
 8002628:	7bfb      	ldrb	r3, [r7, #15]
 800262a:	3301      	adds	r3, #1
 800262c:	73fb      	strb	r3, [r7, #15]
 800262e:	7bfb      	ldrb	r3, [r7, #15]
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	4413      	add	r3, r2
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1ea      	bne.n	8002610 <Strcmp+0x10>
			 }
		 }
		 if(s1[i] == '\0') {
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	4413      	add	r3, r2
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <Strcmp+0x4a>
			 return 1;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <Strcmp+0x4c>
		 }
		 return 0;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_UART_RxCpltCallback>:

//UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance) {
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b1e      	ldr	r3, [pc, #120]	; (80026e0 <HAL_UART_RxCpltCallback+0x88>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	429a      	cmp	r2, r3
 800266a:	d134      	bne.n	80026d6 <HAL_UART_RxCpltCallback+0x7e>
		if(Rx_Line_Flag == 0) {
 800266c:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <HAL_UART_RxCpltCallback+0x8c>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d12b      	bne.n	80026cc <HAL_UART_RxCpltCallback+0x74>
			if(Uart1_Rx_Char == '\n') {
 8002674:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <HAL_UART_RxCpltCallback+0x90>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b0a      	cmp	r3, #10
 800267a:	d11a      	bne.n	80026b2 <HAL_UART_RxCpltCallback+0x5a>
				Uart1_Rx_Buffer[Rx_Buffer_Size] = '\0';
 800267c:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	461a      	mov	r2, r3
 8002682:	4b1b      	ldr	r3, [pc, #108]	; (80026f0 <HAL_UART_RxCpltCallback+0x98>)
 8002684:	2100      	movs	r1, #0
 8002686:	5499      	strb	r1, [r3, r2]
				//if(Rx_Buffer_Size >= 5) {
					Rx_Line_Flag = 1;
 8002688:	4b16      	ldr	r3, [pc, #88]	; (80026e4 <HAL_UART_RxCpltCallback+0x8c>)
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
				//}

				if(Rx_Buffer_Size == 1) {
 800268e:	4b17      	ldr	r3, [pc, #92]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d102      	bne.n	800269c <HAL_UART_RxCpltCallback+0x44>
					Rx_Line_Flag = 0;
 8002696:	4b13      	ldr	r3, [pc, #76]	; (80026e4 <HAL_UART_RxCpltCallback+0x8c>)
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
				}

				if(Rx_Buffer_Size == 0){
 800269c:	4b13      	ldr	r3, [pc, #76]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d102      	bne.n	80026aa <HAL_UART_RxCpltCallback+0x52>
					Rx_Line_Flag = 0;
 80026a4:	4b0f      	ldr	r3, [pc, #60]	; (80026e4 <HAL_UART_RxCpltCallback+0x8c>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
				}
				Rx_Buffer_Size = 0;
 80026aa:	4b10      	ldr	r3, [pc, #64]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
 80026b0:	e00c      	b.n	80026cc <HAL_UART_RxCpltCallback+0x74>
			}else {
				Uart1_Rx_Buffer[Rx_Buffer_Size] = Uart1_Rx_Char;
 80026b2:	4b0e      	ldr	r3, [pc, #56]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <HAL_UART_RxCpltCallback+0x90>)
 80026ba:	7819      	ldrb	r1, [r3, #0]
 80026bc:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <HAL_UART_RxCpltCallback+0x98>)
 80026be:	5499      	strb	r1, [r3, r2]
				Rx_Buffer_Size++;
 80026c0:	4b0a      	ldr	r3, [pc, #40]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	3301      	adds	r3, #1
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	4b08      	ldr	r3, [pc, #32]	; (80026ec <HAL_UART_RxCpltCallback+0x94>)
 80026ca:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 80026cc:	2201      	movs	r2, #1
 80026ce:	4906      	ldr	r1, [pc, #24]	; (80026e8 <HAL_UART_RxCpltCallback+0x90>)
 80026d0:	4803      	ldr	r0, [pc, #12]	; (80026e0 <HAL_UART_RxCpltCallback+0x88>)
 80026d2:	f003 fad0 	bl	8005c76 <HAL_UART_Receive_IT>
	}
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20000494 	.word	0x20000494
 80026e4:	200002e1 	.word	0x200002e1
 80026e8:	20000be8 	.word	0x20000be8
 80026ec:	200002e0 	.word	0x200002e0
 80026f0:	20000218 	.word	0x20000218

080026f4 <Tcp_DataAccept>:

void Tcp_DataAccept(void) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0

	if(Wifi_Get_Command_Flag == 1) {
 80026fa:	4b24      	ldr	r3, [pc, #144]	; (800278c <Tcp_DataAccept+0x98>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d104      	bne.n	800270c <Tcp_DataAccept+0x18>
			Tcp_DataDeal();
 8002702:	f7fe fe93 	bl	800142c <Tcp_DataDeal>
			Wifi_Get_Command_Flag = 0;
 8002706:	4b21      	ldr	r3, [pc, #132]	; (800278c <Tcp_DataAccept+0x98>)
 8002708:	2200      	movs	r2, #0
 800270a:	701a      	strb	r2, [r3, #0]
		  }
		  if(Rx_Line_Flag == 1) {
 800270c:	4b20      	ldr	r3, [pc, #128]	; (8002790 <Tcp_DataAccept+0x9c>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d137      	bne.n	8002784 <Tcp_DataAccept+0x90>
			  if(Wifi_Get_Command_Flag == 0) {
 8002714:	4b1d      	ldr	r3, [pc, #116]	; (800278c <Tcp_DataAccept+0x98>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d130      	bne.n	800277e <Tcp_DataAccept+0x8a>
				  //Server_SentTo_Client(Uart1_Rx_Buffer);
				  Wifi_Command_Buffer[0] = Uart1_Rx_Buffer[0];
 800271c:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <Tcp_DataAccept+0xa0>)
 800271e:	781a      	ldrb	r2, [r3, #0]
 8002720:	4b1d      	ldr	r3, [pc, #116]	; (8002798 <Tcp_DataAccept+0xa4>)
 8002722:	701a      	strb	r2, [r3, #0]
		  		  Wifi_Command_Buffer[1] = Uart1_Rx_Buffer[1];
 8002724:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <Tcp_DataAccept+0xa0>)
 8002726:	785a      	ldrb	r2, [r3, #1]
 8002728:	4b1b      	ldr	r3, [pc, #108]	; (8002798 <Tcp_DataAccept+0xa4>)
 800272a:	705a      	strb	r2, [r3, #1]
		  		  Wifi_Command_Buffer[2] = Uart1_Rx_Buffer[2];
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <Tcp_DataAccept+0xa0>)
 800272e:	789a      	ldrb	r2, [r3, #2]
 8002730:	4b19      	ldr	r3, [pc, #100]	; (8002798 <Tcp_DataAccept+0xa4>)
 8002732:	709a      	strb	r2, [r3, #2]
		  		  Wifi_Command_Buffer[3] = Uart1_Rx_Buffer[3];
 8002734:	4b17      	ldr	r3, [pc, #92]	; (8002794 <Tcp_DataAccept+0xa0>)
 8002736:	78da      	ldrb	r2, [r3, #3]
 8002738:	4b17      	ldr	r3, [pc, #92]	; (8002798 <Tcp_DataAccept+0xa4>)
 800273a:	70da      	strb	r2, [r3, #3]
		  		  Wifi_Command_Buffer[4] = '\0';
 800273c:	4b16      	ldr	r3, [pc, #88]	; (8002798 <Tcp_DataAccept+0xa4>)
 800273e:	2200      	movs	r2, #0
 8002740:	711a      	strb	r2, [r3, #4]
		  		  if(Strcmp(Wifi_Command_Buffer, "+IPD") == 1) {
 8002742:	4916      	ldr	r1, [pc, #88]	; (800279c <Tcp_DataAccept+0xa8>)
 8002744:	4814      	ldr	r0, [pc, #80]	; (8002798 <Tcp_DataAccept+0xa4>)
 8002746:	f7ff ff5b 	bl	8002600 <Strcmp>
 800274a:	4603      	mov	r3, r0
 800274c:	2b01      	cmp	r3, #1
 800274e:	d116      	bne.n	800277e <Tcp_DataAccept+0x8a>
		  			  //Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer);
		  			  Wifi_Get_Command_Flag = 1;
 8002750:	4b0e      	ldr	r3, [pc, #56]	; (800278c <Tcp_DataAccept+0x98>)
 8002752:	2201      	movs	r2, #1
 8002754:	701a      	strb	r2, [r3, #0]
		  			  for(uint8_t i = 0; ; i++) {
 8002756:	2300      	movs	r3, #0
 8002758:	71fb      	strb	r3, [r7, #7]
		  				  if(Uart1_Rx_Buffer[i] == ':') {
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	4a0d      	ldr	r2, [pc, #52]	; (8002794 <Tcp_DataAccept+0xa0>)
 800275e:	5cd3      	ldrb	r3, [r2, r3]
 8002760:	2b3a      	cmp	r3, #58	; 0x3a
 8002762:	d108      	bne.n	8002776 <Tcp_DataAccept+0x82>
		  					  Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer + i + 1);
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	3301      	adds	r3, #1
 8002768:	4a0a      	ldr	r2, [pc, #40]	; (8002794 <Tcp_DataAccept+0xa0>)
 800276a:	4413      	add	r3, r2
 800276c:	4619      	mov	r1, r3
 800276e:	480a      	ldr	r0, [pc, #40]	; (8002798 <Tcp_DataAccept+0xa4>)
 8002770:	f7ff ff22 	bl	80025b8 <Strcpy>
		  					  break;
 8002774:	e003      	b.n	800277e <Tcp_DataAccept+0x8a>
		  			  for(uint8_t i = 0; ; i++) {
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	3301      	adds	r3, #1
 800277a:	71fb      	strb	r3, [r7, #7]
		  				  if(Uart1_Rx_Buffer[i] == ':') {
 800277c:	e7ed      	b.n	800275a <Tcp_DataAccept+0x66>
		  				  }
		  			  }
		  		  }
			  }
			  Rx_Line_Flag = 0;
 800277e:	4b04      	ldr	r3, [pc, #16]	; (8002790 <Tcp_DataAccept+0x9c>)
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
		  }
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	200002e2 	.word	0x200002e2
 8002790:	200002e1 	.word	0x200002e1
 8002794:	20000218 	.word	0x20000218
 8002798:	2000027c 	.word	0x2000027c
 800279c:	080094fc 	.word	0x080094fc

080027a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027a4:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <HAL_Init+0x40>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a0d      	ldr	r2, [pc, #52]	; (80027e0 <HAL_Init+0x40>)
 80027aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <HAL_Init+0x40>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0a      	ldr	r2, [pc, #40]	; (80027e0 <HAL_Init+0x40>)
 80027b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027bc:	4b08      	ldr	r3, [pc, #32]	; (80027e0 <HAL_Init+0x40>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a07      	ldr	r2, [pc, #28]	; (80027e0 <HAL_Init+0x40>)
 80027c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c8:	2003      	movs	r0, #3
 80027ca:	f000 fd37 	bl	800323c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ce:	2001      	movs	r0, #1
 80027d0:	f000 f808 	bl	80027e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027d4:	f7fe fee8 	bl	80015a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	40023c00 	.word	0x40023c00

080027e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027ec:	4b12      	ldr	r3, [pc, #72]	; (8002838 <HAL_InitTick+0x54>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <HAL_InitTick+0x58>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	4619      	mov	r1, r3
 80027f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80027fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002802:	4618      	mov	r0, r3
 8002804:	f000 fd4f 	bl	80032a6 <HAL_SYSTICK_Config>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e00e      	b.n	8002830 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b0f      	cmp	r3, #15
 8002816:	d80a      	bhi.n	800282e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002818:	2200      	movs	r2, #0
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	f04f 30ff 	mov.w	r0, #4294967295
 8002820:	f000 fd17 	bl	8003252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002824:	4a06      	ldr	r2, [pc, #24]	; (8002840 <HAL_InitTick+0x5c>)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	e000      	b.n	8002830 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
}
 8002830:	4618      	mov	r0, r3
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	20000008 	.word	0x20000008
 800283c:	20000010 	.word	0x20000010
 8002840:	2000000c 	.word	0x2000000c

08002844 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002848:	4b06      	ldr	r3, [pc, #24]	; (8002864 <HAL_IncTick+0x20>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	461a      	mov	r2, r3
 800284e:	4b06      	ldr	r3, [pc, #24]	; (8002868 <HAL_IncTick+0x24>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4413      	add	r3, r2
 8002854:	4a04      	ldr	r2, [pc, #16]	; (8002868 <HAL_IncTick+0x24>)
 8002856:	6013      	str	r3, [r2, #0]
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	20000010 	.word	0x20000010
 8002868:	20000bec 	.word	0x20000bec

0800286c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return uwTick;
 8002870:	4b03      	ldr	r3, [pc, #12]	; (8002880 <HAL_GetTick+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
}
 8002874:	4618      	mov	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000bec 	.word	0x20000bec

08002884 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800288c:	f7ff ffee 	bl	800286c <HAL_GetTick>
 8002890:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289c:	d005      	beq.n	80028aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <HAL_Delay+0x40>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4413      	add	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028aa:	bf00      	nop
 80028ac:	f7ff ffde 	bl	800286c <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d8f7      	bhi.n	80028ac <HAL_Delay+0x28>
  {
  }
}
 80028bc:	bf00      	nop
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000010 	.word	0x20000010

080028c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e033      	b.n	8002946 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fe fb8e 	bl	8001008 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d118      	bne.n	8002938 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800290e:	f023 0302 	bic.w	r3, r3, #2
 8002912:	f043 0202 	orr.w	r2, r3, #2
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fa40 	bl	8002da0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	f023 0303 	bic.w	r3, r3, #3
 800292e:	f043 0201 	orr.w	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	641a      	str	r2, [r3, #64]	; 0x40
 8002936:	e001      	b.n	800293c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800295c:	2300      	movs	r3, #0
 800295e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002966:	2b01      	cmp	r3, #1
 8002968:	d101      	bne.n	800296e <HAL_ADC_Start_DMA+0x1e>
 800296a:	2302      	movs	r3, #2
 800296c:	e0cc      	b.n	8002b08 <HAL_ADC_Start_DMA+0x1b8>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b01      	cmp	r3, #1
 8002982:	d018      	beq.n	80029b6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f042 0201 	orr.w	r2, r2, #1
 8002992:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002994:	4b5e      	ldr	r3, [pc, #376]	; (8002b10 <HAL_ADC_Start_DMA+0x1c0>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a5e      	ldr	r2, [pc, #376]	; (8002b14 <HAL_ADC_Start_DMA+0x1c4>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	0c9a      	lsrs	r2, r3, #18
 80029a0:	4613      	mov	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	4413      	add	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80029a8:	e002      	b.n	80029b0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	3b01      	subs	r3, #1
 80029ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f9      	bne.n	80029aa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	f040 80a0 	bne.w	8002b06 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80029ce:	f023 0301 	bic.w	r3, r3, #1
 80029d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d007      	beq.n	80029f8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a04:	d106      	bne.n	8002a14 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	f023 0206 	bic.w	r2, r3, #6
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	645a      	str	r2, [r3, #68]	; 0x44
 8002a12:	e002      	b.n	8002a1a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a22:	4b3d      	ldr	r3, [pc, #244]	; (8002b18 <HAL_ADC_Start_DMA+0x1c8>)
 8002a24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2a:	4a3c      	ldr	r2, [pc, #240]	; (8002b1c <HAL_ADC_Start_DMA+0x1cc>)
 8002a2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a32:	4a3b      	ldr	r2, [pc, #236]	; (8002b20 <HAL_ADC_Start_DMA+0x1d0>)
 8002a34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a3a:	4a3a      	ldr	r2, [pc, #232]	; (8002b24 <HAL_ADC_Start_DMA+0x1d4>)
 8002a3c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002a56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	334c      	adds	r3, #76	; 0x4c
 8002a72:	4619      	mov	r1, r3
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f000 fcd0 	bl	800341c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 031f 	and.w	r3, r3, #31
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d12a      	bne.n	8002ade <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a26      	ldr	r2, [pc, #152]	; (8002b28 <HAL_ADC_Start_DMA+0x1d8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d015      	beq.n	8002abe <HAL_ADC_Start_DMA+0x16e>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a25      	ldr	r2, [pc, #148]	; (8002b2c <HAL_ADC_Start_DMA+0x1dc>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d105      	bne.n	8002aa8 <HAL_ADC_Start_DMA+0x158>
 8002a9c:	4b1e      	ldr	r3, [pc, #120]	; (8002b18 <HAL_ADC_Start_DMA+0x1c8>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 031f 	and.w	r3, r3, #31
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00a      	beq.n	8002abe <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a20      	ldr	r2, [pc, #128]	; (8002b30 <HAL_ADC_Start_DMA+0x1e0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d129      	bne.n	8002b06 <HAL_ADC_Start_DMA+0x1b6>
 8002ab2:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <HAL_ADC_Start_DMA+0x1c8>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 031f 	and.w	r3, r3, #31
 8002aba:	2b0f      	cmp	r3, #15
 8002abc:	d823      	bhi.n	8002b06 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d11c      	bne.n	8002b06 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	e013      	b.n	8002b06 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a11      	ldr	r2, [pc, #68]	; (8002b28 <HAL_ADC_Start_DMA+0x1d8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d10e      	bne.n	8002b06 <HAL_ADC_Start_DMA+0x1b6>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d107      	bne.n	8002b06 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b04:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20000008 	.word	0x20000008
 8002b14:	431bde83 	.word	0x431bde83
 8002b18:	40012300 	.word	0x40012300
 8002b1c:	08002f99 	.word	0x08002f99
 8002b20:	08003053 	.word	0x08003053
 8002b24:	0800306f 	.word	0x0800306f
 8002b28:	40012000 	.word	0x40012000
 8002b2c:	40012100 	.word	0x40012100
 8002b30:	40012200 	.word	0x40012200

08002b34 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d101      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x1c>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e105      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x228>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2b09      	cmp	r3, #9
 8002b86:	d925      	bls.n	8002bd4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68d9      	ldr	r1, [r3, #12]
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	461a      	mov	r2, r3
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3b1e      	subs	r3, #30
 8002b9e:	2207      	movs	r2, #7
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43da      	mvns	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	400a      	ands	r2, r1
 8002bac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68d9      	ldr	r1, [r3, #12]
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4403      	add	r3, r0
 8002bc6:	3b1e      	subs	r3, #30
 8002bc8:	409a      	lsls	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	60da      	str	r2, [r3, #12]
 8002bd2:	e022      	b.n	8002c1a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6919      	ldr	r1, [r3, #16]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	461a      	mov	r2, r3
 8002be2:	4613      	mov	r3, r2
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	4413      	add	r3, r2
 8002be8:	2207      	movs	r2, #7
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43da      	mvns	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	400a      	ands	r2, r1
 8002bf6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6919      	ldr	r1, [r3, #16]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	4618      	mov	r0, r3
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	4403      	add	r3, r0
 8002c10:	409a      	lsls	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	2b06      	cmp	r3, #6
 8002c20:	d824      	bhi.n	8002c6c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	3b05      	subs	r3, #5
 8002c34:	221f      	movs	r2, #31
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	400a      	ands	r2, r1
 8002c42:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	4618      	mov	r0, r3
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	4613      	mov	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4413      	add	r3, r2
 8002c5c:	3b05      	subs	r3, #5
 8002c5e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	635a      	str	r2, [r3, #52]	; 0x34
 8002c6a:	e04c      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b0c      	cmp	r3, #12
 8002c72:	d824      	bhi.n	8002cbe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	3b23      	subs	r3, #35	; 0x23
 8002c86:	221f      	movs	r2, #31
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43da      	mvns	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	400a      	ands	r2, r1
 8002c94:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	3b23      	subs	r3, #35	; 0x23
 8002cb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	631a      	str	r2, [r3, #48]	; 0x30
 8002cbc:	e023      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	3b41      	subs	r3, #65	; 0x41
 8002cd0:	221f      	movs	r2, #31
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	400a      	ands	r2, r1
 8002cde:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	4618      	mov	r0, r3
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3b41      	subs	r3, #65	; 0x41
 8002cfa:	fa00 f203 	lsl.w	r2, r0, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d06:	4b22      	ldr	r3, [pc, #136]	; (8002d90 <HAL_ADC_ConfigChannel+0x234>)
 8002d08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a21      	ldr	r2, [pc, #132]	; (8002d94 <HAL_ADC_ConfigChannel+0x238>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d109      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x1cc>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2b12      	cmp	r3, #18
 8002d1a:	d105      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a19      	ldr	r2, [pc, #100]	; (8002d94 <HAL_ADC_ConfigChannel+0x238>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d123      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x21e>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2b10      	cmp	r3, #16
 8002d38:	d003      	beq.n	8002d42 <HAL_ADC_ConfigChannel+0x1e6>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b11      	cmp	r3, #17
 8002d40:	d11b      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2b10      	cmp	r3, #16
 8002d54:	d111      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d56:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <HAL_ADC_ConfigChannel+0x23c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a10      	ldr	r2, [pc, #64]	; (8002d9c <HAL_ADC_ConfigChannel+0x240>)
 8002d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d60:	0c9a      	lsrs	r2, r3, #18
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d6c:	e002      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f9      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	40012300 	.word	0x40012300
 8002d94:	40012000 	.word	0x40012000
 8002d98:	20000008 	.word	0x20000008
 8002d9c:	431bde83 	.word	0x431bde83

08002da0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002da8:	4b79      	ldr	r3, [pc, #484]	; (8002f90 <ADC_Init+0x1f0>)
 8002daa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6859      	ldr	r1, [r3, #4]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	021a      	lsls	r2, r3, #8
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002df8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6859      	ldr	r1, [r3, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689a      	ldr	r2, [r3, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6899      	ldr	r1, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e32:	4a58      	ldr	r2, [pc, #352]	; (8002f94 <ADC_Init+0x1f4>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d022      	beq.n	8002e7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689a      	ldr	r2, [r3, #8]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6899      	ldr	r1, [r3, #8]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6899      	ldr	r1, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	e00f      	b.n	8002e9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0202 	bic.w	r2, r2, #2
 8002eac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6899      	ldr	r1, [r3, #8]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	7e1b      	ldrb	r3, [r3, #24]
 8002eb8:	005a      	lsls	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01b      	beq.n	8002f04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002eda:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002eea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6859      	ldr	r1, [r3, #4]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	035a      	lsls	r2, r3, #13
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	e007      	b.n	8002f14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f12:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	051a      	lsls	r2, r3, #20
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6899      	ldr	r1, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f56:	025a      	lsls	r2, r3, #9
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6899      	ldr	r1, [r3, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	029a      	lsls	r2, r3, #10
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	609a      	str	r2, [r3, #8]
}
 8002f84:	bf00      	nop
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	40012300 	.word	0x40012300
 8002f94:	0f000001 	.word	0x0f000001

08002f98 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002faa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d13c      	bne.n	800302c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d12b      	bne.n	8003024 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d127      	bne.n	8003024 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fda:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d006      	beq.n	8002ff0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d119      	bne.n	8003024 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0220 	bic.w	r2, r2, #32
 8002ffe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d105      	bne.n	8003024 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	f043 0201 	orr.w	r2, r3, #1
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f7fe fff7 	bl	8002018 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800302a:	e00e      	b.n	800304a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f7ff fd85 	bl	8002b48 <HAL_ADC_ErrorCallback>
}
 800303e:	e004      	b.n	800304a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	4798      	blx	r3
}
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b084      	sub	sp, #16
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f7ff fd67 	bl	8002b34 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003066:	bf00      	nop
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2240      	movs	r2, #64	; 0x40
 8003080:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f043 0204 	orr.w	r2, r3, #4
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f7ff fd5a 	bl	8002b48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003094:	bf00      	nop
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030b8:	4013      	ands	r3, r2
 80030ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ce:	4a04      	ldr	r2, [pc, #16]	; (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	60d3      	str	r3, [r2, #12]
}
 80030d4:	bf00      	nop
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	e000ed00 	.word	0xe000ed00

080030e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e8:	4b04      	ldr	r3, [pc, #16]	; (80030fc <__NVIC_GetPriorityGrouping+0x18>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	f003 0307 	and.w	r3, r3, #7
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	e000ed00 	.word	0xe000ed00

08003100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	2b00      	cmp	r3, #0
 8003110:	db0b      	blt.n	800312a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	f003 021f 	and.w	r2, r3, #31
 8003118:	4907      	ldr	r1, [pc, #28]	; (8003138 <__NVIC_EnableIRQ+0x38>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	2001      	movs	r0, #1
 8003122:	fa00 f202 	lsl.w	r2, r0, r2
 8003126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	e000e100 	.word	0xe000e100

0800313c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	6039      	str	r1, [r7, #0]
 8003146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314c:	2b00      	cmp	r3, #0
 800314e:	db0a      	blt.n	8003166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	b2da      	uxtb	r2, r3
 8003154:	490c      	ldr	r1, [pc, #48]	; (8003188 <__NVIC_SetPriority+0x4c>)
 8003156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315a:	0112      	lsls	r2, r2, #4
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	440b      	add	r3, r1
 8003160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003164:	e00a      	b.n	800317c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	b2da      	uxtb	r2, r3
 800316a:	4908      	ldr	r1, [pc, #32]	; (800318c <__NVIC_SetPriority+0x50>)
 800316c:	79fb      	ldrb	r3, [r7, #7]
 800316e:	f003 030f 	and.w	r3, r3, #15
 8003172:	3b04      	subs	r3, #4
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	b2d2      	uxtb	r2, r2
 8003178:	440b      	add	r3, r1
 800317a:	761a      	strb	r2, [r3, #24]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000e100 	.word	0xe000e100
 800318c:	e000ed00 	.word	0xe000ed00

08003190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003190:	b480      	push	{r7}
 8003192:	b089      	sub	sp, #36	; 0x24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f1c3 0307 	rsb	r3, r3, #7
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	bf28      	it	cs
 80031ae:	2304      	movcs	r3, #4
 80031b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	3304      	adds	r3, #4
 80031b6:	2b06      	cmp	r3, #6
 80031b8:	d902      	bls.n	80031c0 <NVIC_EncodePriority+0x30>
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	3b03      	subs	r3, #3
 80031be:	e000      	b.n	80031c2 <NVIC_EncodePriority+0x32>
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c4:	f04f 32ff 	mov.w	r2, #4294967295
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43da      	mvns	r2, r3
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	401a      	ands	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d8:	f04f 31ff 	mov.w	r1, #4294967295
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa01 f303 	lsl.w	r3, r1, r3
 80031e2:	43d9      	mvns	r1, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e8:	4313      	orrs	r3, r2
         );
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3724      	adds	r7, #36	; 0x24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
	...

080031f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3b01      	subs	r3, #1
 8003204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003208:	d301      	bcc.n	800320e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800320a:	2301      	movs	r3, #1
 800320c:	e00f      	b.n	800322e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800320e:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <SysTick_Config+0x40>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3b01      	subs	r3, #1
 8003214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003216:	210f      	movs	r1, #15
 8003218:	f04f 30ff 	mov.w	r0, #4294967295
 800321c:	f7ff ff8e 	bl	800313c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003220:	4b05      	ldr	r3, [pc, #20]	; (8003238 <SysTick_Config+0x40>)
 8003222:	2200      	movs	r2, #0
 8003224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003226:	4b04      	ldr	r3, [pc, #16]	; (8003238 <SysTick_Config+0x40>)
 8003228:	2207      	movs	r2, #7
 800322a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	e000e010 	.word	0xe000e010

0800323c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f7ff ff29 	bl	800309c <__NVIC_SetPriorityGrouping>
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003252:	b580      	push	{r7, lr}
 8003254:	b086      	sub	sp, #24
 8003256:	af00      	add	r7, sp, #0
 8003258:	4603      	mov	r3, r0
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003260:	2300      	movs	r3, #0
 8003262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003264:	f7ff ff3e 	bl	80030e4 <__NVIC_GetPriorityGrouping>
 8003268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68b9      	ldr	r1, [r7, #8]
 800326e:	6978      	ldr	r0, [r7, #20]
 8003270:	f7ff ff8e 	bl	8003190 <NVIC_EncodePriority>
 8003274:	4602      	mov	r2, r0
 8003276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327a:	4611      	mov	r1, r2
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff ff5d 	bl	800313c <__NVIC_SetPriority>
}
 8003282:	bf00      	nop
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	4603      	mov	r3, r0
 8003292:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff31 	bl	8003100 <__NVIC_EnableIRQ>
}
 800329e:	bf00      	nop
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7ff ffa2 	bl	80031f8 <SysTick_Config>
 80032b4:	4603      	mov	r3, r0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
	...

080032c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032c8:	2300      	movs	r3, #0
 80032ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80032cc:	f7ff face 	bl	800286c <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d101      	bne.n	80032dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e099      	b.n	8003410 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0201 	bic.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032fc:	e00f      	b.n	800331e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032fe:	f7ff fab5 	bl	800286c <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b05      	cmp	r3, #5
 800330a:	d908      	bls.n	800331e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2203      	movs	r2, #3
 8003316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e078      	b.n	8003410 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1e8      	bne.n	80032fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	4b38      	ldr	r3, [pc, #224]	; (8003418 <HAL_DMA_Init+0x158>)
 8003338:	4013      	ands	r3, r2
 800333a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800334a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003356:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003362:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	4313      	orrs	r3, r2
 800336e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	2b04      	cmp	r3, #4
 8003376:	d107      	bne.n	8003388 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003380:	4313      	orrs	r3, r2
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	4313      	orrs	r3, r2
 8003386:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f023 0307 	bic.w	r3, r3, #7
 800339e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d117      	bne.n	80033e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00e      	beq.n	80033e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 fa91 	bl	80038ec <DMA_CheckFifoParam>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d008      	beq.n	80033e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2240      	movs	r2, #64	; 0x40
 80033d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80033de:	2301      	movs	r3, #1
 80033e0:	e016      	b.n	8003410 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 fa48 	bl	8003880 <DMA_CalcBaseAndBitshift>
 80033f0:	4603      	mov	r3, r0
 80033f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f8:	223f      	movs	r2, #63	; 0x3f
 80033fa:	409a      	lsls	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	f010803f 	.word	0xf010803f

0800341c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800342a:	2300      	movs	r3, #0
 800342c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003432:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800343a:	2b01      	cmp	r3, #1
 800343c:	d101      	bne.n	8003442 <HAL_DMA_Start_IT+0x26>
 800343e:	2302      	movs	r3, #2
 8003440:	e040      	b.n	80034c4 <HAL_DMA_Start_IT+0xa8>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b01      	cmp	r3, #1
 8003454:	d12f      	bne.n	80034b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2202      	movs	r2, #2
 800345a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 f9da 	bl	8003824 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003474:	223f      	movs	r2, #63	; 0x3f
 8003476:	409a      	lsls	r2, r3
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0216 	orr.w	r2, r2, #22
 800348a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0208 	orr.w	r2, r2, #8
 80034a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	e005      	b.n	80034c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80034be:	2302      	movs	r3, #2
 80034c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80034c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3718      	adds	r7, #24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d004      	beq.n	80034ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2280      	movs	r2, #128	; 0x80
 80034e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e00c      	b.n	8003504 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2205      	movs	r2, #5
 80034ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0201 	bic.w	r2, r2, #1
 8003500:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800351c:	4b92      	ldr	r3, [pc, #584]	; (8003768 <HAL_DMA_IRQHandler+0x258>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a92      	ldr	r2, [pc, #584]	; (800376c <HAL_DMA_IRQHandler+0x25c>)
 8003522:	fba2 2303 	umull	r2, r3, r2, r3
 8003526:	0a9b      	lsrs	r3, r3, #10
 8003528:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800353a:	2208      	movs	r2, #8
 800353c:	409a      	lsls	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	4013      	ands	r3, r2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d01a      	beq.n	800357c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0304 	and.w	r3, r3, #4
 8003550:	2b00      	cmp	r3, #0
 8003552:	d013      	beq.n	800357c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 0204 	bic.w	r2, r2, #4
 8003562:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003568:	2208      	movs	r2, #8
 800356a:	409a      	lsls	r2, r3
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003574:	f043 0201 	orr.w	r2, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003580:	2201      	movs	r2, #1
 8003582:	409a      	lsls	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4013      	ands	r3, r2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d012      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00b      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359e:	2201      	movs	r2, #1
 80035a0:	409a      	lsls	r2, r3
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035aa:	f043 0202 	orr.w	r2, r3, #2
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b6:	2204      	movs	r2, #4
 80035b8:	409a      	lsls	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4013      	ands	r3, r2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d012      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00b      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d4:	2204      	movs	r2, #4
 80035d6:	409a      	lsls	r2, r3
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e0:	f043 0204 	orr.w	r2, r3, #4
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ec:	2210      	movs	r2, #16
 80035ee:	409a      	lsls	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d043      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d03c      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360a:	2210      	movs	r2, #16
 800360c:	409a      	lsls	r2, r3
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d018      	beq.n	8003652 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d108      	bne.n	8003640 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d024      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	4798      	blx	r3
 800363e:	e01f      	b.n	8003680 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01b      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	4798      	blx	r3
 8003650:	e016      	b.n	8003680 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d107      	bne.n	8003670 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0208 	bic.w	r2, r2, #8
 800366e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003684:	2220      	movs	r2, #32
 8003686:	409a      	lsls	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4013      	ands	r3, r2
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 808e 	beq.w	80037ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0310 	and.w	r3, r3, #16
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8086 	beq.w	80037ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a6:	2220      	movs	r2, #32
 80036a8:	409a      	lsls	r2, r3
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b05      	cmp	r3, #5
 80036b8:	d136      	bne.n	8003728 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0216 	bic.w	r2, r2, #22
 80036c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d103      	bne.n	80036ea <HAL_DMA_IRQHandler+0x1da>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0208 	bic.w	r2, r2, #8
 80036f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fe:	223f      	movs	r2, #63	; 0x3f
 8003700:	409a      	lsls	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2201      	movs	r2, #1
 8003712:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800371a:	2b00      	cmp	r3, #0
 800371c:	d07d      	beq.n	800381a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	4798      	blx	r3
        }
        return;
 8003726:	e078      	b.n	800381a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d01c      	beq.n	8003770 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d108      	bne.n	8003756 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003748:	2b00      	cmp	r3, #0
 800374a:	d030      	beq.n	80037ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4798      	blx	r3
 8003754:	e02b      	b.n	80037ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800375a:	2b00      	cmp	r3, #0
 800375c:	d027      	beq.n	80037ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	4798      	blx	r3
 8003766:	e022      	b.n	80037ae <HAL_DMA_IRQHandler+0x29e>
 8003768:	20000008 	.word	0x20000008
 800376c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10f      	bne.n	800379e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0210 	bic.w	r2, r2, #16
 800378c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d032      	beq.n	800381c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d022      	beq.n	8003808 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2205      	movs	r2, #5
 80037c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0201 	bic.w	r2, r2, #1
 80037d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	3301      	adds	r3, #1
 80037de:	60bb      	str	r3, [r7, #8]
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d307      	bcc.n	80037f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1f2      	bne.n	80037da <HAL_DMA_IRQHandler+0x2ca>
 80037f4:	e000      	b.n	80037f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80037f6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800380c:	2b00      	cmp	r3, #0
 800380e:	d005      	beq.n	800381c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	4798      	blx	r3
 8003818:	e000      	b.n	800381c <HAL_DMA_IRQHandler+0x30c>
        return;
 800381a:	bf00      	nop
    }
  }
}
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop

08003824 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003840:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b40      	cmp	r3, #64	; 0x40
 8003850:	d108      	bne.n	8003864 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003862:	e007      	b.n	8003874 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	60da      	str	r2, [r3, #12]
}
 8003874:	bf00      	nop
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	3b10      	subs	r3, #16
 8003890:	4a14      	ldr	r2, [pc, #80]	; (80038e4 <DMA_CalcBaseAndBitshift+0x64>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	091b      	lsrs	r3, r3, #4
 8003898:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800389a:	4a13      	ldr	r2, [pc, #76]	; (80038e8 <DMA_CalcBaseAndBitshift+0x68>)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4413      	add	r3, r2
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	461a      	mov	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d909      	bls.n	80038c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038b6:	f023 0303 	bic.w	r3, r3, #3
 80038ba:	1d1a      	adds	r2, r3, #4
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	659a      	str	r2, [r3, #88]	; 0x58
 80038c0:	e007      	b.n	80038d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038ca:	f023 0303 	bic.w	r3, r3, #3
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	aaaaaaab 	.word	0xaaaaaaab
 80038e8:	0800951c 	.word	0x0800951c

080038ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11f      	bne.n	8003946 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d855      	bhi.n	80039b8 <DMA_CheckFifoParam+0xcc>
 800390c:	a201      	add	r2, pc, #4	; (adr r2, 8003914 <DMA_CheckFifoParam+0x28>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	08003925 	.word	0x08003925
 8003918:	08003937 	.word	0x08003937
 800391c:	08003925 	.word	0x08003925
 8003920:	080039b9 	.word	0x080039b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003928:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d045      	beq.n	80039bc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003934:	e042      	b.n	80039bc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800393e:	d13f      	bne.n	80039c0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003944:	e03c      	b.n	80039c0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800394e:	d121      	bne.n	8003994 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b03      	cmp	r3, #3
 8003954:	d836      	bhi.n	80039c4 <DMA_CheckFifoParam+0xd8>
 8003956:	a201      	add	r2, pc, #4	; (adr r2, 800395c <DMA_CheckFifoParam+0x70>)
 8003958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395c:	0800396d 	.word	0x0800396d
 8003960:	08003973 	.word	0x08003973
 8003964:	0800396d 	.word	0x0800396d
 8003968:	08003985 	.word	0x08003985
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	73fb      	strb	r3, [r7, #15]
      break;
 8003970:	e02f      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003976:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d024      	beq.n	80039c8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003982:	e021      	b.n	80039c8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003988:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800398c:	d11e      	bne.n	80039cc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003992:	e01b      	b.n	80039cc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b02      	cmp	r3, #2
 8003998:	d902      	bls.n	80039a0 <DMA_CheckFifoParam+0xb4>
 800399a:	2b03      	cmp	r3, #3
 800399c:	d003      	beq.n	80039a6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800399e:	e018      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e015      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00e      	beq.n	80039d0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
      break;
 80039b6:	e00b      	b.n	80039d0 <DMA_CheckFifoParam+0xe4>
      break;
 80039b8:	bf00      	nop
 80039ba:	e00a      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;
 80039bc:	bf00      	nop
 80039be:	e008      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;
 80039c0:	bf00      	nop
 80039c2:	e006      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;
 80039c4:	bf00      	nop
 80039c6:	e004      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;
 80039c8:	bf00      	nop
 80039ca:	e002      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;   
 80039cc:	bf00      	nop
 80039ce:	e000      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;
 80039d0:	bf00      	nop
    }
  } 
  
  return status; 
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3714      	adds	r7, #20
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b089      	sub	sp, #36	; 0x24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039f6:	2300      	movs	r3, #0
 80039f8:	61fb      	str	r3, [r7, #28]
 80039fa:	e16b      	b.n	8003cd4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039fc:	2201      	movs	r2, #1
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	f040 815a 	bne.w	8003cce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d00b      	beq.n	8003a3a <HAL_GPIO_Init+0x5a>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d007      	beq.n	8003a3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a2e:	2b11      	cmp	r3, #17
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b12      	cmp	r3, #18
 8003a38:	d130      	bne.n	8003a9c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	2203      	movs	r2, #3
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	43db      	mvns	r3, r3
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	68da      	ldr	r2, [r3, #12]
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a70:	2201      	movs	r2, #1
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 0201 	and.w	r2, r3, #1
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	2203      	movs	r2, #3
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0xfc>
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b12      	cmp	r3, #18
 8003ada:	d123      	bne.n	8003b24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	08da      	lsrs	r2, r3, #3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3208      	adds	r2, #8
 8003ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	220f      	movs	r2, #15
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	691a      	ldr	r2, [r3, #16]
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	f003 0307 	and.w	r3, r3, #7
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	08da      	lsrs	r2, r3, #3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3208      	adds	r2, #8
 8003b1e:	69b9      	ldr	r1, [r7, #24]
 8003b20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 0203 	and.w	r2, r3, #3
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 80b4 	beq.w	8003cce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b66:	2300      	movs	r3, #0
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	4b5f      	ldr	r3, [pc, #380]	; (8003ce8 <HAL_GPIO_Init+0x308>)
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6e:	4a5e      	ldr	r2, [pc, #376]	; (8003ce8 <HAL_GPIO_Init+0x308>)
 8003b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b74:	6453      	str	r3, [r2, #68]	; 0x44
 8003b76:	4b5c      	ldr	r3, [pc, #368]	; (8003ce8 <HAL_GPIO_Init+0x308>)
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b82:	4a5a      	ldr	r2, [pc, #360]	; (8003cec <HAL_GPIO_Init+0x30c>)
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	089b      	lsrs	r3, r3, #2
 8003b88:	3302      	adds	r3, #2
 8003b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	220f      	movs	r2, #15
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a51      	ldr	r2, [pc, #324]	; (8003cf0 <HAL_GPIO_Init+0x310>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d02b      	beq.n	8003c06 <HAL_GPIO_Init+0x226>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a50      	ldr	r2, [pc, #320]	; (8003cf4 <HAL_GPIO_Init+0x314>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d025      	beq.n	8003c02 <HAL_GPIO_Init+0x222>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a4f      	ldr	r2, [pc, #316]	; (8003cf8 <HAL_GPIO_Init+0x318>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d01f      	beq.n	8003bfe <HAL_GPIO_Init+0x21e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a4e      	ldr	r2, [pc, #312]	; (8003cfc <HAL_GPIO_Init+0x31c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d019      	beq.n	8003bfa <HAL_GPIO_Init+0x21a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a4d      	ldr	r2, [pc, #308]	; (8003d00 <HAL_GPIO_Init+0x320>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d013      	beq.n	8003bf6 <HAL_GPIO_Init+0x216>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a4c      	ldr	r2, [pc, #304]	; (8003d04 <HAL_GPIO_Init+0x324>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00d      	beq.n	8003bf2 <HAL_GPIO_Init+0x212>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a4b      	ldr	r2, [pc, #300]	; (8003d08 <HAL_GPIO_Init+0x328>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d007      	beq.n	8003bee <HAL_GPIO_Init+0x20e>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a4a      	ldr	r2, [pc, #296]	; (8003d0c <HAL_GPIO_Init+0x32c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d101      	bne.n	8003bea <HAL_GPIO_Init+0x20a>
 8003be6:	2307      	movs	r3, #7
 8003be8:	e00e      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003bea:	2308      	movs	r3, #8
 8003bec:	e00c      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003bee:	2306      	movs	r3, #6
 8003bf0:	e00a      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003bf2:	2305      	movs	r3, #5
 8003bf4:	e008      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003bf6:	2304      	movs	r3, #4
 8003bf8:	e006      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e004      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e002      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <HAL_GPIO_Init+0x228>
 8003c06:	2300      	movs	r3, #0
 8003c08:	69fa      	ldr	r2, [r7, #28]
 8003c0a:	f002 0203 	and.w	r2, r2, #3
 8003c0e:	0092      	lsls	r2, r2, #2
 8003c10:	4093      	lsls	r3, r2
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c18:	4934      	ldr	r1, [pc, #208]	; (8003cec <HAL_GPIO_Init+0x30c>)
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	089b      	lsrs	r3, r3, #2
 8003c1e:	3302      	adds	r3, #2
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c26:	4b3a      	ldr	r3, [pc, #232]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4013      	ands	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c4a:	4a31      	ldr	r2, [pc, #196]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003c50:	4b2f      	ldr	r3, [pc, #188]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c74:	4a26      	ldr	r2, [pc, #152]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c7a:	4b25      	ldr	r3, [pc, #148]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	43db      	mvns	r3, r3
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	4013      	ands	r3, r2
 8003c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c9e:	4a1c      	ldr	r2, [pc, #112]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ca4:	4b1a      	ldr	r3, [pc, #104]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d003      	beq.n	8003cc8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cc8:	4a11      	ldr	r2, [pc, #68]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	f67f ae90 	bls.w	80039fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cdc:	bf00      	nop
 8003cde:	3724      	adds	r7, #36	; 0x24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	40023800 	.word	0x40023800
 8003cec:	40013800 	.word	0x40013800
 8003cf0:	40020000 	.word	0x40020000
 8003cf4:	40020400 	.word	0x40020400
 8003cf8:	40020800 	.word	0x40020800
 8003cfc:	40020c00 	.word	0x40020c00
 8003d00:	40021000 	.word	0x40021000
 8003d04:	40021400 	.word	0x40021400
 8003d08:	40021800 	.word	0x40021800
 8003d0c:	40021c00 	.word	0x40021c00
 8003d10:	40013c00 	.word	0x40013c00

08003d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	807b      	strh	r3, [r7, #2]
 8003d20:	4613      	mov	r3, r2
 8003d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d24:	787b      	ldrb	r3, [r7, #1]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d2a:	887a      	ldrh	r2, [r7, #2]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d30:	e003      	b.n	8003d3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d32:	887b      	ldrh	r3, [r7, #2]
 8003d34:	041a      	lsls	r2, r3, #16
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	619a      	str	r2, [r3, #24]
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
	...

08003d48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e25b      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d075      	beq.n	8003e52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d66:	4ba3      	ldr	r3, [pc, #652]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d00c      	beq.n	8003d8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d72:	4ba0      	ldr	r3, [pc, #640]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d112      	bne.n	8003da4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d7e:	4b9d      	ldr	r3, [pc, #628]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d8a:	d10b      	bne.n	8003da4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d8c:	4b99      	ldr	r3, [pc, #612]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d05b      	beq.n	8003e50 <HAL_RCC_OscConfig+0x108>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d157      	bne.n	8003e50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e236      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dac:	d106      	bne.n	8003dbc <HAL_RCC_OscConfig+0x74>
 8003dae:	4b91      	ldr	r3, [pc, #580]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a90      	ldr	r2, [pc, #576]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	e01d      	b.n	8003df8 <HAL_RCC_OscConfig+0xb0>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dc4:	d10c      	bne.n	8003de0 <HAL_RCC_OscConfig+0x98>
 8003dc6:	4b8b      	ldr	r3, [pc, #556]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a8a      	ldr	r2, [pc, #552]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	4b88      	ldr	r3, [pc, #544]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a87      	ldr	r2, [pc, #540]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	e00b      	b.n	8003df8 <HAL_RCC_OscConfig+0xb0>
 8003de0:	4b84      	ldr	r3, [pc, #528]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a83      	ldr	r2, [pc, #524]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dea:	6013      	str	r3, [r2, #0]
 8003dec:	4b81      	ldr	r3, [pc, #516]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a80      	ldr	r2, [pc, #512]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d013      	beq.n	8003e28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e00:	f7fe fd34 	bl	800286c <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e08:	f7fe fd30 	bl	800286c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b64      	cmp	r3, #100	; 0x64
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e1fb      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e1a:	4b76      	ldr	r3, [pc, #472]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d0f0      	beq.n	8003e08 <HAL_RCC_OscConfig+0xc0>
 8003e26:	e014      	b.n	8003e52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e28:	f7fe fd20 	bl	800286c <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e30:	f7fe fd1c 	bl	800286c <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b64      	cmp	r3, #100	; 0x64
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e1e7      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e42:	4b6c      	ldr	r3, [pc, #432]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1f0      	bne.n	8003e30 <HAL_RCC_OscConfig+0xe8>
 8003e4e:	e000      	b.n	8003e52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d063      	beq.n	8003f26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e5e:	4b65      	ldr	r3, [pc, #404]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f003 030c 	and.w	r3, r3, #12
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00b      	beq.n	8003e82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e6a:	4b62      	ldr	r3, [pc, #392]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d11c      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e76:	4b5f      	ldr	r3, [pc, #380]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d116      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e82:	4b5c      	ldr	r3, [pc, #368]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d005      	beq.n	8003e9a <HAL_RCC_OscConfig+0x152>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d001      	beq.n	8003e9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e1bb      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e9a:	4b56      	ldr	r3, [pc, #344]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4952      	ldr	r1, [pc, #328]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eae:	e03a      	b.n	8003f26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d020      	beq.n	8003efa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb8:	4b4f      	ldr	r3, [pc, #316]	; (8003ff8 <HAL_RCC_OscConfig+0x2b0>)
 8003eba:	2201      	movs	r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ebe:	f7fe fcd5 	bl	800286c <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec4:	e008      	b.n	8003ed8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ec6:	f7fe fcd1 	bl	800286c <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e19c      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed8:	4b46      	ldr	r3, [pc, #280]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0302 	and.w	r3, r3, #2
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d0f0      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee4:	4b43      	ldr	r3, [pc, #268]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	4940      	ldr	r1, [pc, #256]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	600b      	str	r3, [r1, #0]
 8003ef8:	e015      	b.n	8003f26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003efa:	4b3f      	ldr	r3, [pc, #252]	; (8003ff8 <HAL_RCC_OscConfig+0x2b0>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f00:	f7fe fcb4 	bl	800286c <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f08:	f7fe fcb0 	bl	800286c <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e17b      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f1a:	4b36      	ldr	r3, [pc, #216]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f0      	bne.n	8003f08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d030      	beq.n	8003f94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d016      	beq.n	8003f68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f3a:	4b30      	ldr	r3, [pc, #192]	; (8003ffc <HAL_RCC_OscConfig+0x2b4>)
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f40:	f7fe fc94 	bl	800286c <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f48:	f7fe fc90 	bl	800286c <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e15b      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f5a:	4b26      	ldr	r3, [pc, #152]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0x200>
 8003f66:	e015      	b.n	8003f94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f68:	4b24      	ldr	r3, [pc, #144]	; (8003ffc <HAL_RCC_OscConfig+0x2b4>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6e:	f7fe fc7d 	bl	800286c <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f76:	f7fe fc79 	bl	800286c <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e144      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f88:	4b1a      	ldr	r3, [pc, #104]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1f0      	bne.n	8003f76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 80a0 	beq.w	80040e2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fa6:	4b13      	ldr	r3, [pc, #76]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10f      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	60bb      	str	r3, [r7, #8]
 8003fb6:	4b0f      	ldr	r3, [pc, #60]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	4a0e      	ldr	r2, [pc, #56]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <HAL_RCC_OscConfig+0x2ac>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fca:	60bb      	str	r3, [r7, #8]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	; (8004000 <HAL_RCC_OscConfig+0x2b8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d121      	bne.n	8004022 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fde:	4b08      	ldr	r3, [pc, #32]	; (8004000 <HAL_RCC_OscConfig+0x2b8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a07      	ldr	r2, [pc, #28]	; (8004000 <HAL_RCC_OscConfig+0x2b8>)
 8003fe4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fe8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fea:	f7fe fc3f 	bl	800286c <HAL_GetTick>
 8003fee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff0:	e011      	b.n	8004016 <HAL_RCC_OscConfig+0x2ce>
 8003ff2:	bf00      	nop
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	42470000 	.word	0x42470000
 8003ffc:	42470e80 	.word	0x42470e80
 8004000:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004004:	f7fe fc32 	bl	800286c <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e0fd      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004016:	4b81      	ldr	r3, [pc, #516]	; (800421c <HAL_RCC_OscConfig+0x4d4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0f0      	beq.n	8004004 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d106      	bne.n	8004038 <HAL_RCC_OscConfig+0x2f0>
 800402a:	4b7d      	ldr	r3, [pc, #500]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 800402c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402e:	4a7c      	ldr	r2, [pc, #496]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004030:	f043 0301 	orr.w	r3, r3, #1
 8004034:	6713      	str	r3, [r2, #112]	; 0x70
 8004036:	e01c      	b.n	8004072 <HAL_RCC_OscConfig+0x32a>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	2b05      	cmp	r3, #5
 800403e:	d10c      	bne.n	800405a <HAL_RCC_OscConfig+0x312>
 8004040:	4b77      	ldr	r3, [pc, #476]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004044:	4a76      	ldr	r2, [pc, #472]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004046:	f043 0304 	orr.w	r3, r3, #4
 800404a:	6713      	str	r3, [r2, #112]	; 0x70
 800404c:	4b74      	ldr	r3, [pc, #464]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 800404e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004050:	4a73      	ldr	r2, [pc, #460]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004052:	f043 0301 	orr.w	r3, r3, #1
 8004056:	6713      	str	r3, [r2, #112]	; 0x70
 8004058:	e00b      	b.n	8004072 <HAL_RCC_OscConfig+0x32a>
 800405a:	4b71      	ldr	r3, [pc, #452]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 800405c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405e:	4a70      	ldr	r2, [pc, #448]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004060:	f023 0301 	bic.w	r3, r3, #1
 8004064:	6713      	str	r3, [r2, #112]	; 0x70
 8004066:	4b6e      	ldr	r3, [pc, #440]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406a:	4a6d      	ldr	r2, [pc, #436]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 800406c:	f023 0304 	bic.w	r3, r3, #4
 8004070:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d015      	beq.n	80040a6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800407a:	f7fe fbf7 	bl	800286c <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004080:	e00a      	b.n	8004098 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004082:	f7fe fbf3 	bl	800286c <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004090:	4293      	cmp	r3, r2
 8004092:	d901      	bls.n	8004098 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e0bc      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004098:	4b61      	ldr	r3, [pc, #388]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 800409a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0ee      	beq.n	8004082 <HAL_RCC_OscConfig+0x33a>
 80040a4:	e014      	b.n	80040d0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040a6:	f7fe fbe1 	bl	800286c <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ac:	e00a      	b.n	80040c4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040ae:	f7fe fbdd 	bl	800286c <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040bc:	4293      	cmp	r3, r2
 80040be:	d901      	bls.n	80040c4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e0a6      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040c4:	4b56      	ldr	r3, [pc, #344]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1ee      	bne.n	80040ae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040d0:	7dfb      	ldrb	r3, [r7, #23]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d105      	bne.n	80040e2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040d6:	4b52      	ldr	r3, [pc, #328]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	4a51      	ldr	r2, [pc, #324]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 80040dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 8092 	beq.w	8004210 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040ec:	4b4c      	ldr	r3, [pc, #304]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f003 030c 	and.w	r3, r3, #12
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d05c      	beq.n	80041b2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d141      	bne.n	8004184 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004100:	4b48      	ldr	r3, [pc, #288]	; (8004224 <HAL_RCC_OscConfig+0x4dc>)
 8004102:	2200      	movs	r2, #0
 8004104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004106:	f7fe fbb1 	bl	800286c <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800410c:	e008      	b.n	8004120 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800410e:	f7fe fbad 	bl	800286c <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d901      	bls.n	8004120 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e078      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004120:	4b3f      	ldr	r3, [pc, #252]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1f0      	bne.n	800410e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	69da      	ldr	r2, [r3, #28]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	019b      	lsls	r3, r3, #6
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004142:	085b      	lsrs	r3, r3, #1
 8004144:	3b01      	subs	r3, #1
 8004146:	041b      	lsls	r3, r3, #16
 8004148:	431a      	orrs	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414e:	061b      	lsls	r3, r3, #24
 8004150:	4933      	ldr	r1, [pc, #204]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004152:	4313      	orrs	r3, r2
 8004154:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004156:	4b33      	ldr	r3, [pc, #204]	; (8004224 <HAL_RCC_OscConfig+0x4dc>)
 8004158:	2201      	movs	r2, #1
 800415a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800415c:	f7fe fb86 	bl	800286c <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004164:	f7fe fb82 	bl	800286c <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b02      	cmp	r3, #2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e04d      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004176:	4b2a      	ldr	r3, [pc, #168]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0f0      	beq.n	8004164 <HAL_RCC_OscConfig+0x41c>
 8004182:	e045      	b.n	8004210 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004184:	4b27      	ldr	r3, [pc, #156]	; (8004224 <HAL_RCC_OscConfig+0x4dc>)
 8004186:	2200      	movs	r2, #0
 8004188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418a:	f7fe fb6f 	bl	800286c <HAL_GetTick>
 800418e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004192:	f7fe fb6b 	bl	800286c <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e036      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041a4:	4b1e      	ldr	r3, [pc, #120]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1f0      	bne.n	8004192 <HAL_RCC_OscConfig+0x44a>
 80041b0:	e02e      	b.n	8004210 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d101      	bne.n	80041be <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e029      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041be:	4b18      	ldr	r3, [pc, #96]	; (8004220 <HAL_RCC_OscConfig+0x4d8>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d11c      	bne.n	800420c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041dc:	429a      	cmp	r2, r3
 80041de:	d115      	bne.n	800420c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041e6:	4013      	ands	r3, r2
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d10d      	bne.n	800420c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d106      	bne.n	800420c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004208:	429a      	cmp	r2, r3
 800420a:	d001      	beq.n	8004210 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3718      	adds	r7, #24
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40007000 	.word	0x40007000
 8004220:	40023800 	.word	0x40023800
 8004224:	42470060 	.word	0x42470060

08004228 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e0cc      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800423c:	4b68      	ldr	r3, [pc, #416]	; (80043e0 <HAL_RCC_ClockConfig+0x1b8>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d90c      	bls.n	8004264 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b65      	ldr	r3, [pc, #404]	; (80043e0 <HAL_RCC_ClockConfig+0x1b8>)
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004252:	4b63      	ldr	r3, [pc, #396]	; (80043e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 030f 	and.w	r3, r3, #15
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d001      	beq.n	8004264 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e0b8      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d020      	beq.n	80042b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	d005      	beq.n	8004288 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800427c:	4b59      	ldr	r3, [pc, #356]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	4a58      	ldr	r2, [pc, #352]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004282:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004286:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0308 	and.w	r3, r3, #8
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004294:	4b53      	ldr	r3, [pc, #332]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	4a52      	ldr	r2, [pc, #328]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 800429a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800429e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042a0:	4b50      	ldr	r3, [pc, #320]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	494d      	ldr	r1, [pc, #308]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d044      	beq.n	8004348 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d107      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042c6:	4b47      	ldr	r3, [pc, #284]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d119      	bne.n	8004306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e07f      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d003      	beq.n	80042e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042e2:	2b03      	cmp	r3, #3
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e6:	4b3f      	ldr	r3, [pc, #252]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d109      	bne.n	8004306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e06f      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f6:	4b3b      	ldr	r3, [pc, #236]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e067      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004306:	4b37      	ldr	r3, [pc, #220]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 0203 	bic.w	r2, r3, #3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4934      	ldr	r1, [pc, #208]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004314:	4313      	orrs	r3, r2
 8004316:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004318:	f7fe faa8 	bl	800286c <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800431e:	e00a      	b.n	8004336 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004320:	f7fe faa4 	bl	800286c <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	f241 3288 	movw	r2, #5000	; 0x1388
 800432e:	4293      	cmp	r3, r2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e04f      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	4b2b      	ldr	r3, [pc, #172]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 020c 	and.w	r2, r3, #12
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	429a      	cmp	r2, r3
 8004346:	d1eb      	bne.n	8004320 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004348:	4b25      	ldr	r3, [pc, #148]	; (80043e0 <HAL_RCC_ClockConfig+0x1b8>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 030f 	and.w	r3, r3, #15
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d20c      	bcs.n	8004370 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004356:	4b22      	ldr	r3, [pc, #136]	; (80043e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800435e:	4b20      	ldr	r3, [pc, #128]	; (80043e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 030f 	and.w	r3, r3, #15
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	429a      	cmp	r2, r3
 800436a:	d001      	beq.n	8004370 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e032      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	d008      	beq.n	800438e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800437c:	4b19      	ldr	r3, [pc, #100]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	4916      	ldr	r1, [pc, #88]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 800438a:	4313      	orrs	r3, r2
 800438c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	2b00      	cmp	r3, #0
 8004398:	d009      	beq.n	80043ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800439a:	4b12      	ldr	r3, [pc, #72]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	490e      	ldr	r1, [pc, #56]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043ae:	f000 f821 	bl	80043f4 <HAL_RCC_GetSysClockFreq>
 80043b2:	4601      	mov	r1, r0
 80043b4:	4b0b      	ldr	r3, [pc, #44]	; (80043e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	091b      	lsrs	r3, r3, #4
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	4a0a      	ldr	r2, [pc, #40]	; (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 80043c0:	5cd3      	ldrb	r3, [r2, r3]
 80043c2:	fa21 f303 	lsr.w	r3, r1, r3
 80043c6:	4a09      	ldr	r2, [pc, #36]	; (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80043c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043ca:	4b09      	ldr	r3, [pc, #36]	; (80043f0 <HAL_RCC_ClockConfig+0x1c8>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7fe fa08 	bl	80027e4 <HAL_InitTick>

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40023c00 	.word	0x40023c00
 80043e4:	40023800 	.word	0x40023800
 80043e8:	08009504 	.word	0x08009504
 80043ec:	20000008 	.word	0x20000008
 80043f0:	2000000c 	.word	0x2000000c

080043f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043fa:	2300      	movs	r3, #0
 80043fc:	607b      	str	r3, [r7, #4]
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	2300      	movs	r3, #0
 8004404:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004406:	2300      	movs	r3, #0
 8004408:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800440a:	4b63      	ldr	r3, [pc, #396]	; (8004598 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 030c 	and.w	r3, r3, #12
 8004412:	2b04      	cmp	r3, #4
 8004414:	d007      	beq.n	8004426 <HAL_RCC_GetSysClockFreq+0x32>
 8004416:	2b08      	cmp	r3, #8
 8004418:	d008      	beq.n	800442c <HAL_RCC_GetSysClockFreq+0x38>
 800441a:	2b00      	cmp	r3, #0
 800441c:	f040 80b4 	bne.w	8004588 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004420:	4b5e      	ldr	r3, [pc, #376]	; (800459c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004422:	60bb      	str	r3, [r7, #8]
       break;
 8004424:	e0b3      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004426:	4b5e      	ldr	r3, [pc, #376]	; (80045a0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004428:	60bb      	str	r3, [r7, #8]
      break;
 800442a:	e0b0      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800442c:	4b5a      	ldr	r3, [pc, #360]	; (8004598 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004434:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004436:	4b58      	ldr	r3, [pc, #352]	; (8004598 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d04a      	beq.n	80044d8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004442:	4b55      	ldr	r3, [pc, #340]	; (8004598 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	099b      	lsrs	r3, r3, #6
 8004448:	f04f 0400 	mov.w	r4, #0
 800444c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	ea03 0501 	and.w	r5, r3, r1
 8004458:	ea04 0602 	and.w	r6, r4, r2
 800445c:	4629      	mov	r1, r5
 800445e:	4632      	mov	r2, r6
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	f04f 0400 	mov.w	r4, #0
 8004468:	0154      	lsls	r4, r2, #5
 800446a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800446e:	014b      	lsls	r3, r1, #5
 8004470:	4619      	mov	r1, r3
 8004472:	4622      	mov	r2, r4
 8004474:	1b49      	subs	r1, r1, r5
 8004476:	eb62 0206 	sbc.w	r2, r2, r6
 800447a:	f04f 0300 	mov.w	r3, #0
 800447e:	f04f 0400 	mov.w	r4, #0
 8004482:	0194      	lsls	r4, r2, #6
 8004484:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004488:	018b      	lsls	r3, r1, #6
 800448a:	1a5b      	subs	r3, r3, r1
 800448c:	eb64 0402 	sbc.w	r4, r4, r2
 8004490:	f04f 0100 	mov.w	r1, #0
 8004494:	f04f 0200 	mov.w	r2, #0
 8004498:	00e2      	lsls	r2, r4, #3
 800449a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800449e:	00d9      	lsls	r1, r3, #3
 80044a0:	460b      	mov	r3, r1
 80044a2:	4614      	mov	r4, r2
 80044a4:	195b      	adds	r3, r3, r5
 80044a6:	eb44 0406 	adc.w	r4, r4, r6
 80044aa:	f04f 0100 	mov.w	r1, #0
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	0262      	lsls	r2, r4, #9
 80044b4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80044b8:	0259      	lsls	r1, r3, #9
 80044ba:	460b      	mov	r3, r1
 80044bc:	4614      	mov	r4, r2
 80044be:	4618      	mov	r0, r3
 80044c0:	4621      	mov	r1, r4
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f04f 0400 	mov.w	r4, #0
 80044c8:	461a      	mov	r2, r3
 80044ca:	4623      	mov	r3, r4
 80044cc:	f7fc fbbc 	bl	8000c48 <__aeabi_uldivmod>
 80044d0:	4603      	mov	r3, r0
 80044d2:	460c      	mov	r4, r1
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	e049      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044d8:	4b2f      	ldr	r3, [pc, #188]	; (8004598 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	099b      	lsrs	r3, r3, #6
 80044de:	f04f 0400 	mov.w	r4, #0
 80044e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	ea03 0501 	and.w	r5, r3, r1
 80044ee:	ea04 0602 	and.w	r6, r4, r2
 80044f2:	4629      	mov	r1, r5
 80044f4:	4632      	mov	r2, r6
 80044f6:	f04f 0300 	mov.w	r3, #0
 80044fa:	f04f 0400 	mov.w	r4, #0
 80044fe:	0154      	lsls	r4, r2, #5
 8004500:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004504:	014b      	lsls	r3, r1, #5
 8004506:	4619      	mov	r1, r3
 8004508:	4622      	mov	r2, r4
 800450a:	1b49      	subs	r1, r1, r5
 800450c:	eb62 0206 	sbc.w	r2, r2, r6
 8004510:	f04f 0300 	mov.w	r3, #0
 8004514:	f04f 0400 	mov.w	r4, #0
 8004518:	0194      	lsls	r4, r2, #6
 800451a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800451e:	018b      	lsls	r3, r1, #6
 8004520:	1a5b      	subs	r3, r3, r1
 8004522:	eb64 0402 	sbc.w	r4, r4, r2
 8004526:	f04f 0100 	mov.w	r1, #0
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	00e2      	lsls	r2, r4, #3
 8004530:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004534:	00d9      	lsls	r1, r3, #3
 8004536:	460b      	mov	r3, r1
 8004538:	4614      	mov	r4, r2
 800453a:	195b      	adds	r3, r3, r5
 800453c:	eb44 0406 	adc.w	r4, r4, r6
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	f04f 0200 	mov.w	r2, #0
 8004548:	02a2      	lsls	r2, r4, #10
 800454a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800454e:	0299      	lsls	r1, r3, #10
 8004550:	460b      	mov	r3, r1
 8004552:	4614      	mov	r4, r2
 8004554:	4618      	mov	r0, r3
 8004556:	4621      	mov	r1, r4
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f04f 0400 	mov.w	r4, #0
 800455e:	461a      	mov	r2, r3
 8004560:	4623      	mov	r3, r4
 8004562:	f7fc fb71 	bl	8000c48 <__aeabi_uldivmod>
 8004566:	4603      	mov	r3, r0
 8004568:	460c      	mov	r4, r1
 800456a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800456c:	4b0a      	ldr	r3, [pc, #40]	; (8004598 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	0c1b      	lsrs	r3, r3, #16
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	3301      	adds	r3, #1
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	fbb2 f3f3 	udiv	r3, r2, r3
 8004584:	60bb      	str	r3, [r7, #8]
      break;
 8004586:	e002      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004588:	4b04      	ldr	r3, [pc, #16]	; (800459c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800458a:	60bb      	str	r3, [r7, #8]
      break;
 800458c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800458e:	68bb      	ldr	r3, [r7, #8]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3714      	adds	r7, #20
 8004594:	46bd      	mov	sp, r7
 8004596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004598:	40023800 	.word	0x40023800
 800459c:	00f42400 	.word	0x00f42400
 80045a0:	007a1200 	.word	0x007a1200

080045a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045a8:	4b03      	ldr	r3, [pc, #12]	; (80045b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045aa:	681b      	ldr	r3, [r3, #0]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	20000008 	.word	0x20000008

080045bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045c0:	f7ff fff0 	bl	80045a4 <HAL_RCC_GetHCLKFreq>
 80045c4:	4601      	mov	r1, r0
 80045c6:	4b05      	ldr	r3, [pc, #20]	; (80045dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	0a9b      	lsrs	r3, r3, #10
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	4a03      	ldr	r2, [pc, #12]	; (80045e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d2:	5cd3      	ldrb	r3, [r2, r3]
 80045d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80045d8:	4618      	mov	r0, r3
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40023800 	.word	0x40023800
 80045e0:	08009514 	.word	0x08009514

080045e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045e8:	f7ff ffdc 	bl	80045a4 <HAL_RCC_GetHCLKFreq>
 80045ec:	4601      	mov	r1, r0
 80045ee:	4b05      	ldr	r3, [pc, #20]	; (8004604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	0b5b      	lsrs	r3, r3, #13
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	4a03      	ldr	r2, [pc, #12]	; (8004608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045fa:	5cd3      	ldrb	r3, [r2, r3]
 80045fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40023800 	.word	0x40023800
 8004608:	08009514 	.word	0x08009514

0800460c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e01d      	b.n	800465a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d106      	bne.n	8004638 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f7fd fb1e 	bl	8001c74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3304      	adds	r3, #4
 8004648:	4619      	mov	r1, r3
 800464a:	4610      	mov	r0, r2
 800464c:	f000 fcc2 	bl	8004fd4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004662:	b480      	push	{r7}
 8004664:	b085      	sub	sp, #20
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68da      	ldr	r2, [r3, #12]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f042 0201 	orr.w	r2, r2, #1
 8004678:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2b06      	cmp	r3, #6
 800468a:	d007      	beq.n	800469c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b082      	sub	sp, #8
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e01d      	b.n	80046f8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d106      	bne.n	80046d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f815 	bl	8004700 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2202      	movs	r2, #2
 80046da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3304      	adds	r3, #4
 80046e6:	4619      	mov	r1, r3
 80046e8:	4610      	mov	r0, r2
 80046ea:	f000 fc73 	bl	8004fd4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2201      	movs	r2, #1
 8004724:	6839      	ldr	r1, [r7, #0]
 8004726:	4618      	mov	r0, r3
 8004728:	f001 f868 	bl	80057fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a15      	ldr	r2, [pc, #84]	; (8004788 <HAL_TIM_PWM_Start+0x74>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d004      	beq.n	8004740 <HAL_TIM_PWM_Start+0x2c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a14      	ldr	r2, [pc, #80]	; (800478c <HAL_TIM_PWM_Start+0x78>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d101      	bne.n	8004744 <HAL_TIM_PWM_Start+0x30>
 8004740:	2301      	movs	r3, #1
 8004742:	e000      	b.n	8004746 <HAL_TIM_PWM_Start+0x32>
 8004744:	2300      	movs	r3, #0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d007      	beq.n	800475a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004758:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2b06      	cmp	r3, #6
 800476a:	d007      	beq.n	800477c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	40010000 	.word	0x40010000
 800478c:	40010400 	.word	0x40010400

08004790 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e01d      	b.n	80047de <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d106      	bne.n	80047bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f815 	bl	80047e6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	3304      	adds	r3, #4
 80047cc:	4619      	mov	r1, r3
 80047ce:	4610      	mov	r0, r2
 80047d0:	f000 fc00 	bl	8004fd4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3708      	adds	r7, #8
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}

080047e6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
	...

080047fc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	2b0c      	cmp	r3, #12
 800480a:	d841      	bhi.n	8004890 <HAL_TIM_IC_Start_IT+0x94>
 800480c:	a201      	add	r2, pc, #4	; (adr r2, 8004814 <HAL_TIM_IC_Start_IT+0x18>)
 800480e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004812:	bf00      	nop
 8004814:	08004849 	.word	0x08004849
 8004818:	08004891 	.word	0x08004891
 800481c:	08004891 	.word	0x08004891
 8004820:	08004891 	.word	0x08004891
 8004824:	0800485b 	.word	0x0800485b
 8004828:	08004891 	.word	0x08004891
 800482c:	08004891 	.word	0x08004891
 8004830:	08004891 	.word	0x08004891
 8004834:	0800486d 	.word	0x0800486d
 8004838:	08004891 	.word	0x08004891
 800483c:	08004891 	.word	0x08004891
 8004840:	08004891 	.word	0x08004891
 8004844:	0800487f 	.word	0x0800487f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68da      	ldr	r2, [r3, #12]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f042 0202 	orr.w	r2, r2, #2
 8004856:	60da      	str	r2, [r3, #12]
      break;
 8004858:	e01b      	b.n	8004892 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68da      	ldr	r2, [r3, #12]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f042 0204 	orr.w	r2, r2, #4
 8004868:	60da      	str	r2, [r3, #12]
      break;
 800486a:	e012      	b.n	8004892 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0208 	orr.w	r2, r2, #8
 800487a:	60da      	str	r2, [r3, #12]
      break;
 800487c:	e009      	b.n	8004892 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68da      	ldr	r2, [r3, #12]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f042 0210 	orr.w	r2, r2, #16
 800488c:	60da      	str	r2, [r3, #12]
      break;
 800488e:	e000      	b.n	8004892 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8004890:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2201      	movs	r2, #1
 8004898:	6839      	ldr	r1, [r7, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f000 ffae 	bl	80057fc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b06      	cmp	r3, #6
 80048b0:	d007      	beq.n	80048c2 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 0201 	orr.w	r2, r2, #1
 80048c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d122      	bne.n	8004928 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d11b      	bne.n	8004928 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f06f 0202 	mvn.w	r2, #2
 80048f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	f003 0303 	and.w	r3, r3, #3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7fd fcec 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 8004914:	e005      	b.n	8004922 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 fb3e 	bl	8004f98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 fb45 	bl	8004fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	f003 0304 	and.w	r3, r3, #4
 8004932:	2b04      	cmp	r3, #4
 8004934:	d122      	bne.n	800497c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f003 0304 	and.w	r3, r3, #4
 8004940:	2b04      	cmp	r3, #4
 8004942:	d11b      	bne.n	800497c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f06f 0204 	mvn.w	r2, #4
 800494c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2202      	movs	r2, #2
 8004952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7fd fcc2 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 8004968:	e005      	b.n	8004976 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fb14 	bl	8004f98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 fb1b 	bl	8004fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	f003 0308 	and.w	r3, r3, #8
 8004986:	2b08      	cmp	r3, #8
 8004988:	d122      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b08      	cmp	r3, #8
 8004996:	d11b      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f06f 0208 	mvn.w	r2, #8
 80049a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2204      	movs	r2, #4
 80049a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	f003 0303 	and.w	r3, r3, #3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7fd fc98 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 80049bc:	e005      	b.n	80049ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 faea 	bl	8004f98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 faf1 	bl	8004fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f003 0310 	and.w	r3, r3, #16
 80049da:	2b10      	cmp	r3, #16
 80049dc:	d122      	bne.n	8004a24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f003 0310 	and.w	r3, r3, #16
 80049e8:	2b10      	cmp	r3, #16
 80049ea:	d11b      	bne.n	8004a24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0210 	mvn.w	r2, #16
 80049f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2208      	movs	r2, #8
 80049fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7fd fc6e 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 8004a10:	e005      	b.n	8004a1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fac0 	bl	8004f98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 fac7 	bl	8004fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d10e      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d107      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0201 	mvn.w	r2, #1
 8004a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7fd fbe2 	bl	8002214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5a:	2b80      	cmp	r3, #128	; 0x80
 8004a5c:	d10e      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a68:	2b80      	cmp	r3, #128	; 0x80
 8004a6a:	d107      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 ffe8 	bl	8005a4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a86:	2b40      	cmp	r3, #64	; 0x40
 8004a88:	d10e      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a94:	2b40      	cmp	r3, #64	; 0x40
 8004a96:	d107      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 fa8c 	bl	8004fc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b20      	cmp	r3, #32
 8004ab4:	d10e      	bne.n	8004ad4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f003 0320 	and.w	r3, r3, #32
 8004ac0:	2b20      	cmp	r3, #32
 8004ac2:	d107      	bne.n	8004ad4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f06f 0220 	mvn.w	r2, #32
 8004acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 ffb2 	bl	8005a38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ad4:	bf00      	nop
 8004ad6:	3708      	adds	r7, #8
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d101      	bne.n	8004af6 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004af2:	2302      	movs	r3, #2
 8004af4:	e08a      	b.n	8004c0c <HAL_TIM_IC_ConfigChannel+0x130>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2202      	movs	r2, #2
 8004b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d11b      	bne.n	8004b44 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6818      	ldr	r0, [r3, #0]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	6819      	ldr	r1, [r3, #0]
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f000 fcaa 	bl	8005474 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	699a      	ldr	r2, [r3, #24]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 020c 	bic.w	r2, r2, #12
 8004b2e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6999      	ldr	r1, [r3, #24]
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	619a      	str	r2, [r3, #24]
 8004b42:	e05a      	b.n	8004bfa <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d11c      	bne.n	8004b84 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	6819      	ldr	r1, [r3, #0]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f000 fd2e 	bl	80055ba <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	699a      	ldr	r2, [r3, #24]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004b6c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6999      	ldr	r1, [r3, #24]
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	021a      	lsls	r2, r3, #8
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	619a      	str	r2, [r3, #24]
 8004b82:	e03a      	b.n	8004bfa <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b08      	cmp	r3, #8
 8004b88:	d11b      	bne.n	8004bc2 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	6819      	ldr	r1, [r3, #0]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	f000 fd7b 	bl	8005694 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69da      	ldr	r2, [r3, #28]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 020c 	bic.w	r2, r2, #12
 8004bac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69d9      	ldr	r1, [r3, #28]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	61da      	str	r2, [r3, #28]
 8004bc0:	e01b      	b.n	8004bfa <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	6819      	ldr	r1, [r3, #0]
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f000 fd9b 	bl	800570c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69da      	ldr	r2, [r3, #28]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004be4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69d9      	ldr	r1, [r3, #28]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	021a      	lsls	r2, r3, #8
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e0b4      	b.n	8004d98 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b0c      	cmp	r3, #12
 8004c42:	f200 809f 	bhi.w	8004d84 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004c46:	a201      	add	r2, pc, #4	; (adr r2, 8004c4c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4c:	08004c81 	.word	0x08004c81
 8004c50:	08004d85 	.word	0x08004d85
 8004c54:	08004d85 	.word	0x08004d85
 8004c58:	08004d85 	.word	0x08004d85
 8004c5c:	08004cc1 	.word	0x08004cc1
 8004c60:	08004d85 	.word	0x08004d85
 8004c64:	08004d85 	.word	0x08004d85
 8004c68:	08004d85 	.word	0x08004d85
 8004c6c:	08004d03 	.word	0x08004d03
 8004c70:	08004d85 	.word	0x08004d85
 8004c74:	08004d85 	.word	0x08004d85
 8004c78:	08004d85 	.word	0x08004d85
 8004c7c:	08004d43 	.word	0x08004d43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68b9      	ldr	r1, [r7, #8]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 fa44 	bl	8005114 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	699a      	ldr	r2, [r3, #24]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f042 0208 	orr.w	r2, r2, #8
 8004c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 0204 	bic.w	r2, r2, #4
 8004caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	6999      	ldr	r1, [r3, #24]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	691a      	ldr	r2, [r3, #16]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	619a      	str	r2, [r3, #24]
      break;
 8004cbe:	e062      	b.n	8004d86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68b9      	ldr	r1, [r7, #8]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 fa94 	bl	80051f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699a      	ldr	r2, [r3, #24]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	699a      	ldr	r2, [r3, #24]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	6999      	ldr	r1, [r3, #24]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	021a      	lsls	r2, r3, #8
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	619a      	str	r2, [r3, #24]
      break;
 8004d00:	e041      	b.n	8004d86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68b9      	ldr	r1, [r7, #8]
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 fae9 	bl	80052e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	69da      	ldr	r2, [r3, #28]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f042 0208 	orr.w	r2, r2, #8
 8004d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69da      	ldr	r2, [r3, #28]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 0204 	bic.w	r2, r2, #4
 8004d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69d9      	ldr	r1, [r3, #28]
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	691a      	ldr	r2, [r3, #16]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	61da      	str	r2, [r3, #28]
      break;
 8004d40:	e021      	b.n	8004d86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 fb3d 	bl	80053c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69da      	ldr	r2, [r3, #28]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	69d9      	ldr	r1, [r3, #28]
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	021a      	lsls	r2, r3, #8
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	61da      	str	r2, [r3, #28]
      break;
 8004d82:	e000      	b.n	8004d86 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004d84:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d101      	bne.n	8004db8 <HAL_TIM_ConfigClockSource+0x18>
 8004db4:	2302      	movs	r3, #2
 8004db6:	e0a6      	b.n	8004f06 <HAL_TIM_ConfigClockSource+0x166>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004dd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dde:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b40      	cmp	r3, #64	; 0x40
 8004dee:	d067      	beq.n	8004ec0 <HAL_TIM_ConfigClockSource+0x120>
 8004df0:	2b40      	cmp	r3, #64	; 0x40
 8004df2:	d80b      	bhi.n	8004e0c <HAL_TIM_ConfigClockSource+0x6c>
 8004df4:	2b10      	cmp	r3, #16
 8004df6:	d073      	beq.n	8004ee0 <HAL_TIM_ConfigClockSource+0x140>
 8004df8:	2b10      	cmp	r3, #16
 8004dfa:	d802      	bhi.n	8004e02 <HAL_TIM_ConfigClockSource+0x62>
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d06f      	beq.n	8004ee0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004e00:	e078      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e02:	2b20      	cmp	r3, #32
 8004e04:	d06c      	beq.n	8004ee0 <HAL_TIM_ConfigClockSource+0x140>
 8004e06:	2b30      	cmp	r3, #48	; 0x30
 8004e08:	d06a      	beq.n	8004ee0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004e0a:	e073      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e0c:	2b70      	cmp	r3, #112	; 0x70
 8004e0e:	d00d      	beq.n	8004e2c <HAL_TIM_ConfigClockSource+0x8c>
 8004e10:	2b70      	cmp	r3, #112	; 0x70
 8004e12:	d804      	bhi.n	8004e1e <HAL_TIM_ConfigClockSource+0x7e>
 8004e14:	2b50      	cmp	r3, #80	; 0x50
 8004e16:	d033      	beq.n	8004e80 <HAL_TIM_ConfigClockSource+0xe0>
 8004e18:	2b60      	cmp	r3, #96	; 0x60
 8004e1a:	d041      	beq.n	8004ea0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004e1c:	e06a      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e22:	d066      	beq.n	8004ef2 <HAL_TIM_ConfigClockSource+0x152>
 8004e24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e28:	d017      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004e2a:	e063      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6818      	ldr	r0, [r3, #0]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	6899      	ldr	r1, [r3, #8]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685a      	ldr	r2, [r3, #4]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f000 fcbe 	bl	80057bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e4e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	609a      	str	r2, [r3, #8]
      break;
 8004e58:	e04c      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6818      	ldr	r0, [r3, #0]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	6899      	ldr	r1, [r3, #8]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	f000 fca7 	bl	80057bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e7c:	609a      	str	r2, [r3, #8]
      break;
 8004e7e:	e039      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6818      	ldr	r0, [r3, #0]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	6859      	ldr	r1, [r3, #4]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	f000 fb65 	bl	800555c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2150      	movs	r1, #80	; 0x50
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fc74 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 8004e9e:	e029      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	6859      	ldr	r1, [r3, #4]
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	461a      	mov	r2, r3
 8004eae:	f000 fbc1 	bl	8005634 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2160      	movs	r1, #96	; 0x60
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f000 fc64 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 8004ebe:	e019      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6818      	ldr	r0, [r3, #0]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	6859      	ldr	r1, [r3, #4]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	f000 fb45 	bl	800555c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2140      	movs	r1, #64	; 0x40
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fc54 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 8004ede:	e009      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4619      	mov	r1, r3
 8004eea:	4610      	mov	r0, r2
 8004eec:	f000 fc4b 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 8004ef0:	e000      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004ef2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
	...

08004f10 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b085      	sub	sp, #20
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	2b0c      	cmp	r3, #12
 8004f22:	d831      	bhi.n	8004f88 <HAL_TIM_ReadCapturedValue+0x78>
 8004f24:	a201      	add	r2, pc, #4	; (adr r2, 8004f2c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2a:	bf00      	nop
 8004f2c:	08004f61 	.word	0x08004f61
 8004f30:	08004f89 	.word	0x08004f89
 8004f34:	08004f89 	.word	0x08004f89
 8004f38:	08004f89 	.word	0x08004f89
 8004f3c:	08004f6b 	.word	0x08004f6b
 8004f40:	08004f89 	.word	0x08004f89
 8004f44:	08004f89 	.word	0x08004f89
 8004f48:	08004f89 	.word	0x08004f89
 8004f4c:	08004f75 	.word	0x08004f75
 8004f50:	08004f89 	.word	0x08004f89
 8004f54:	08004f89 	.word	0x08004f89
 8004f58:	08004f89 	.word	0x08004f89
 8004f5c:	08004f7f 	.word	0x08004f7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f66:	60fb      	str	r3, [r7, #12]

      break;
 8004f68:	e00f      	b.n	8004f8a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	60fb      	str	r3, [r7, #12]

      break;
 8004f72:	e00a      	b.n	8004f8a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7a:	60fb      	str	r3, [r7, #12]

      break;
 8004f7c:	e005      	b.n	8004f8a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f84:	60fb      	str	r3, [r7, #12]

      break;
 8004f86:	e000      	b.n	8004f8a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004f88:	bf00      	nop
  }

  return tmpreg;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a40      	ldr	r2, [pc, #256]	; (80050e8 <TIM_Base_SetConfig+0x114>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d013      	beq.n	8005014 <TIM_Base_SetConfig+0x40>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ff2:	d00f      	beq.n	8005014 <TIM_Base_SetConfig+0x40>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a3d      	ldr	r2, [pc, #244]	; (80050ec <TIM_Base_SetConfig+0x118>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00b      	beq.n	8005014 <TIM_Base_SetConfig+0x40>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a3c      	ldr	r2, [pc, #240]	; (80050f0 <TIM_Base_SetConfig+0x11c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d007      	beq.n	8005014 <TIM_Base_SetConfig+0x40>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a3b      	ldr	r2, [pc, #236]	; (80050f4 <TIM_Base_SetConfig+0x120>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d003      	beq.n	8005014 <TIM_Base_SetConfig+0x40>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a3a      	ldr	r2, [pc, #232]	; (80050f8 <TIM_Base_SetConfig+0x124>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d108      	bne.n	8005026 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800501a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	68fa      	ldr	r2, [r7, #12]
 8005022:	4313      	orrs	r3, r2
 8005024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a2f      	ldr	r2, [pc, #188]	; (80050e8 <TIM_Base_SetConfig+0x114>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d02b      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005034:	d027      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a2c      	ldr	r2, [pc, #176]	; (80050ec <TIM_Base_SetConfig+0x118>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d023      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a2b      	ldr	r2, [pc, #172]	; (80050f0 <TIM_Base_SetConfig+0x11c>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d01f      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a2a      	ldr	r2, [pc, #168]	; (80050f4 <TIM_Base_SetConfig+0x120>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d01b      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a29      	ldr	r2, [pc, #164]	; (80050f8 <TIM_Base_SetConfig+0x124>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d017      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a28      	ldr	r2, [pc, #160]	; (80050fc <TIM_Base_SetConfig+0x128>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d013      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a27      	ldr	r2, [pc, #156]	; (8005100 <TIM_Base_SetConfig+0x12c>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d00f      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a26      	ldr	r2, [pc, #152]	; (8005104 <TIM_Base_SetConfig+0x130>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d00b      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a25      	ldr	r2, [pc, #148]	; (8005108 <TIM_Base_SetConfig+0x134>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d007      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a24      	ldr	r2, [pc, #144]	; (800510c <TIM_Base_SetConfig+0x138>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d003      	beq.n	8005086 <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a23      	ldr	r2, [pc, #140]	; (8005110 <TIM_Base_SetConfig+0x13c>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d108      	bne.n	8005098 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800508c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a0a      	ldr	r2, [pc, #40]	; (80050e8 <TIM_Base_SetConfig+0x114>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d003      	beq.n	80050cc <TIM_Base_SetConfig+0xf8>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a0c      	ldr	r2, [pc, #48]	; (80050f8 <TIM_Base_SetConfig+0x124>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d103      	bne.n	80050d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	615a      	str	r2, [r3, #20]
}
 80050da:	bf00      	nop
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	40010000 	.word	0x40010000
 80050ec:	40000400 	.word	0x40000400
 80050f0:	40000800 	.word	0x40000800
 80050f4:	40000c00 	.word	0x40000c00
 80050f8:	40010400 	.word	0x40010400
 80050fc:	40014000 	.word	0x40014000
 8005100:	40014400 	.word	0x40014400
 8005104:	40014800 	.word	0x40014800
 8005108:	40001800 	.word	0x40001800
 800510c:	40001c00 	.word	0x40001c00
 8005110:	40002000 	.word	0x40002000

08005114 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	f023 0201 	bic.w	r2, r3, #1
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f023 0302 	bic.w	r3, r3, #2
 800515c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a20      	ldr	r2, [pc, #128]	; (80051ec <TIM_OC1_SetConfig+0xd8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d003      	beq.n	8005178 <TIM_OC1_SetConfig+0x64>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a1f      	ldr	r2, [pc, #124]	; (80051f0 <TIM_OC1_SetConfig+0xdc>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d10c      	bne.n	8005192 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f023 0308 	bic.w	r3, r3, #8
 800517e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	4313      	orrs	r3, r2
 8005188:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f023 0304 	bic.w	r3, r3, #4
 8005190:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a15      	ldr	r2, [pc, #84]	; (80051ec <TIM_OC1_SetConfig+0xd8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d003      	beq.n	80051a2 <TIM_OC1_SetConfig+0x8e>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a14      	ldr	r2, [pc, #80]	; (80051f0 <TIM_OC1_SetConfig+0xdc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d111      	bne.n	80051c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685a      	ldr	r2, [r3, #4]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	621a      	str	r2, [r3, #32]
}
 80051e0:	bf00      	nop
 80051e2:	371c      	adds	r7, #28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40010400 	.word	0x40010400

080051f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b087      	sub	sp, #28
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	f023 0210 	bic.w	r2, r3, #16
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800522a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	021b      	lsls	r3, r3, #8
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	4313      	orrs	r3, r2
 8005236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f023 0320 	bic.w	r3, r3, #32
 800523e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	011b      	lsls	r3, r3, #4
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	4313      	orrs	r3, r2
 800524a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a22      	ldr	r2, [pc, #136]	; (80052d8 <TIM_OC2_SetConfig+0xe4>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d003      	beq.n	800525c <TIM_OC2_SetConfig+0x68>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a21      	ldr	r2, [pc, #132]	; (80052dc <TIM_OC2_SetConfig+0xe8>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d10d      	bne.n	8005278 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	4313      	orrs	r3, r2
 800526e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005276:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a17      	ldr	r2, [pc, #92]	; (80052d8 <TIM_OC2_SetConfig+0xe4>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d003      	beq.n	8005288 <TIM_OC2_SetConfig+0x94>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a16      	ldr	r2, [pc, #88]	; (80052dc <TIM_OC2_SetConfig+0xe8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d113      	bne.n	80052b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800528e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005296:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	695b      	ldr	r3, [r3, #20]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	621a      	str	r2, [r3, #32]
}
 80052ca:	bf00      	nop
 80052cc:	371c      	adds	r7, #28
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	40010000 	.word	0x40010000
 80052dc:	40010400 	.word	0x40010400

080052e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0303 	bic.w	r3, r3, #3
 8005316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	021b      	lsls	r3, r3, #8
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	4313      	orrs	r3, r2
 8005334:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a21      	ldr	r2, [pc, #132]	; (80053c0 <TIM_OC3_SetConfig+0xe0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <TIM_OC3_SetConfig+0x66>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a20      	ldr	r2, [pc, #128]	; (80053c4 <TIM_OC3_SetConfig+0xe4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d10d      	bne.n	8005362 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800534c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	021b      	lsls	r3, r3, #8
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	4313      	orrs	r3, r2
 8005358:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005360:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a16      	ldr	r2, [pc, #88]	; (80053c0 <TIM_OC3_SetConfig+0xe0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d003      	beq.n	8005372 <TIM_OC3_SetConfig+0x92>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a15      	ldr	r2, [pc, #84]	; (80053c4 <TIM_OC3_SetConfig+0xe4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d113      	bne.n	800539a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	011b      	lsls	r3, r3, #4
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	4313      	orrs	r3, r2
 800538c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4313      	orrs	r3, r2
 8005398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	621a      	str	r2, [r3, #32]
}
 80053b4:	bf00      	nop
 80053b6:	371c      	adds	r7, #28
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr
 80053c0:	40010000 	.word	0x40010000
 80053c4:	40010400 	.word	0x40010400

080053c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	021b      	lsls	r3, r3, #8
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005412:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	031b      	lsls	r3, r3, #12
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	4313      	orrs	r3, r2
 800541e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a12      	ldr	r2, [pc, #72]	; (800546c <TIM_OC4_SetConfig+0xa4>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d003      	beq.n	8005430 <TIM_OC4_SetConfig+0x68>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a11      	ldr	r2, [pc, #68]	; (8005470 <TIM_OC4_SetConfig+0xa8>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d109      	bne.n	8005444 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005436:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	019b      	lsls	r3, r3, #6
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4313      	orrs	r3, r2
 8005442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	621a      	str	r2, [r3, #32]
}
 800545e:	bf00      	nop
 8005460:	371c      	adds	r7, #28
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	40010000 	.word	0x40010000
 8005470:	40010400 	.word	0x40010400

08005474 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005474:	b480      	push	{r7}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	f023 0201 	bic.w	r2, r3, #1
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4a28      	ldr	r2, [pc, #160]	; (8005540 <TIM_TI1_SetConfig+0xcc>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d01b      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a8:	d017      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4a25      	ldr	r2, [pc, #148]	; (8005544 <TIM_TI1_SetConfig+0xd0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d013      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4a24      	ldr	r2, [pc, #144]	; (8005548 <TIM_TI1_SetConfig+0xd4>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00f      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4a23      	ldr	r2, [pc, #140]	; (800554c <TIM_TI1_SetConfig+0xd8>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00b      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4a22      	ldr	r2, [pc, #136]	; (8005550 <TIM_TI1_SetConfig+0xdc>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d007      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4a21      	ldr	r2, [pc, #132]	; (8005554 <TIM_TI1_SetConfig+0xe0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d003      	beq.n	80054da <TIM_TI1_SetConfig+0x66>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	4a20      	ldr	r2, [pc, #128]	; (8005558 <TIM_TI1_SetConfig+0xe4>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d101      	bne.n	80054de <TIM_TI1_SetConfig+0x6a>
 80054da:	2301      	movs	r3, #1
 80054dc:	e000      	b.n	80054e0 <TIM_TI1_SetConfig+0x6c>
 80054de:	2300      	movs	r3, #0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d008      	beq.n	80054f6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f023 0303 	bic.w	r3, r3, #3
 80054ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	e003      	b.n	80054fe <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f043 0301 	orr.w	r3, r3, #1
 80054fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005504:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	011b      	lsls	r3, r3, #4
 800550a:	b2db      	uxtb	r3, r3
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f023 030a 	bic.w	r3, r3, #10
 8005518:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f003 030a 	and.w	r3, r3, #10
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	4313      	orrs	r3, r2
 8005524:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	697a      	ldr	r2, [r7, #20]
 800552a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	621a      	str	r2, [r3, #32]
}
 8005532:	bf00      	nop
 8005534:	371c      	adds	r7, #28
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	40010000 	.word	0x40010000
 8005544:	40000400 	.word	0x40000400
 8005548:	40000800 	.word	0x40000800
 800554c:	40000c00 	.word	0x40000c00
 8005550:	40010400 	.word	0x40010400
 8005554:	40014000 	.word	0x40014000
 8005558:	40001800 	.word	0x40001800

0800555c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800555c:	b480      	push	{r7}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	f023 0201 	bic.w	r2, r3, #1
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f023 030a 	bic.w	r3, r3, #10
 8005598:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4313      	orrs	r3, r2
 80055a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b087      	sub	sp, #28
 80055be:	af00      	add	r7, sp, #0
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	607a      	str	r2, [r7, #4]
 80055c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	f023 0210 	bic.w	r2, r3, #16
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	021b      	lsls	r3, r3, #8
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	031b      	lsls	r3, r3, #12
 80055fe:	b29b      	uxth	r3, r3
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800560c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	4313      	orrs	r3, r2
 800561a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	621a      	str	r2, [r3, #32]
}
 8005628:	bf00      	nop
 800562a:	371c      	adds	r7, #28
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005634:	b480      	push	{r7}
 8005636:	b087      	sub	sp, #28
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6a1b      	ldr	r3, [r3, #32]
 8005644:	f023 0210 	bic.w	r2, r3, #16
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800565e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	031b      	lsls	r3, r3, #12
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	4313      	orrs	r3, r2
 8005668:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005670:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	621a      	str	r2, [r3, #32]
}
 8005688:	bf00      	nop
 800568a:	371c      	adds	r7, #28
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
 80056a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	69db      	ldr	r3, [r3, #28]
 80056b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f023 0303 	bic.w	r3, r3, #3
 80056c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056d0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	011b      	lsls	r3, r3, #4
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	697a      	ldr	r2, [r7, #20]
 80056da:	4313      	orrs	r3, r2
 80056dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80056e4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	021b      	lsls	r3, r3, #8
 80056ea:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80056ee:	693a      	ldr	r2, [r7, #16]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	621a      	str	r2, [r3, #32]
}
 8005700:	bf00      	nop
 8005702:	371c      	adds	r7, #28
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
 8005718:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005738:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	021b      	lsls	r3, r3, #8
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	4313      	orrs	r3, r2
 8005742:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800574a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	031b      	lsls	r3, r3, #12
 8005750:	b29b      	uxth	r3, r3
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	4313      	orrs	r3, r2
 8005756:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800575e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	031b      	lsls	r3, r3, #12
 8005764:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	621a      	str	r2, [r3, #32]
}
 800577a:	bf00      	nop
 800577c:	371c      	adds	r7, #28
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800579e:	683a      	ldr	r2, [r7, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f043 0307 	orr.w	r3, r3, #7
 80057a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	609a      	str	r2, [r3, #8]
}
 80057b0:	bf00      	nop
 80057b2:	3714      	adds	r7, #20
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057bc:	b480      	push	{r7}
 80057be:	b087      	sub	sp, #28
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
 80057c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	021a      	lsls	r2, r3, #8
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	431a      	orrs	r2, r3
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	697a      	ldr	r2, [r7, #20]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	609a      	str	r2, [r3, #8]
}
 80057f0:	bf00      	nop
 80057f2:	371c      	adds	r7, #28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f003 031f 	and.w	r3, r3, #31
 800580e:	2201      	movs	r2, #1
 8005810:	fa02 f303 	lsl.w	r3, r2, r3
 8005814:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6a1a      	ldr	r2, [r3, #32]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	43db      	mvns	r3, r3
 800581e:	401a      	ands	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6a1a      	ldr	r2, [r3, #32]
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	6879      	ldr	r1, [r7, #4]
 8005830:	fa01 f303 	lsl.w	r3, r1, r3
 8005834:	431a      	orrs	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	621a      	str	r2, [r3, #32]
}
 800583a:	bf00      	nop
 800583c:	371c      	adds	r7, #28
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b084      	sub	sp, #16
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
 800584e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2204      	movs	r2, #4
 8005856:	6839      	ldr	r1, [r7, #0]
 8005858:	4618      	mov	r0, r3
 800585a:	f000 f901 	bl	8005a60 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800586c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 0307 	and.w	r3, r3, #7
 8005878:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b06      	cmp	r3, #6
 800587e:	d007      	beq.n	8005890 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0201 	orr.w	r2, r2, #1
 800588e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
	...

0800589c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d101      	bne.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058b0:	2302      	movs	r3, #2
 80058b2:	e05a      	b.n	800596a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a21      	ldr	r2, [pc, #132]	; (8005978 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d022      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005900:	d01d      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a1d      	ldr	r2, [pc, #116]	; (800597c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d018      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a1b      	ldr	r2, [pc, #108]	; (8005980 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d013      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a1a      	ldr	r2, [pc, #104]	; (8005984 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d00e      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a18      	ldr	r2, [pc, #96]	; (8005988 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d009      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a17      	ldr	r2, [pc, #92]	; (800598c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d004      	beq.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a15      	ldr	r2, [pc, #84]	; (8005990 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d10c      	bne.n	8005958 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005944:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	4313      	orrs	r3, r2
 800594e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3714      	adds	r7, #20
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40010000 	.word	0x40010000
 800597c:	40000400 	.word	0x40000400
 8005980:	40000800 	.word	0x40000800
 8005984:	40000c00 	.word	0x40000c00
 8005988:	40010400 	.word	0x40010400
 800598c:	40014000 	.word	0x40014000
 8005990:	40001800 	.word	0x40001800

08005994 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d101      	bne.n	80059b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80059ac:	2302      	movs	r3, #2
 80059ae:	e03d      	b.n	8005a2c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	4313      	orrs	r3, r2
 80059e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	695b      	ldr	r3, [r3, #20]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f003 031f 	and.w	r3, r3, #31
 8005a72:	2204      	movs	r2, #4
 8005a74:	fa02 f303 	lsl.w	r3, r2, r3
 8005a78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a1a      	ldr	r2, [r3, #32]
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	43db      	mvns	r3, r3
 8005a82:	401a      	ands	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a1a      	ldr	r2, [r3, #32]
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 031f 	and.w	r3, r3, #31
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	fa01 f303 	lsl.w	r3, r1, r3
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	621a      	str	r2, [r3, #32]
}
 8005a9e:	bf00      	nop
 8005aa0:	371c      	adds	r7, #28
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr

08005aaa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b082      	sub	sp, #8
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d101      	bne.n	8005abc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e03f      	b.n	8005b3c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d106      	bne.n	8005ad6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7fc fa13 	bl	8001efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2224      	movs	r2, #36	; 0x24
 8005ada:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fb96 	bl	8006220 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691a      	ldr	r2, [r3, #16]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b02:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	695a      	ldr	r2, [r3, #20]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b12:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b22:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2220      	movs	r2, #32
 8005b36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af02      	add	r7, sp, #8
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	4613      	mov	r3, r2
 8005b52:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	2b20      	cmp	r3, #32
 8005b62:	f040 8083 	bne.w	8005c6c <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_UART_Transmit+0x2e>
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e07b      	b.n	8005c6e <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_UART_Transmit+0x40>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e074      	b.n	8005c6e <HAL_UART_Transmit+0x12a>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2221      	movs	r2, #33	; 0x21
 8005b96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005b9a:	f7fc fe67 	bl	800286c <HAL_GetTick>
 8005b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	88fa      	ldrh	r2, [r7, #6]
 8005ba4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	88fa      	ldrh	r2, [r7, #6]
 8005baa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005bb4:	e042      	b.n	8005c3c <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bcc:	d122      	bne.n	8005c14 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	2180      	movs	r1, #128	; 0x80
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f000 f9b5 	bl	8005f48 <UART_WaitOnFlagUntilTimeout>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d001      	beq.n	8005be8 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e042      	b.n	8005c6e <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	881b      	ldrh	r3, [r3, #0]
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bfa:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d103      	bne.n	8005c0c <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	3302      	adds	r3, #2
 8005c08:	60bb      	str	r3, [r7, #8]
 8005c0a:	e017      	b.n	8005c3c <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	60bb      	str	r3, [r7, #8]
 8005c12:	e013      	b.n	8005c3c <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	2180      	movs	r1, #128	; 0x80
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 f992 	bl	8005f48 <UART_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e01f      	b.n	8005c6e <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	1c5a      	adds	r2, r3, #1
 8005c32:	60ba      	str	r2, [r7, #8]
 8005c34:	781a      	ldrb	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1b7      	bne.n	8005bb6 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	2140      	movs	r1, #64	; 0x40
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f979 	bl	8005f48 <UART_WaitOnFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e006      	b.n	8005c6e <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2220      	movs	r2, #32
 8005c64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	e000      	b.n	8005c6e <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005c6c:	2302      	movs	r3, #2
  }
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3718      	adds	r7, #24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}

08005c76 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	60f8      	str	r0, [r7, #12]
 8005c7e:	60b9      	str	r1, [r7, #8]
 8005c80:	4613      	mov	r3, r2
 8005c82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b20      	cmp	r3, #32
 8005c8e:	d140      	bne.n	8005d12 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d002      	beq.n	8005c9c <HAL_UART_Receive_IT+0x26>
 8005c96:	88fb      	ldrh	r3, [r7, #6]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d101      	bne.n	8005ca0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e039      	b.n	8005d14 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d101      	bne.n	8005cae <HAL_UART_Receive_IT+0x38>
 8005caa:	2302      	movs	r3, #2
 8005cac:	e032      	b.n	8005d14 <HAL_UART_Receive_IT+0x9e>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	88fa      	ldrh	r2, [r7, #6]
 8005cc0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	88fa      	ldrh	r2, [r7, #6]
 8005cc6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2222      	movs	r2, #34	; 0x22
 8005cd2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cec:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695a      	ldr	r2, [r3, #20]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f042 0201 	orr.w	r2, r2, #1
 8005cfc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f042 0220 	orr.w	r2, r2, #32
 8005d0c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	e000      	b.n	8005d14 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005d12:	2302      	movs	r3, #2
  }
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3714      	adds	r7, #20
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b088      	sub	sp, #32
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10d      	bne.n	8005d72 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	f003 0320 	and.w	r3, r3, #32
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d008      	beq.n	8005d72 <HAL_UART_IRQHandler+0x52>
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d003      	beq.n	8005d72 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f9d6 	bl	800611c <UART_Receive_IT>
      return;
 8005d70:	e0d1      	b.n	8005f16 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 80b0 	beq.w	8005eda <HAL_UART_IRQHandler+0x1ba>
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d105      	bne.n	8005d90 <HAL_UART_IRQHandler+0x70>
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f000 80a5 	beq.w	8005eda <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00a      	beq.n	8005db0 <HAL_UART_IRQHandler+0x90>
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d005      	beq.n	8005db0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da8:	f043 0201 	orr.w	r2, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00a      	beq.n	8005dd0 <HAL_UART_IRQHandler+0xb0>
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d005      	beq.n	8005dd0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dc8:	f043 0202 	orr.w	r2, r3, #2
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00a      	beq.n	8005df0 <HAL_UART_IRQHandler+0xd0>
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d005      	beq.n	8005df0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005de8:	f043 0204 	orr.w	r2, r3, #4
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	f003 0308 	and.w	r3, r3, #8
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00f      	beq.n	8005e1a <HAL_UART_IRQHandler+0xfa>
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	f003 0320 	and.w	r3, r3, #32
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d104      	bne.n	8005e0e <HAL_UART_IRQHandler+0xee>
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d005      	beq.n	8005e1a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e12:	f043 0208 	orr.w	r2, r3, #8
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d078      	beq.n	8005f14 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	f003 0320 	and.w	r3, r3, #32
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d007      	beq.n	8005e3c <HAL_UART_IRQHandler+0x11c>
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f970 	bl	800611c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e46:	2b40      	cmp	r3, #64	; 0x40
 8005e48:	bf0c      	ite	eq
 8005e4a:	2301      	moveq	r3, #1
 8005e4c:	2300      	movne	r3, #0
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e56:	f003 0308 	and.w	r3, r3, #8
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d102      	bne.n	8005e64 <HAL_UART_IRQHandler+0x144>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d031      	beq.n	8005ec8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f8b9 	bl	8005fdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e74:	2b40      	cmp	r3, #64	; 0x40
 8005e76:	d123      	bne.n	8005ec0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695a      	ldr	r2, [r3, #20]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e86:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d013      	beq.n	8005eb8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e94:	4a21      	ldr	r2, [pc, #132]	; (8005f1c <HAL_UART_IRQHandler+0x1fc>)
 8005e96:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7fd fb15 	bl	80034cc <HAL_DMA_Abort_IT>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d016      	beq.n	8005ed6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005eb2:	4610      	mov	r0, r2
 8005eb4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eb6:	e00e      	b.n	8005ed6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f83b 	bl	8005f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ebe:	e00a      	b.n	8005ed6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f837 	bl	8005f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec6:	e006      	b.n	8005ed6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f833 	bl	8005f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005ed4:	e01e      	b.n	8005f14 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed6:	bf00      	nop
    return;
 8005ed8:	e01c      	b.n	8005f14 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d008      	beq.n	8005ef6 <HAL_UART_IRQHandler+0x1d6>
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d003      	beq.n	8005ef6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f8a6 	bl	8006040 <UART_Transmit_IT>
    return;
 8005ef4:	e00f      	b.n	8005f16 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <HAL_UART_IRQHandler+0x1f6>
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d005      	beq.n	8005f16 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f8ee 	bl	80060ec <UART_EndTransmit_IT>
    return;
 8005f10:	bf00      	nop
 8005f12:	e000      	b.n	8005f16 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005f14:	bf00      	nop
  }
}
 8005f16:	3720      	adds	r7, #32
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	08006019 	.word	0x08006019

08005f20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f3c:	bf00      	nop
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	603b      	str	r3, [r7, #0]
 8005f54:	4613      	mov	r3, r2
 8005f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f58:	e02c      	b.n	8005fb4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f60:	d028      	beq.n	8005fb4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d007      	beq.n	8005f78 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f68:	f7fc fc80 	bl	800286c <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d21d      	bcs.n	8005fb4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68da      	ldr	r2, [r3, #12]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f86:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	695a      	ldr	r2, [r3, #20]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 0201 	bic.w	r2, r2, #1
 8005f96:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e00f      	b.n	8005fd4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	68ba      	ldr	r2, [r7, #8]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	bf0c      	ite	eq
 8005fc4:	2301      	moveq	r3, #1
 8005fc6:	2300      	movne	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	461a      	mov	r2, r3
 8005fcc:	79fb      	ldrb	r3, [r7, #7]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d0c3      	beq.n	8005f5a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005ff2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695a      	ldr	r2, [r3, #20]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f022 0201 	bic.w	r2, r2, #1
 8006002:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2220      	movs	r2, #32
 8006008:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800600c:	bf00      	nop
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006024:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f7ff ff7e 	bl	8005f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006038:	bf00      	nop
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800604e:	b2db      	uxtb	r3, r3
 8006050:	2b21      	cmp	r3, #33	; 0x21
 8006052:	d144      	bne.n	80060de <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800605c:	d11a      	bne.n	8006094 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	881b      	ldrh	r3, [r3, #0]
 8006068:	461a      	mov	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006072:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d105      	bne.n	8006088 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a1b      	ldr	r3, [r3, #32]
 8006080:	1c9a      	adds	r2, r3, #2
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	621a      	str	r2, [r3, #32]
 8006086:	e00e      	b.n	80060a6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	621a      	str	r2, [r3, #32]
 8006092:	e008      	b.n	80060a6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	1c59      	adds	r1, r3, #1
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	6211      	str	r1, [r2, #32]
 800609e:	781a      	ldrb	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	3b01      	subs	r3, #1
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	4619      	mov	r1, r3
 80060b4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10f      	bne.n	80060da <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68da      	ldr	r2, [r3, #12]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80060da:	2300      	movs	r3, #0
 80060dc:	e000      	b.n	80060e0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80060de:	2302      	movs	r3, #2
  }
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006102:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2220      	movs	r2, #32
 8006108:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7ff ff07 	bl	8005f20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3708      	adds	r7, #8
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b22      	cmp	r3, #34	; 0x22
 800612e:	d171      	bne.n	8006214 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006138:	d123      	bne.n	8006182 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10e      	bne.n	8006166 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	b29b      	uxth	r3, r3
 8006150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615e:	1c9a      	adds	r2, r3, #2
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	629a      	str	r2, [r3, #40]	; 0x28
 8006164:	e029      	b.n	80061ba <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	b29b      	uxth	r3, r3
 800616e:	b2db      	uxtb	r3, r3
 8006170:	b29a      	uxth	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617a:	1c5a      	adds	r2, r3, #1
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	629a      	str	r2, [r3, #40]	; 0x28
 8006180:	e01b      	b.n	80061ba <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10a      	bne.n	80061a0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6858      	ldr	r0, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006194:	1c59      	adds	r1, r3, #1
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	6291      	str	r1, [r2, #40]	; 0x28
 800619a:	b2c2      	uxtb	r2, r0
 800619c:	701a      	strb	r2, [r3, #0]
 800619e:	e00c      	b.n	80061ba <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ac:	1c58      	adds	r0, r3, #1
 80061ae:	6879      	ldr	r1, [r7, #4]
 80061b0:	6288      	str	r0, [r1, #40]	; 0x28
 80061b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80061b6:	b2d2      	uxtb	r2, r2
 80061b8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061be:	b29b      	uxth	r3, r3
 80061c0:	3b01      	subs	r3, #1
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	4619      	mov	r1, r3
 80061c8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d120      	bne.n	8006210 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0220 	bic.w	r2, r2, #32
 80061dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68da      	ldr	r2, [r3, #12]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	695a      	ldr	r2, [r3, #20]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0201 	bic.w	r2, r2, #1
 80061fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2220      	movs	r2, #32
 8006202:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f7fc fa26 	bl	8002658 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800620c:	2300      	movs	r3, #0
 800620e:	e002      	b.n	8006216 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006210:	2300      	movs	r3, #0
 8006212:	e000      	b.n	8006216 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006214:	2302      	movs	r3, #2
  }
}
 8006216:	4618      	mov	r0, r3
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006224:	b085      	sub	sp, #20
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	430a      	orrs	r2, r1
 800623e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689a      	ldr	r2, [r3, #8]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	431a      	orrs	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	4313      	orrs	r3, r2
 8006256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006262:	f023 030c 	bic.w	r3, r3, #12
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6812      	ldr	r2, [r2, #0]
 800626a:	68f9      	ldr	r1, [r7, #12]
 800626c:	430b      	orrs	r3, r1
 800626e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	699a      	ldr	r2, [r3, #24]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	430a      	orrs	r2, r1
 8006284:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800628e:	f040 818b 	bne.w	80065a8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4ac1      	ldr	r2, [pc, #772]	; (800659c <UART_SetConfig+0x37c>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d005      	beq.n	80062a8 <UART_SetConfig+0x88>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4abf      	ldr	r2, [pc, #764]	; (80065a0 <UART_SetConfig+0x380>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	f040 80bd 	bne.w	8006422 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062a8:	f7fe f99c 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 80062ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	461d      	mov	r5, r3
 80062b2:	f04f 0600 	mov.w	r6, #0
 80062b6:	46a8      	mov	r8, r5
 80062b8:	46b1      	mov	r9, r6
 80062ba:	eb18 0308 	adds.w	r3, r8, r8
 80062be:	eb49 0409 	adc.w	r4, r9, r9
 80062c2:	4698      	mov	r8, r3
 80062c4:	46a1      	mov	r9, r4
 80062c6:	eb18 0805 	adds.w	r8, r8, r5
 80062ca:	eb49 0906 	adc.w	r9, r9, r6
 80062ce:	f04f 0100 	mov.w	r1, #0
 80062d2:	f04f 0200 	mov.w	r2, #0
 80062d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80062da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80062de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80062e2:	4688      	mov	r8, r1
 80062e4:	4691      	mov	r9, r2
 80062e6:	eb18 0005 	adds.w	r0, r8, r5
 80062ea:	eb49 0106 	adc.w	r1, r9, r6
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	461d      	mov	r5, r3
 80062f4:	f04f 0600 	mov.w	r6, #0
 80062f8:	196b      	adds	r3, r5, r5
 80062fa:	eb46 0406 	adc.w	r4, r6, r6
 80062fe:	461a      	mov	r2, r3
 8006300:	4623      	mov	r3, r4
 8006302:	f7fa fca1 	bl	8000c48 <__aeabi_uldivmod>
 8006306:	4603      	mov	r3, r0
 8006308:	460c      	mov	r4, r1
 800630a:	461a      	mov	r2, r3
 800630c:	4ba5      	ldr	r3, [pc, #660]	; (80065a4 <UART_SetConfig+0x384>)
 800630e:	fba3 2302 	umull	r2, r3, r3, r2
 8006312:	095b      	lsrs	r3, r3, #5
 8006314:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	461d      	mov	r5, r3
 800631c:	f04f 0600 	mov.w	r6, #0
 8006320:	46a9      	mov	r9, r5
 8006322:	46b2      	mov	sl, r6
 8006324:	eb19 0309 	adds.w	r3, r9, r9
 8006328:	eb4a 040a 	adc.w	r4, sl, sl
 800632c:	4699      	mov	r9, r3
 800632e:	46a2      	mov	sl, r4
 8006330:	eb19 0905 	adds.w	r9, r9, r5
 8006334:	eb4a 0a06 	adc.w	sl, sl, r6
 8006338:	f04f 0100 	mov.w	r1, #0
 800633c:	f04f 0200 	mov.w	r2, #0
 8006340:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006344:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006348:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800634c:	4689      	mov	r9, r1
 800634e:	4692      	mov	sl, r2
 8006350:	eb19 0005 	adds.w	r0, r9, r5
 8006354:	eb4a 0106 	adc.w	r1, sl, r6
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	461d      	mov	r5, r3
 800635e:	f04f 0600 	mov.w	r6, #0
 8006362:	196b      	adds	r3, r5, r5
 8006364:	eb46 0406 	adc.w	r4, r6, r6
 8006368:	461a      	mov	r2, r3
 800636a:	4623      	mov	r3, r4
 800636c:	f7fa fc6c 	bl	8000c48 <__aeabi_uldivmod>
 8006370:	4603      	mov	r3, r0
 8006372:	460c      	mov	r4, r1
 8006374:	461a      	mov	r2, r3
 8006376:	4b8b      	ldr	r3, [pc, #556]	; (80065a4 <UART_SetConfig+0x384>)
 8006378:	fba3 1302 	umull	r1, r3, r3, r2
 800637c:	095b      	lsrs	r3, r3, #5
 800637e:	2164      	movs	r1, #100	; 0x64
 8006380:	fb01 f303 	mul.w	r3, r1, r3
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	3332      	adds	r3, #50	; 0x32
 800638a:	4a86      	ldr	r2, [pc, #536]	; (80065a4 <UART_SetConfig+0x384>)
 800638c:	fba2 2303 	umull	r2, r3, r2, r3
 8006390:	095b      	lsrs	r3, r3, #5
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006398:	4498      	add	r8, r3
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	461d      	mov	r5, r3
 800639e:	f04f 0600 	mov.w	r6, #0
 80063a2:	46a9      	mov	r9, r5
 80063a4:	46b2      	mov	sl, r6
 80063a6:	eb19 0309 	adds.w	r3, r9, r9
 80063aa:	eb4a 040a 	adc.w	r4, sl, sl
 80063ae:	4699      	mov	r9, r3
 80063b0:	46a2      	mov	sl, r4
 80063b2:	eb19 0905 	adds.w	r9, r9, r5
 80063b6:	eb4a 0a06 	adc.w	sl, sl, r6
 80063ba:	f04f 0100 	mov.w	r1, #0
 80063be:	f04f 0200 	mov.w	r2, #0
 80063c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063ce:	4689      	mov	r9, r1
 80063d0:	4692      	mov	sl, r2
 80063d2:	eb19 0005 	adds.w	r0, r9, r5
 80063d6:	eb4a 0106 	adc.w	r1, sl, r6
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	461d      	mov	r5, r3
 80063e0:	f04f 0600 	mov.w	r6, #0
 80063e4:	196b      	adds	r3, r5, r5
 80063e6:	eb46 0406 	adc.w	r4, r6, r6
 80063ea:	461a      	mov	r2, r3
 80063ec:	4623      	mov	r3, r4
 80063ee:	f7fa fc2b 	bl	8000c48 <__aeabi_uldivmod>
 80063f2:	4603      	mov	r3, r0
 80063f4:	460c      	mov	r4, r1
 80063f6:	461a      	mov	r2, r3
 80063f8:	4b6a      	ldr	r3, [pc, #424]	; (80065a4 <UART_SetConfig+0x384>)
 80063fa:	fba3 1302 	umull	r1, r3, r3, r2
 80063fe:	095b      	lsrs	r3, r3, #5
 8006400:	2164      	movs	r1, #100	; 0x64
 8006402:	fb01 f303 	mul.w	r3, r1, r3
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	00db      	lsls	r3, r3, #3
 800640a:	3332      	adds	r3, #50	; 0x32
 800640c:	4a65      	ldr	r2, [pc, #404]	; (80065a4 <UART_SetConfig+0x384>)
 800640e:	fba2 2303 	umull	r2, r3, r2, r3
 8006412:	095b      	lsrs	r3, r3, #5
 8006414:	f003 0207 	and.w	r2, r3, #7
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4442      	add	r2, r8
 800641e:	609a      	str	r2, [r3, #8]
 8006420:	e26f      	b.n	8006902 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006422:	f7fe f8cb 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 8006426:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	461d      	mov	r5, r3
 800642c:	f04f 0600 	mov.w	r6, #0
 8006430:	46a8      	mov	r8, r5
 8006432:	46b1      	mov	r9, r6
 8006434:	eb18 0308 	adds.w	r3, r8, r8
 8006438:	eb49 0409 	adc.w	r4, r9, r9
 800643c:	4698      	mov	r8, r3
 800643e:	46a1      	mov	r9, r4
 8006440:	eb18 0805 	adds.w	r8, r8, r5
 8006444:	eb49 0906 	adc.w	r9, r9, r6
 8006448:	f04f 0100 	mov.w	r1, #0
 800644c:	f04f 0200 	mov.w	r2, #0
 8006450:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006454:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006458:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800645c:	4688      	mov	r8, r1
 800645e:	4691      	mov	r9, r2
 8006460:	eb18 0005 	adds.w	r0, r8, r5
 8006464:	eb49 0106 	adc.w	r1, r9, r6
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	461d      	mov	r5, r3
 800646e:	f04f 0600 	mov.w	r6, #0
 8006472:	196b      	adds	r3, r5, r5
 8006474:	eb46 0406 	adc.w	r4, r6, r6
 8006478:	461a      	mov	r2, r3
 800647a:	4623      	mov	r3, r4
 800647c:	f7fa fbe4 	bl	8000c48 <__aeabi_uldivmod>
 8006480:	4603      	mov	r3, r0
 8006482:	460c      	mov	r4, r1
 8006484:	461a      	mov	r2, r3
 8006486:	4b47      	ldr	r3, [pc, #284]	; (80065a4 <UART_SetConfig+0x384>)
 8006488:	fba3 2302 	umull	r2, r3, r3, r2
 800648c:	095b      	lsrs	r3, r3, #5
 800648e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	461d      	mov	r5, r3
 8006496:	f04f 0600 	mov.w	r6, #0
 800649a:	46a9      	mov	r9, r5
 800649c:	46b2      	mov	sl, r6
 800649e:	eb19 0309 	adds.w	r3, r9, r9
 80064a2:	eb4a 040a 	adc.w	r4, sl, sl
 80064a6:	4699      	mov	r9, r3
 80064a8:	46a2      	mov	sl, r4
 80064aa:	eb19 0905 	adds.w	r9, r9, r5
 80064ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80064b2:	f04f 0100 	mov.w	r1, #0
 80064b6:	f04f 0200 	mov.w	r2, #0
 80064ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064c6:	4689      	mov	r9, r1
 80064c8:	4692      	mov	sl, r2
 80064ca:	eb19 0005 	adds.w	r0, r9, r5
 80064ce:	eb4a 0106 	adc.w	r1, sl, r6
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	461d      	mov	r5, r3
 80064d8:	f04f 0600 	mov.w	r6, #0
 80064dc:	196b      	adds	r3, r5, r5
 80064de:	eb46 0406 	adc.w	r4, r6, r6
 80064e2:	461a      	mov	r2, r3
 80064e4:	4623      	mov	r3, r4
 80064e6:	f7fa fbaf 	bl	8000c48 <__aeabi_uldivmod>
 80064ea:	4603      	mov	r3, r0
 80064ec:	460c      	mov	r4, r1
 80064ee:	461a      	mov	r2, r3
 80064f0:	4b2c      	ldr	r3, [pc, #176]	; (80065a4 <UART_SetConfig+0x384>)
 80064f2:	fba3 1302 	umull	r1, r3, r3, r2
 80064f6:	095b      	lsrs	r3, r3, #5
 80064f8:	2164      	movs	r1, #100	; 0x64
 80064fa:	fb01 f303 	mul.w	r3, r1, r3
 80064fe:	1ad3      	subs	r3, r2, r3
 8006500:	00db      	lsls	r3, r3, #3
 8006502:	3332      	adds	r3, #50	; 0x32
 8006504:	4a27      	ldr	r2, [pc, #156]	; (80065a4 <UART_SetConfig+0x384>)
 8006506:	fba2 2303 	umull	r2, r3, r2, r3
 800650a:	095b      	lsrs	r3, r3, #5
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006512:	4498      	add	r8, r3
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	461d      	mov	r5, r3
 8006518:	f04f 0600 	mov.w	r6, #0
 800651c:	46a9      	mov	r9, r5
 800651e:	46b2      	mov	sl, r6
 8006520:	eb19 0309 	adds.w	r3, r9, r9
 8006524:	eb4a 040a 	adc.w	r4, sl, sl
 8006528:	4699      	mov	r9, r3
 800652a:	46a2      	mov	sl, r4
 800652c:	eb19 0905 	adds.w	r9, r9, r5
 8006530:	eb4a 0a06 	adc.w	sl, sl, r6
 8006534:	f04f 0100 	mov.w	r1, #0
 8006538:	f04f 0200 	mov.w	r2, #0
 800653c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006540:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006544:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006548:	4689      	mov	r9, r1
 800654a:	4692      	mov	sl, r2
 800654c:	eb19 0005 	adds.w	r0, r9, r5
 8006550:	eb4a 0106 	adc.w	r1, sl, r6
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	461d      	mov	r5, r3
 800655a:	f04f 0600 	mov.w	r6, #0
 800655e:	196b      	adds	r3, r5, r5
 8006560:	eb46 0406 	adc.w	r4, r6, r6
 8006564:	461a      	mov	r2, r3
 8006566:	4623      	mov	r3, r4
 8006568:	f7fa fb6e 	bl	8000c48 <__aeabi_uldivmod>
 800656c:	4603      	mov	r3, r0
 800656e:	460c      	mov	r4, r1
 8006570:	461a      	mov	r2, r3
 8006572:	4b0c      	ldr	r3, [pc, #48]	; (80065a4 <UART_SetConfig+0x384>)
 8006574:	fba3 1302 	umull	r1, r3, r3, r2
 8006578:	095b      	lsrs	r3, r3, #5
 800657a:	2164      	movs	r1, #100	; 0x64
 800657c:	fb01 f303 	mul.w	r3, r1, r3
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	3332      	adds	r3, #50	; 0x32
 8006586:	4a07      	ldr	r2, [pc, #28]	; (80065a4 <UART_SetConfig+0x384>)
 8006588:	fba2 2303 	umull	r2, r3, r2, r3
 800658c:	095b      	lsrs	r3, r3, #5
 800658e:	f003 0207 	and.w	r2, r3, #7
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4442      	add	r2, r8
 8006598:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800659a:	e1b2      	b.n	8006902 <UART_SetConfig+0x6e2>
 800659c:	40011000 	.word	0x40011000
 80065a0:	40011400 	.word	0x40011400
 80065a4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4ad7      	ldr	r2, [pc, #860]	; (800690c <UART_SetConfig+0x6ec>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d005      	beq.n	80065be <UART_SetConfig+0x39e>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4ad6      	ldr	r2, [pc, #856]	; (8006910 <UART_SetConfig+0x6f0>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	f040 80d1 	bne.w	8006760 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80065be:	f7fe f811 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 80065c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	469a      	mov	sl, r3
 80065c8:	f04f 0b00 	mov.w	fp, #0
 80065cc:	46d0      	mov	r8, sl
 80065ce:	46d9      	mov	r9, fp
 80065d0:	eb18 0308 	adds.w	r3, r8, r8
 80065d4:	eb49 0409 	adc.w	r4, r9, r9
 80065d8:	4698      	mov	r8, r3
 80065da:	46a1      	mov	r9, r4
 80065dc:	eb18 080a 	adds.w	r8, r8, sl
 80065e0:	eb49 090b 	adc.w	r9, r9, fp
 80065e4:	f04f 0100 	mov.w	r1, #0
 80065e8:	f04f 0200 	mov.w	r2, #0
 80065ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80065f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80065f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80065f8:	4688      	mov	r8, r1
 80065fa:	4691      	mov	r9, r2
 80065fc:	eb1a 0508 	adds.w	r5, sl, r8
 8006600:	eb4b 0609 	adc.w	r6, fp, r9
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	4619      	mov	r1, r3
 800660a:	f04f 0200 	mov.w	r2, #0
 800660e:	f04f 0300 	mov.w	r3, #0
 8006612:	f04f 0400 	mov.w	r4, #0
 8006616:	0094      	lsls	r4, r2, #2
 8006618:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800661c:	008b      	lsls	r3, r1, #2
 800661e:	461a      	mov	r2, r3
 8006620:	4623      	mov	r3, r4
 8006622:	4628      	mov	r0, r5
 8006624:	4631      	mov	r1, r6
 8006626:	f7fa fb0f 	bl	8000c48 <__aeabi_uldivmod>
 800662a:	4603      	mov	r3, r0
 800662c:	460c      	mov	r4, r1
 800662e:	461a      	mov	r2, r3
 8006630:	4bb8      	ldr	r3, [pc, #736]	; (8006914 <UART_SetConfig+0x6f4>)
 8006632:	fba3 2302 	umull	r2, r3, r3, r2
 8006636:	095b      	lsrs	r3, r3, #5
 8006638:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	469b      	mov	fp, r3
 8006640:	f04f 0c00 	mov.w	ip, #0
 8006644:	46d9      	mov	r9, fp
 8006646:	46e2      	mov	sl, ip
 8006648:	eb19 0309 	adds.w	r3, r9, r9
 800664c:	eb4a 040a 	adc.w	r4, sl, sl
 8006650:	4699      	mov	r9, r3
 8006652:	46a2      	mov	sl, r4
 8006654:	eb19 090b 	adds.w	r9, r9, fp
 8006658:	eb4a 0a0c 	adc.w	sl, sl, ip
 800665c:	f04f 0100 	mov.w	r1, #0
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006668:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800666c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006670:	4689      	mov	r9, r1
 8006672:	4692      	mov	sl, r2
 8006674:	eb1b 0509 	adds.w	r5, fp, r9
 8006678:	eb4c 060a 	adc.w	r6, ip, sl
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	4619      	mov	r1, r3
 8006682:	f04f 0200 	mov.w	r2, #0
 8006686:	f04f 0300 	mov.w	r3, #0
 800668a:	f04f 0400 	mov.w	r4, #0
 800668e:	0094      	lsls	r4, r2, #2
 8006690:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006694:	008b      	lsls	r3, r1, #2
 8006696:	461a      	mov	r2, r3
 8006698:	4623      	mov	r3, r4
 800669a:	4628      	mov	r0, r5
 800669c:	4631      	mov	r1, r6
 800669e:	f7fa fad3 	bl	8000c48 <__aeabi_uldivmod>
 80066a2:	4603      	mov	r3, r0
 80066a4:	460c      	mov	r4, r1
 80066a6:	461a      	mov	r2, r3
 80066a8:	4b9a      	ldr	r3, [pc, #616]	; (8006914 <UART_SetConfig+0x6f4>)
 80066aa:	fba3 1302 	umull	r1, r3, r3, r2
 80066ae:	095b      	lsrs	r3, r3, #5
 80066b0:	2164      	movs	r1, #100	; 0x64
 80066b2:	fb01 f303 	mul.w	r3, r1, r3
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	011b      	lsls	r3, r3, #4
 80066ba:	3332      	adds	r3, #50	; 0x32
 80066bc:	4a95      	ldr	r2, [pc, #596]	; (8006914 <UART_SetConfig+0x6f4>)
 80066be:	fba2 2303 	umull	r2, r3, r2, r3
 80066c2:	095b      	lsrs	r3, r3, #5
 80066c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066c8:	4498      	add	r8, r3
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	469b      	mov	fp, r3
 80066ce:	f04f 0c00 	mov.w	ip, #0
 80066d2:	46d9      	mov	r9, fp
 80066d4:	46e2      	mov	sl, ip
 80066d6:	eb19 0309 	adds.w	r3, r9, r9
 80066da:	eb4a 040a 	adc.w	r4, sl, sl
 80066de:	4699      	mov	r9, r3
 80066e0:	46a2      	mov	sl, r4
 80066e2:	eb19 090b 	adds.w	r9, r9, fp
 80066e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80066ea:	f04f 0100 	mov.w	r1, #0
 80066ee:	f04f 0200 	mov.w	r2, #0
 80066f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80066fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80066fe:	4689      	mov	r9, r1
 8006700:	4692      	mov	sl, r2
 8006702:	eb1b 0509 	adds.w	r5, fp, r9
 8006706:	eb4c 060a 	adc.w	r6, ip, sl
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	4619      	mov	r1, r3
 8006710:	f04f 0200 	mov.w	r2, #0
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	f04f 0400 	mov.w	r4, #0
 800671c:	0094      	lsls	r4, r2, #2
 800671e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006722:	008b      	lsls	r3, r1, #2
 8006724:	461a      	mov	r2, r3
 8006726:	4623      	mov	r3, r4
 8006728:	4628      	mov	r0, r5
 800672a:	4631      	mov	r1, r6
 800672c:	f7fa fa8c 	bl	8000c48 <__aeabi_uldivmod>
 8006730:	4603      	mov	r3, r0
 8006732:	460c      	mov	r4, r1
 8006734:	461a      	mov	r2, r3
 8006736:	4b77      	ldr	r3, [pc, #476]	; (8006914 <UART_SetConfig+0x6f4>)
 8006738:	fba3 1302 	umull	r1, r3, r3, r2
 800673c:	095b      	lsrs	r3, r3, #5
 800673e:	2164      	movs	r1, #100	; 0x64
 8006740:	fb01 f303 	mul.w	r3, r1, r3
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	011b      	lsls	r3, r3, #4
 8006748:	3332      	adds	r3, #50	; 0x32
 800674a:	4a72      	ldr	r2, [pc, #456]	; (8006914 <UART_SetConfig+0x6f4>)
 800674c:	fba2 2303 	umull	r2, r3, r2, r3
 8006750:	095b      	lsrs	r3, r3, #5
 8006752:	f003 020f 	and.w	r2, r3, #15
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4442      	add	r2, r8
 800675c:	609a      	str	r2, [r3, #8]
 800675e:	e0d0      	b.n	8006902 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006760:	f7fd ff2c 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 8006764:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	469a      	mov	sl, r3
 800676a:	f04f 0b00 	mov.w	fp, #0
 800676e:	46d0      	mov	r8, sl
 8006770:	46d9      	mov	r9, fp
 8006772:	eb18 0308 	adds.w	r3, r8, r8
 8006776:	eb49 0409 	adc.w	r4, r9, r9
 800677a:	4698      	mov	r8, r3
 800677c:	46a1      	mov	r9, r4
 800677e:	eb18 080a 	adds.w	r8, r8, sl
 8006782:	eb49 090b 	adc.w	r9, r9, fp
 8006786:	f04f 0100 	mov.w	r1, #0
 800678a:	f04f 0200 	mov.w	r2, #0
 800678e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006792:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006796:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800679a:	4688      	mov	r8, r1
 800679c:	4691      	mov	r9, r2
 800679e:	eb1a 0508 	adds.w	r5, sl, r8
 80067a2:	eb4b 0609 	adc.w	r6, fp, r9
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	4619      	mov	r1, r3
 80067ac:	f04f 0200 	mov.w	r2, #0
 80067b0:	f04f 0300 	mov.w	r3, #0
 80067b4:	f04f 0400 	mov.w	r4, #0
 80067b8:	0094      	lsls	r4, r2, #2
 80067ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80067be:	008b      	lsls	r3, r1, #2
 80067c0:	461a      	mov	r2, r3
 80067c2:	4623      	mov	r3, r4
 80067c4:	4628      	mov	r0, r5
 80067c6:	4631      	mov	r1, r6
 80067c8:	f7fa fa3e 	bl	8000c48 <__aeabi_uldivmod>
 80067cc:	4603      	mov	r3, r0
 80067ce:	460c      	mov	r4, r1
 80067d0:	461a      	mov	r2, r3
 80067d2:	4b50      	ldr	r3, [pc, #320]	; (8006914 <UART_SetConfig+0x6f4>)
 80067d4:	fba3 2302 	umull	r2, r3, r3, r2
 80067d8:	095b      	lsrs	r3, r3, #5
 80067da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	469b      	mov	fp, r3
 80067e2:	f04f 0c00 	mov.w	ip, #0
 80067e6:	46d9      	mov	r9, fp
 80067e8:	46e2      	mov	sl, ip
 80067ea:	eb19 0309 	adds.w	r3, r9, r9
 80067ee:	eb4a 040a 	adc.w	r4, sl, sl
 80067f2:	4699      	mov	r9, r3
 80067f4:	46a2      	mov	sl, r4
 80067f6:	eb19 090b 	adds.w	r9, r9, fp
 80067fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80067fe:	f04f 0100 	mov.w	r1, #0
 8006802:	f04f 0200 	mov.w	r2, #0
 8006806:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800680a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800680e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006812:	4689      	mov	r9, r1
 8006814:	4692      	mov	sl, r2
 8006816:	eb1b 0509 	adds.w	r5, fp, r9
 800681a:	eb4c 060a 	adc.w	r6, ip, sl
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	4619      	mov	r1, r3
 8006824:	f04f 0200 	mov.w	r2, #0
 8006828:	f04f 0300 	mov.w	r3, #0
 800682c:	f04f 0400 	mov.w	r4, #0
 8006830:	0094      	lsls	r4, r2, #2
 8006832:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006836:	008b      	lsls	r3, r1, #2
 8006838:	461a      	mov	r2, r3
 800683a:	4623      	mov	r3, r4
 800683c:	4628      	mov	r0, r5
 800683e:	4631      	mov	r1, r6
 8006840:	f7fa fa02 	bl	8000c48 <__aeabi_uldivmod>
 8006844:	4603      	mov	r3, r0
 8006846:	460c      	mov	r4, r1
 8006848:	461a      	mov	r2, r3
 800684a:	4b32      	ldr	r3, [pc, #200]	; (8006914 <UART_SetConfig+0x6f4>)
 800684c:	fba3 1302 	umull	r1, r3, r3, r2
 8006850:	095b      	lsrs	r3, r3, #5
 8006852:	2164      	movs	r1, #100	; 0x64
 8006854:	fb01 f303 	mul.w	r3, r1, r3
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	011b      	lsls	r3, r3, #4
 800685c:	3332      	adds	r3, #50	; 0x32
 800685e:	4a2d      	ldr	r2, [pc, #180]	; (8006914 <UART_SetConfig+0x6f4>)
 8006860:	fba2 2303 	umull	r2, r3, r2, r3
 8006864:	095b      	lsrs	r3, r3, #5
 8006866:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800686a:	4498      	add	r8, r3
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	469b      	mov	fp, r3
 8006870:	f04f 0c00 	mov.w	ip, #0
 8006874:	46d9      	mov	r9, fp
 8006876:	46e2      	mov	sl, ip
 8006878:	eb19 0309 	adds.w	r3, r9, r9
 800687c:	eb4a 040a 	adc.w	r4, sl, sl
 8006880:	4699      	mov	r9, r3
 8006882:	46a2      	mov	sl, r4
 8006884:	eb19 090b 	adds.w	r9, r9, fp
 8006888:	eb4a 0a0c 	adc.w	sl, sl, ip
 800688c:	f04f 0100 	mov.w	r1, #0
 8006890:	f04f 0200 	mov.w	r2, #0
 8006894:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006898:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800689c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068a0:	4689      	mov	r9, r1
 80068a2:	4692      	mov	sl, r2
 80068a4:	eb1b 0509 	adds.w	r5, fp, r9
 80068a8:	eb4c 060a 	adc.w	r6, ip, sl
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	4619      	mov	r1, r3
 80068b2:	f04f 0200 	mov.w	r2, #0
 80068b6:	f04f 0300 	mov.w	r3, #0
 80068ba:	f04f 0400 	mov.w	r4, #0
 80068be:	0094      	lsls	r4, r2, #2
 80068c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80068c4:	008b      	lsls	r3, r1, #2
 80068c6:	461a      	mov	r2, r3
 80068c8:	4623      	mov	r3, r4
 80068ca:	4628      	mov	r0, r5
 80068cc:	4631      	mov	r1, r6
 80068ce:	f7fa f9bb 	bl	8000c48 <__aeabi_uldivmod>
 80068d2:	4603      	mov	r3, r0
 80068d4:	460c      	mov	r4, r1
 80068d6:	461a      	mov	r2, r3
 80068d8:	4b0e      	ldr	r3, [pc, #56]	; (8006914 <UART_SetConfig+0x6f4>)
 80068da:	fba3 1302 	umull	r1, r3, r3, r2
 80068de:	095b      	lsrs	r3, r3, #5
 80068e0:	2164      	movs	r1, #100	; 0x64
 80068e2:	fb01 f303 	mul.w	r3, r1, r3
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	011b      	lsls	r3, r3, #4
 80068ea:	3332      	adds	r3, #50	; 0x32
 80068ec:	4a09      	ldr	r2, [pc, #36]	; (8006914 <UART_SetConfig+0x6f4>)
 80068ee:	fba2 2303 	umull	r2, r3, r2, r3
 80068f2:	095b      	lsrs	r3, r3, #5
 80068f4:	f003 020f 	and.w	r2, r3, #15
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4442      	add	r2, r8
 80068fe:	609a      	str	r2, [r3, #8]
}
 8006900:	e7ff      	b.n	8006902 <UART_SetConfig+0x6e2>
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800690c:	40011000 	.word	0x40011000
 8006910:	40011400 	.word	0x40011400
 8006914:	51eb851f 	.word	0x51eb851f

08006918 <__errno>:
 8006918:	4b01      	ldr	r3, [pc, #4]	; (8006920 <__errno+0x8>)
 800691a:	6818      	ldr	r0, [r3, #0]
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	20000014 	.word	0x20000014

08006924 <__libc_init_array>:
 8006924:	b570      	push	{r4, r5, r6, lr}
 8006926:	4e0d      	ldr	r6, [pc, #52]	; (800695c <__libc_init_array+0x38>)
 8006928:	4c0d      	ldr	r4, [pc, #52]	; (8006960 <__libc_init_array+0x3c>)
 800692a:	1ba4      	subs	r4, r4, r6
 800692c:	10a4      	asrs	r4, r4, #2
 800692e:	2500      	movs	r5, #0
 8006930:	42a5      	cmp	r5, r4
 8006932:	d109      	bne.n	8006948 <__libc_init_array+0x24>
 8006934:	4e0b      	ldr	r6, [pc, #44]	; (8006964 <__libc_init_array+0x40>)
 8006936:	4c0c      	ldr	r4, [pc, #48]	; (8006968 <__libc_init_array+0x44>)
 8006938:	f002 fd66 	bl	8009408 <_init>
 800693c:	1ba4      	subs	r4, r4, r6
 800693e:	10a4      	asrs	r4, r4, #2
 8006940:	2500      	movs	r5, #0
 8006942:	42a5      	cmp	r5, r4
 8006944:	d105      	bne.n	8006952 <__libc_init_array+0x2e>
 8006946:	bd70      	pop	{r4, r5, r6, pc}
 8006948:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800694c:	4798      	blx	r3
 800694e:	3501      	adds	r5, #1
 8006950:	e7ee      	b.n	8006930 <__libc_init_array+0xc>
 8006952:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006956:	4798      	blx	r3
 8006958:	3501      	adds	r5, #1
 800695a:	e7f2      	b.n	8006942 <__libc_init_array+0x1e>
 800695c:	080097f0 	.word	0x080097f0
 8006960:	080097f0 	.word	0x080097f0
 8006964:	080097f0 	.word	0x080097f0
 8006968:	080097f4 	.word	0x080097f4

0800696c <memset>:
 800696c:	4402      	add	r2, r0
 800696e:	4603      	mov	r3, r0
 8006970:	4293      	cmp	r3, r2
 8006972:	d100      	bne.n	8006976 <memset+0xa>
 8006974:	4770      	bx	lr
 8006976:	f803 1b01 	strb.w	r1, [r3], #1
 800697a:	e7f9      	b.n	8006970 <memset+0x4>

0800697c <__cvt>:
 800697c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006980:	ec55 4b10 	vmov	r4, r5, d0
 8006984:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006986:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800698a:	2d00      	cmp	r5, #0
 800698c:	460e      	mov	r6, r1
 800698e:	4691      	mov	r9, r2
 8006990:	4619      	mov	r1, r3
 8006992:	bfb8      	it	lt
 8006994:	4622      	movlt	r2, r4
 8006996:	462b      	mov	r3, r5
 8006998:	f027 0720 	bic.w	r7, r7, #32
 800699c:	bfbb      	ittet	lt
 800699e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80069a2:	461d      	movlt	r5, r3
 80069a4:	2300      	movge	r3, #0
 80069a6:	232d      	movlt	r3, #45	; 0x2d
 80069a8:	bfb8      	it	lt
 80069aa:	4614      	movlt	r4, r2
 80069ac:	2f46      	cmp	r7, #70	; 0x46
 80069ae:	700b      	strb	r3, [r1, #0]
 80069b0:	d004      	beq.n	80069bc <__cvt+0x40>
 80069b2:	2f45      	cmp	r7, #69	; 0x45
 80069b4:	d100      	bne.n	80069b8 <__cvt+0x3c>
 80069b6:	3601      	adds	r6, #1
 80069b8:	2102      	movs	r1, #2
 80069ba:	e000      	b.n	80069be <__cvt+0x42>
 80069bc:	2103      	movs	r1, #3
 80069be:	ab03      	add	r3, sp, #12
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	ab02      	add	r3, sp, #8
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	4632      	mov	r2, r6
 80069c8:	4653      	mov	r3, sl
 80069ca:	ec45 4b10 	vmov	d0, r4, r5
 80069ce:	f000 fe1b 	bl	8007608 <_dtoa_r>
 80069d2:	2f47      	cmp	r7, #71	; 0x47
 80069d4:	4680      	mov	r8, r0
 80069d6:	d102      	bne.n	80069de <__cvt+0x62>
 80069d8:	f019 0f01 	tst.w	r9, #1
 80069dc:	d026      	beq.n	8006a2c <__cvt+0xb0>
 80069de:	2f46      	cmp	r7, #70	; 0x46
 80069e0:	eb08 0906 	add.w	r9, r8, r6
 80069e4:	d111      	bne.n	8006a0a <__cvt+0x8e>
 80069e6:	f898 3000 	ldrb.w	r3, [r8]
 80069ea:	2b30      	cmp	r3, #48	; 0x30
 80069ec:	d10a      	bne.n	8006a04 <__cvt+0x88>
 80069ee:	2200      	movs	r2, #0
 80069f0:	2300      	movs	r3, #0
 80069f2:	4620      	mov	r0, r4
 80069f4:	4629      	mov	r1, r5
 80069f6:	f7fa f867 	bl	8000ac8 <__aeabi_dcmpeq>
 80069fa:	b918      	cbnz	r0, 8006a04 <__cvt+0x88>
 80069fc:	f1c6 0601 	rsb	r6, r6, #1
 8006a00:	f8ca 6000 	str.w	r6, [sl]
 8006a04:	f8da 3000 	ldr.w	r3, [sl]
 8006a08:	4499      	add	r9, r3
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	4620      	mov	r0, r4
 8006a10:	4629      	mov	r1, r5
 8006a12:	f7fa f859 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a16:	b938      	cbnz	r0, 8006a28 <__cvt+0xac>
 8006a18:	2230      	movs	r2, #48	; 0x30
 8006a1a:	9b03      	ldr	r3, [sp, #12]
 8006a1c:	454b      	cmp	r3, r9
 8006a1e:	d205      	bcs.n	8006a2c <__cvt+0xb0>
 8006a20:	1c59      	adds	r1, r3, #1
 8006a22:	9103      	str	r1, [sp, #12]
 8006a24:	701a      	strb	r2, [r3, #0]
 8006a26:	e7f8      	b.n	8006a1a <__cvt+0x9e>
 8006a28:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a2c:	9b03      	ldr	r3, [sp, #12]
 8006a2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a30:	eba3 0308 	sub.w	r3, r3, r8
 8006a34:	4640      	mov	r0, r8
 8006a36:	6013      	str	r3, [r2, #0]
 8006a38:	b004      	add	sp, #16
 8006a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006a3e <__exponent>:
 8006a3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a40:	2900      	cmp	r1, #0
 8006a42:	4604      	mov	r4, r0
 8006a44:	bfba      	itte	lt
 8006a46:	4249      	neglt	r1, r1
 8006a48:	232d      	movlt	r3, #45	; 0x2d
 8006a4a:	232b      	movge	r3, #43	; 0x2b
 8006a4c:	2909      	cmp	r1, #9
 8006a4e:	f804 2b02 	strb.w	r2, [r4], #2
 8006a52:	7043      	strb	r3, [r0, #1]
 8006a54:	dd20      	ble.n	8006a98 <__exponent+0x5a>
 8006a56:	f10d 0307 	add.w	r3, sp, #7
 8006a5a:	461f      	mov	r7, r3
 8006a5c:	260a      	movs	r6, #10
 8006a5e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006a62:	fb06 1115 	mls	r1, r6, r5, r1
 8006a66:	3130      	adds	r1, #48	; 0x30
 8006a68:	2d09      	cmp	r5, #9
 8006a6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a6e:	f103 32ff 	add.w	r2, r3, #4294967295
 8006a72:	4629      	mov	r1, r5
 8006a74:	dc09      	bgt.n	8006a8a <__exponent+0x4c>
 8006a76:	3130      	adds	r1, #48	; 0x30
 8006a78:	3b02      	subs	r3, #2
 8006a7a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006a7e:	42bb      	cmp	r3, r7
 8006a80:	4622      	mov	r2, r4
 8006a82:	d304      	bcc.n	8006a8e <__exponent+0x50>
 8006a84:	1a10      	subs	r0, r2, r0
 8006a86:	b003      	add	sp, #12
 8006a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	e7e7      	b.n	8006a5e <__exponent+0x20>
 8006a8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a92:	f804 2b01 	strb.w	r2, [r4], #1
 8006a96:	e7f2      	b.n	8006a7e <__exponent+0x40>
 8006a98:	2330      	movs	r3, #48	; 0x30
 8006a9a:	4419      	add	r1, r3
 8006a9c:	7083      	strb	r3, [r0, #2]
 8006a9e:	1d02      	adds	r2, r0, #4
 8006aa0:	70c1      	strb	r1, [r0, #3]
 8006aa2:	e7ef      	b.n	8006a84 <__exponent+0x46>

08006aa4 <_printf_float>:
 8006aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa8:	b08d      	sub	sp, #52	; 0x34
 8006aaa:	460c      	mov	r4, r1
 8006aac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006ab0:	4616      	mov	r6, r2
 8006ab2:	461f      	mov	r7, r3
 8006ab4:	4605      	mov	r5, r0
 8006ab6:	f001 fcd9 	bl	800846c <_localeconv_r>
 8006aba:	6803      	ldr	r3, [r0, #0]
 8006abc:	9304      	str	r3, [sp, #16]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7f9 fb86 	bl	80001d0 <strlen>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ac8:	f8d8 3000 	ldr.w	r3, [r8]
 8006acc:	9005      	str	r0, [sp, #20]
 8006ace:	3307      	adds	r3, #7
 8006ad0:	f023 0307 	bic.w	r3, r3, #7
 8006ad4:	f103 0208 	add.w	r2, r3, #8
 8006ad8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006adc:	f8d4 b000 	ldr.w	fp, [r4]
 8006ae0:	f8c8 2000 	str.w	r2, [r8]
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006aec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006af0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006af4:	9307      	str	r3, [sp, #28]
 8006af6:	f8cd 8018 	str.w	r8, [sp, #24]
 8006afa:	f04f 32ff 	mov.w	r2, #4294967295
 8006afe:	4ba7      	ldr	r3, [pc, #668]	; (8006d9c <_printf_float+0x2f8>)
 8006b00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b04:	f7fa f812 	bl	8000b2c <__aeabi_dcmpun>
 8006b08:	bb70      	cbnz	r0, 8006b68 <_printf_float+0xc4>
 8006b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b0e:	4ba3      	ldr	r3, [pc, #652]	; (8006d9c <_printf_float+0x2f8>)
 8006b10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b14:	f7f9 ffec 	bl	8000af0 <__aeabi_dcmple>
 8006b18:	bb30      	cbnz	r0, 8006b68 <_printf_float+0xc4>
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4640      	mov	r0, r8
 8006b20:	4649      	mov	r1, r9
 8006b22:	f7f9 ffdb 	bl	8000adc <__aeabi_dcmplt>
 8006b26:	b110      	cbz	r0, 8006b2e <_printf_float+0x8a>
 8006b28:	232d      	movs	r3, #45	; 0x2d
 8006b2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b2e:	4a9c      	ldr	r2, [pc, #624]	; (8006da0 <_printf_float+0x2fc>)
 8006b30:	4b9c      	ldr	r3, [pc, #624]	; (8006da4 <_printf_float+0x300>)
 8006b32:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006b36:	bf8c      	ite	hi
 8006b38:	4690      	movhi	r8, r2
 8006b3a:	4698      	movls	r8, r3
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	f02b 0204 	bic.w	r2, fp, #4
 8006b42:	6123      	str	r3, [r4, #16]
 8006b44:	6022      	str	r2, [r4, #0]
 8006b46:	f04f 0900 	mov.w	r9, #0
 8006b4a:	9700      	str	r7, [sp, #0]
 8006b4c:	4633      	mov	r3, r6
 8006b4e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b50:	4621      	mov	r1, r4
 8006b52:	4628      	mov	r0, r5
 8006b54:	f000 f9e6 	bl	8006f24 <_printf_common>
 8006b58:	3001      	adds	r0, #1
 8006b5a:	f040 808d 	bne.w	8006c78 <_printf_float+0x1d4>
 8006b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b62:	b00d      	add	sp, #52	; 0x34
 8006b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b68:	4642      	mov	r2, r8
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	4640      	mov	r0, r8
 8006b6e:	4649      	mov	r1, r9
 8006b70:	f7f9 ffdc 	bl	8000b2c <__aeabi_dcmpun>
 8006b74:	b110      	cbz	r0, 8006b7c <_printf_float+0xd8>
 8006b76:	4a8c      	ldr	r2, [pc, #560]	; (8006da8 <_printf_float+0x304>)
 8006b78:	4b8c      	ldr	r3, [pc, #560]	; (8006dac <_printf_float+0x308>)
 8006b7a:	e7da      	b.n	8006b32 <_printf_float+0x8e>
 8006b7c:	6861      	ldr	r1, [r4, #4]
 8006b7e:	1c4b      	adds	r3, r1, #1
 8006b80:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006b84:	a80a      	add	r0, sp, #40	; 0x28
 8006b86:	d13e      	bne.n	8006c06 <_printf_float+0x162>
 8006b88:	2306      	movs	r3, #6
 8006b8a:	6063      	str	r3, [r4, #4]
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006b92:	ab09      	add	r3, sp, #36	; 0x24
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	ec49 8b10 	vmov	d0, r8, r9
 8006b9a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b9e:	6022      	str	r2, [r4, #0]
 8006ba0:	f8cd a004 	str.w	sl, [sp, #4]
 8006ba4:	6861      	ldr	r1, [r4, #4]
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	f7ff fee8 	bl	800697c <__cvt>
 8006bac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006bb0:	2b47      	cmp	r3, #71	; 0x47
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	d109      	bne.n	8006bca <_printf_float+0x126>
 8006bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb8:	1cd8      	adds	r0, r3, #3
 8006bba:	db02      	blt.n	8006bc2 <_printf_float+0x11e>
 8006bbc:	6862      	ldr	r2, [r4, #4]
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	dd47      	ble.n	8006c52 <_printf_float+0x1ae>
 8006bc2:	f1aa 0a02 	sub.w	sl, sl, #2
 8006bc6:	fa5f fa8a 	uxtb.w	sl, sl
 8006bca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006bce:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bd0:	d824      	bhi.n	8006c1c <_printf_float+0x178>
 8006bd2:	3901      	subs	r1, #1
 8006bd4:	4652      	mov	r2, sl
 8006bd6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006bda:	9109      	str	r1, [sp, #36]	; 0x24
 8006bdc:	f7ff ff2f 	bl	8006a3e <__exponent>
 8006be0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006be2:	1813      	adds	r3, r2, r0
 8006be4:	2a01      	cmp	r2, #1
 8006be6:	4681      	mov	r9, r0
 8006be8:	6123      	str	r3, [r4, #16]
 8006bea:	dc02      	bgt.n	8006bf2 <_printf_float+0x14e>
 8006bec:	6822      	ldr	r2, [r4, #0]
 8006bee:	07d1      	lsls	r1, r2, #31
 8006bf0:	d501      	bpl.n	8006bf6 <_printf_float+0x152>
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	6123      	str	r3, [r4, #16]
 8006bf6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d0a5      	beq.n	8006b4a <_printf_float+0xa6>
 8006bfe:	232d      	movs	r3, #45	; 0x2d
 8006c00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c04:	e7a1      	b.n	8006b4a <_printf_float+0xa6>
 8006c06:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006c0a:	f000 8177 	beq.w	8006efc <_printf_float+0x458>
 8006c0e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006c12:	d1bb      	bne.n	8006b8c <_printf_float+0xe8>
 8006c14:	2900      	cmp	r1, #0
 8006c16:	d1b9      	bne.n	8006b8c <_printf_float+0xe8>
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e7b6      	b.n	8006b8a <_printf_float+0xe6>
 8006c1c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006c20:	d119      	bne.n	8006c56 <_printf_float+0x1b2>
 8006c22:	2900      	cmp	r1, #0
 8006c24:	6863      	ldr	r3, [r4, #4]
 8006c26:	dd0c      	ble.n	8006c42 <_printf_float+0x19e>
 8006c28:	6121      	str	r1, [r4, #16]
 8006c2a:	b913      	cbnz	r3, 8006c32 <_printf_float+0x18e>
 8006c2c:	6822      	ldr	r2, [r4, #0]
 8006c2e:	07d2      	lsls	r2, r2, #31
 8006c30:	d502      	bpl.n	8006c38 <_printf_float+0x194>
 8006c32:	3301      	adds	r3, #1
 8006c34:	440b      	add	r3, r1
 8006c36:	6123      	str	r3, [r4, #16]
 8006c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c3a:	65a3      	str	r3, [r4, #88]	; 0x58
 8006c3c:	f04f 0900 	mov.w	r9, #0
 8006c40:	e7d9      	b.n	8006bf6 <_printf_float+0x152>
 8006c42:	b913      	cbnz	r3, 8006c4a <_printf_float+0x1a6>
 8006c44:	6822      	ldr	r2, [r4, #0]
 8006c46:	07d0      	lsls	r0, r2, #31
 8006c48:	d501      	bpl.n	8006c4e <_printf_float+0x1aa>
 8006c4a:	3302      	adds	r3, #2
 8006c4c:	e7f3      	b.n	8006c36 <_printf_float+0x192>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e7f1      	b.n	8006c36 <_printf_float+0x192>
 8006c52:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006c56:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	db05      	blt.n	8006c6a <_printf_float+0x1c6>
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	6123      	str	r3, [r4, #16]
 8006c62:	07d1      	lsls	r1, r2, #31
 8006c64:	d5e8      	bpl.n	8006c38 <_printf_float+0x194>
 8006c66:	3301      	adds	r3, #1
 8006c68:	e7e5      	b.n	8006c36 <_printf_float+0x192>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	bfd4      	ite	le
 8006c6e:	f1c3 0302 	rsble	r3, r3, #2
 8006c72:	2301      	movgt	r3, #1
 8006c74:	4413      	add	r3, r2
 8006c76:	e7de      	b.n	8006c36 <_printf_float+0x192>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	055a      	lsls	r2, r3, #21
 8006c7c:	d407      	bmi.n	8006c8e <_printf_float+0x1ea>
 8006c7e:	6923      	ldr	r3, [r4, #16]
 8006c80:	4642      	mov	r2, r8
 8006c82:	4631      	mov	r1, r6
 8006c84:	4628      	mov	r0, r5
 8006c86:	47b8      	blx	r7
 8006c88:	3001      	adds	r0, #1
 8006c8a:	d12b      	bne.n	8006ce4 <_printf_float+0x240>
 8006c8c:	e767      	b.n	8006b5e <_printf_float+0xba>
 8006c8e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006c92:	f240 80dc 	bls.w	8006e4e <_printf_float+0x3aa>
 8006c96:	2200      	movs	r2, #0
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c9e:	f7f9 ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ca2:	2800      	cmp	r0, #0
 8006ca4:	d033      	beq.n	8006d0e <_printf_float+0x26a>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	4a41      	ldr	r2, [pc, #260]	; (8006db0 <_printf_float+0x30c>)
 8006caa:	4631      	mov	r1, r6
 8006cac:	4628      	mov	r0, r5
 8006cae:	47b8      	blx	r7
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	f43f af54 	beq.w	8006b5e <_printf_float+0xba>
 8006cb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	db02      	blt.n	8006cc4 <_printf_float+0x220>
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	07d8      	lsls	r0, r3, #31
 8006cc2:	d50f      	bpl.n	8006ce4 <_printf_float+0x240>
 8006cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cc8:	4631      	mov	r1, r6
 8006cca:	4628      	mov	r0, r5
 8006ccc:	47b8      	blx	r7
 8006cce:	3001      	adds	r0, #1
 8006cd0:	f43f af45 	beq.w	8006b5e <_printf_float+0xba>
 8006cd4:	f04f 0800 	mov.w	r8, #0
 8006cd8:	f104 091a 	add.w	r9, r4, #26
 8006cdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	4543      	cmp	r3, r8
 8006ce2:	dc09      	bgt.n	8006cf8 <_printf_float+0x254>
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	079b      	lsls	r3, r3, #30
 8006ce8:	f100 8103 	bmi.w	8006ef2 <_printf_float+0x44e>
 8006cec:	68e0      	ldr	r0, [r4, #12]
 8006cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cf0:	4298      	cmp	r0, r3
 8006cf2:	bfb8      	it	lt
 8006cf4:	4618      	movlt	r0, r3
 8006cf6:	e734      	b.n	8006b62 <_printf_float+0xbe>
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	464a      	mov	r2, r9
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	4628      	mov	r0, r5
 8006d00:	47b8      	blx	r7
 8006d02:	3001      	adds	r0, #1
 8006d04:	f43f af2b 	beq.w	8006b5e <_printf_float+0xba>
 8006d08:	f108 0801 	add.w	r8, r8, #1
 8006d0c:	e7e6      	b.n	8006cdc <_printf_float+0x238>
 8006d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	dc2b      	bgt.n	8006d6c <_printf_float+0x2c8>
 8006d14:	2301      	movs	r3, #1
 8006d16:	4a26      	ldr	r2, [pc, #152]	; (8006db0 <_printf_float+0x30c>)
 8006d18:	4631      	mov	r1, r6
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	47b8      	blx	r7
 8006d1e:	3001      	adds	r0, #1
 8006d20:	f43f af1d 	beq.w	8006b5e <_printf_float+0xba>
 8006d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d26:	b923      	cbnz	r3, 8006d32 <_printf_float+0x28e>
 8006d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d2a:	b913      	cbnz	r3, 8006d32 <_printf_float+0x28e>
 8006d2c:	6823      	ldr	r3, [r4, #0]
 8006d2e:	07d9      	lsls	r1, r3, #31
 8006d30:	d5d8      	bpl.n	8006ce4 <_printf_float+0x240>
 8006d32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d36:	4631      	mov	r1, r6
 8006d38:	4628      	mov	r0, r5
 8006d3a:	47b8      	blx	r7
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	f43f af0e 	beq.w	8006b5e <_printf_float+0xba>
 8006d42:	f04f 0900 	mov.w	r9, #0
 8006d46:	f104 0a1a 	add.w	sl, r4, #26
 8006d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d4c:	425b      	negs	r3, r3
 8006d4e:	454b      	cmp	r3, r9
 8006d50:	dc01      	bgt.n	8006d56 <_printf_float+0x2b2>
 8006d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d54:	e794      	b.n	8006c80 <_printf_float+0x1dc>
 8006d56:	2301      	movs	r3, #1
 8006d58:	4652      	mov	r2, sl
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	47b8      	blx	r7
 8006d60:	3001      	adds	r0, #1
 8006d62:	f43f aefc 	beq.w	8006b5e <_printf_float+0xba>
 8006d66:	f109 0901 	add.w	r9, r9, #1
 8006d6a:	e7ee      	b.n	8006d4a <_printf_float+0x2a6>
 8006d6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d70:	429a      	cmp	r2, r3
 8006d72:	bfa8      	it	ge
 8006d74:	461a      	movge	r2, r3
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	4691      	mov	r9, r2
 8006d7a:	dd07      	ble.n	8006d8c <_printf_float+0x2e8>
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	4631      	mov	r1, r6
 8006d80:	4642      	mov	r2, r8
 8006d82:	4628      	mov	r0, r5
 8006d84:	47b8      	blx	r7
 8006d86:	3001      	adds	r0, #1
 8006d88:	f43f aee9 	beq.w	8006b5e <_printf_float+0xba>
 8006d8c:	f104 031a 	add.w	r3, r4, #26
 8006d90:	f04f 0b00 	mov.w	fp, #0
 8006d94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d98:	9306      	str	r3, [sp, #24]
 8006d9a:	e015      	b.n	8006dc8 <_printf_float+0x324>
 8006d9c:	7fefffff 	.word	0x7fefffff
 8006da0:	0800952c 	.word	0x0800952c
 8006da4:	08009528 	.word	0x08009528
 8006da8:	08009534 	.word	0x08009534
 8006dac:	08009530 	.word	0x08009530
 8006db0:	08009538 	.word	0x08009538
 8006db4:	2301      	movs	r3, #1
 8006db6:	9a06      	ldr	r2, [sp, #24]
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	f43f aecd 	beq.w	8006b5e <_printf_float+0xba>
 8006dc4:	f10b 0b01 	add.w	fp, fp, #1
 8006dc8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006dcc:	ebaa 0309 	sub.w	r3, sl, r9
 8006dd0:	455b      	cmp	r3, fp
 8006dd2:	dcef      	bgt.n	8006db4 <_printf_float+0x310>
 8006dd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	44d0      	add	r8, sl
 8006ddc:	db15      	blt.n	8006e0a <_printf_float+0x366>
 8006dde:	6823      	ldr	r3, [r4, #0]
 8006de0:	07da      	lsls	r2, r3, #31
 8006de2:	d412      	bmi.n	8006e0a <_printf_float+0x366>
 8006de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006de8:	eba3 020a 	sub.w	r2, r3, sl
 8006dec:	eba3 0a01 	sub.w	sl, r3, r1
 8006df0:	4592      	cmp	sl, r2
 8006df2:	bfa8      	it	ge
 8006df4:	4692      	movge	sl, r2
 8006df6:	f1ba 0f00 	cmp.w	sl, #0
 8006dfa:	dc0e      	bgt.n	8006e1a <_printf_float+0x376>
 8006dfc:	f04f 0800 	mov.w	r8, #0
 8006e00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e04:	f104 091a 	add.w	r9, r4, #26
 8006e08:	e019      	b.n	8006e3e <_printf_float+0x39a>
 8006e0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e0e:	4631      	mov	r1, r6
 8006e10:	4628      	mov	r0, r5
 8006e12:	47b8      	blx	r7
 8006e14:	3001      	adds	r0, #1
 8006e16:	d1e5      	bne.n	8006de4 <_printf_float+0x340>
 8006e18:	e6a1      	b.n	8006b5e <_printf_float+0xba>
 8006e1a:	4653      	mov	r3, sl
 8006e1c:	4642      	mov	r2, r8
 8006e1e:	4631      	mov	r1, r6
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b8      	blx	r7
 8006e24:	3001      	adds	r0, #1
 8006e26:	d1e9      	bne.n	8006dfc <_printf_float+0x358>
 8006e28:	e699      	b.n	8006b5e <_printf_float+0xba>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	464a      	mov	r2, r9
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	f43f ae92 	beq.w	8006b5e <_printf_float+0xba>
 8006e3a:	f108 0801 	add.w	r8, r8, #1
 8006e3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e42:	1a9b      	subs	r3, r3, r2
 8006e44:	eba3 030a 	sub.w	r3, r3, sl
 8006e48:	4543      	cmp	r3, r8
 8006e4a:	dcee      	bgt.n	8006e2a <_printf_float+0x386>
 8006e4c:	e74a      	b.n	8006ce4 <_printf_float+0x240>
 8006e4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e50:	2a01      	cmp	r2, #1
 8006e52:	dc01      	bgt.n	8006e58 <_printf_float+0x3b4>
 8006e54:	07db      	lsls	r3, r3, #31
 8006e56:	d53a      	bpl.n	8006ece <_printf_float+0x42a>
 8006e58:	2301      	movs	r3, #1
 8006e5a:	4642      	mov	r2, r8
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4628      	mov	r0, r5
 8006e60:	47b8      	blx	r7
 8006e62:	3001      	adds	r0, #1
 8006e64:	f43f ae7b 	beq.w	8006b5e <_printf_float+0xba>
 8006e68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f108 0801 	add.w	r8, r8, #1
 8006e78:	f43f ae71 	beq.w	8006b5e <_printf_float+0xba>
 8006e7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f103 3aff 	add.w	sl, r3, #4294967295
 8006e84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e88:	2300      	movs	r3, #0
 8006e8a:	f7f9 fe1d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e8e:	b9c8      	cbnz	r0, 8006ec4 <_printf_float+0x420>
 8006e90:	4653      	mov	r3, sl
 8006e92:	4642      	mov	r2, r8
 8006e94:	4631      	mov	r1, r6
 8006e96:	4628      	mov	r0, r5
 8006e98:	47b8      	blx	r7
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	d10e      	bne.n	8006ebc <_printf_float+0x418>
 8006e9e:	e65e      	b.n	8006b5e <_printf_float+0xba>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	4631      	mov	r1, r6
 8006ea6:	4628      	mov	r0, r5
 8006ea8:	47b8      	blx	r7
 8006eaa:	3001      	adds	r0, #1
 8006eac:	f43f ae57 	beq.w	8006b5e <_printf_float+0xba>
 8006eb0:	f108 0801 	add.w	r8, r8, #1
 8006eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	4543      	cmp	r3, r8
 8006eba:	dcf1      	bgt.n	8006ea0 <_printf_float+0x3fc>
 8006ebc:	464b      	mov	r3, r9
 8006ebe:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ec2:	e6de      	b.n	8006c82 <_printf_float+0x1de>
 8006ec4:	f04f 0800 	mov.w	r8, #0
 8006ec8:	f104 0a1a 	add.w	sl, r4, #26
 8006ecc:	e7f2      	b.n	8006eb4 <_printf_float+0x410>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e7df      	b.n	8006e92 <_printf_float+0x3ee>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	464a      	mov	r2, r9
 8006ed6:	4631      	mov	r1, r6
 8006ed8:	4628      	mov	r0, r5
 8006eda:	47b8      	blx	r7
 8006edc:	3001      	adds	r0, #1
 8006ede:	f43f ae3e 	beq.w	8006b5e <_printf_float+0xba>
 8006ee2:	f108 0801 	add.w	r8, r8, #1
 8006ee6:	68e3      	ldr	r3, [r4, #12]
 8006ee8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006eea:	1a9b      	subs	r3, r3, r2
 8006eec:	4543      	cmp	r3, r8
 8006eee:	dcf0      	bgt.n	8006ed2 <_printf_float+0x42e>
 8006ef0:	e6fc      	b.n	8006cec <_printf_float+0x248>
 8006ef2:	f04f 0800 	mov.w	r8, #0
 8006ef6:	f104 0919 	add.w	r9, r4, #25
 8006efa:	e7f4      	b.n	8006ee6 <_printf_float+0x442>
 8006efc:	2900      	cmp	r1, #0
 8006efe:	f43f ae8b 	beq.w	8006c18 <_printf_float+0x174>
 8006f02:	2300      	movs	r3, #0
 8006f04:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006f08:	ab09      	add	r3, sp, #36	; 0x24
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	ec49 8b10 	vmov	d0, r8, r9
 8006f10:	6022      	str	r2, [r4, #0]
 8006f12:	f8cd a004 	str.w	sl, [sp, #4]
 8006f16:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	f7ff fd2e 	bl	800697c <__cvt>
 8006f20:	4680      	mov	r8, r0
 8006f22:	e648      	b.n	8006bb6 <_printf_float+0x112>

08006f24 <_printf_common>:
 8006f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f28:	4691      	mov	r9, r2
 8006f2a:	461f      	mov	r7, r3
 8006f2c:	688a      	ldr	r2, [r1, #8]
 8006f2e:	690b      	ldr	r3, [r1, #16]
 8006f30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f34:	4293      	cmp	r3, r2
 8006f36:	bfb8      	it	lt
 8006f38:	4613      	movlt	r3, r2
 8006f3a:	f8c9 3000 	str.w	r3, [r9]
 8006f3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f42:	4606      	mov	r6, r0
 8006f44:	460c      	mov	r4, r1
 8006f46:	b112      	cbz	r2, 8006f4e <_printf_common+0x2a>
 8006f48:	3301      	adds	r3, #1
 8006f4a:	f8c9 3000 	str.w	r3, [r9]
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	0699      	lsls	r1, r3, #26
 8006f52:	bf42      	ittt	mi
 8006f54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006f58:	3302      	addmi	r3, #2
 8006f5a:	f8c9 3000 	strmi.w	r3, [r9]
 8006f5e:	6825      	ldr	r5, [r4, #0]
 8006f60:	f015 0506 	ands.w	r5, r5, #6
 8006f64:	d107      	bne.n	8006f76 <_printf_common+0x52>
 8006f66:	f104 0a19 	add.w	sl, r4, #25
 8006f6a:	68e3      	ldr	r3, [r4, #12]
 8006f6c:	f8d9 2000 	ldr.w	r2, [r9]
 8006f70:	1a9b      	subs	r3, r3, r2
 8006f72:	42ab      	cmp	r3, r5
 8006f74:	dc28      	bgt.n	8006fc8 <_printf_common+0xa4>
 8006f76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006f7a:	6822      	ldr	r2, [r4, #0]
 8006f7c:	3300      	adds	r3, #0
 8006f7e:	bf18      	it	ne
 8006f80:	2301      	movne	r3, #1
 8006f82:	0692      	lsls	r2, r2, #26
 8006f84:	d42d      	bmi.n	8006fe2 <_printf_common+0xbe>
 8006f86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f8a:	4639      	mov	r1, r7
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	47c0      	blx	r8
 8006f90:	3001      	adds	r0, #1
 8006f92:	d020      	beq.n	8006fd6 <_printf_common+0xb2>
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	68e5      	ldr	r5, [r4, #12]
 8006f98:	f8d9 2000 	ldr.w	r2, [r9]
 8006f9c:	f003 0306 	and.w	r3, r3, #6
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	bf08      	it	eq
 8006fa4:	1aad      	subeq	r5, r5, r2
 8006fa6:	68a3      	ldr	r3, [r4, #8]
 8006fa8:	6922      	ldr	r2, [r4, #16]
 8006faa:	bf0c      	ite	eq
 8006fac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fb0:	2500      	movne	r5, #0
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	bfc4      	itt	gt
 8006fb6:	1a9b      	subgt	r3, r3, r2
 8006fb8:	18ed      	addgt	r5, r5, r3
 8006fba:	f04f 0900 	mov.w	r9, #0
 8006fbe:	341a      	adds	r4, #26
 8006fc0:	454d      	cmp	r5, r9
 8006fc2:	d11a      	bne.n	8006ffa <_printf_common+0xd6>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e008      	b.n	8006fda <_printf_common+0xb6>
 8006fc8:	2301      	movs	r3, #1
 8006fca:	4652      	mov	r2, sl
 8006fcc:	4639      	mov	r1, r7
 8006fce:	4630      	mov	r0, r6
 8006fd0:	47c0      	blx	r8
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	d103      	bne.n	8006fde <_printf_common+0xba>
 8006fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fde:	3501      	adds	r5, #1
 8006fe0:	e7c3      	b.n	8006f6a <_printf_common+0x46>
 8006fe2:	18e1      	adds	r1, r4, r3
 8006fe4:	1c5a      	adds	r2, r3, #1
 8006fe6:	2030      	movs	r0, #48	; 0x30
 8006fe8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006fec:	4422      	add	r2, r4
 8006fee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ff2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ff6:	3302      	adds	r3, #2
 8006ff8:	e7c5      	b.n	8006f86 <_printf_common+0x62>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	4639      	mov	r1, r7
 8007000:	4630      	mov	r0, r6
 8007002:	47c0      	blx	r8
 8007004:	3001      	adds	r0, #1
 8007006:	d0e6      	beq.n	8006fd6 <_printf_common+0xb2>
 8007008:	f109 0901 	add.w	r9, r9, #1
 800700c:	e7d8      	b.n	8006fc0 <_printf_common+0x9c>
	...

08007010 <_printf_i>:
 8007010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007014:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007018:	460c      	mov	r4, r1
 800701a:	7e09      	ldrb	r1, [r1, #24]
 800701c:	b085      	sub	sp, #20
 800701e:	296e      	cmp	r1, #110	; 0x6e
 8007020:	4617      	mov	r7, r2
 8007022:	4606      	mov	r6, r0
 8007024:	4698      	mov	r8, r3
 8007026:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007028:	f000 80b3 	beq.w	8007192 <_printf_i+0x182>
 800702c:	d822      	bhi.n	8007074 <_printf_i+0x64>
 800702e:	2963      	cmp	r1, #99	; 0x63
 8007030:	d036      	beq.n	80070a0 <_printf_i+0x90>
 8007032:	d80a      	bhi.n	800704a <_printf_i+0x3a>
 8007034:	2900      	cmp	r1, #0
 8007036:	f000 80b9 	beq.w	80071ac <_printf_i+0x19c>
 800703a:	2958      	cmp	r1, #88	; 0x58
 800703c:	f000 8083 	beq.w	8007146 <_printf_i+0x136>
 8007040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007044:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007048:	e032      	b.n	80070b0 <_printf_i+0xa0>
 800704a:	2964      	cmp	r1, #100	; 0x64
 800704c:	d001      	beq.n	8007052 <_printf_i+0x42>
 800704e:	2969      	cmp	r1, #105	; 0x69
 8007050:	d1f6      	bne.n	8007040 <_printf_i+0x30>
 8007052:	6820      	ldr	r0, [r4, #0]
 8007054:	6813      	ldr	r3, [r2, #0]
 8007056:	0605      	lsls	r5, r0, #24
 8007058:	f103 0104 	add.w	r1, r3, #4
 800705c:	d52a      	bpl.n	80070b4 <_printf_i+0xa4>
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6011      	str	r1, [r2, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	da03      	bge.n	800706e <_printf_i+0x5e>
 8007066:	222d      	movs	r2, #45	; 0x2d
 8007068:	425b      	negs	r3, r3
 800706a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800706e:	486f      	ldr	r0, [pc, #444]	; (800722c <_printf_i+0x21c>)
 8007070:	220a      	movs	r2, #10
 8007072:	e039      	b.n	80070e8 <_printf_i+0xd8>
 8007074:	2973      	cmp	r1, #115	; 0x73
 8007076:	f000 809d 	beq.w	80071b4 <_printf_i+0x1a4>
 800707a:	d808      	bhi.n	800708e <_printf_i+0x7e>
 800707c:	296f      	cmp	r1, #111	; 0x6f
 800707e:	d020      	beq.n	80070c2 <_printf_i+0xb2>
 8007080:	2970      	cmp	r1, #112	; 0x70
 8007082:	d1dd      	bne.n	8007040 <_printf_i+0x30>
 8007084:	6823      	ldr	r3, [r4, #0]
 8007086:	f043 0320 	orr.w	r3, r3, #32
 800708a:	6023      	str	r3, [r4, #0]
 800708c:	e003      	b.n	8007096 <_printf_i+0x86>
 800708e:	2975      	cmp	r1, #117	; 0x75
 8007090:	d017      	beq.n	80070c2 <_printf_i+0xb2>
 8007092:	2978      	cmp	r1, #120	; 0x78
 8007094:	d1d4      	bne.n	8007040 <_printf_i+0x30>
 8007096:	2378      	movs	r3, #120	; 0x78
 8007098:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800709c:	4864      	ldr	r0, [pc, #400]	; (8007230 <_printf_i+0x220>)
 800709e:	e055      	b.n	800714c <_printf_i+0x13c>
 80070a0:	6813      	ldr	r3, [r2, #0]
 80070a2:	1d19      	adds	r1, r3, #4
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6011      	str	r1, [r2, #0]
 80070a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070b0:	2301      	movs	r3, #1
 80070b2:	e08c      	b.n	80071ce <_printf_i+0x1be>
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6011      	str	r1, [r2, #0]
 80070b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80070bc:	bf18      	it	ne
 80070be:	b21b      	sxthne	r3, r3
 80070c0:	e7cf      	b.n	8007062 <_printf_i+0x52>
 80070c2:	6813      	ldr	r3, [r2, #0]
 80070c4:	6825      	ldr	r5, [r4, #0]
 80070c6:	1d18      	adds	r0, r3, #4
 80070c8:	6010      	str	r0, [r2, #0]
 80070ca:	0628      	lsls	r0, r5, #24
 80070cc:	d501      	bpl.n	80070d2 <_printf_i+0xc2>
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	e002      	b.n	80070d8 <_printf_i+0xc8>
 80070d2:	0668      	lsls	r0, r5, #25
 80070d4:	d5fb      	bpl.n	80070ce <_printf_i+0xbe>
 80070d6:	881b      	ldrh	r3, [r3, #0]
 80070d8:	4854      	ldr	r0, [pc, #336]	; (800722c <_printf_i+0x21c>)
 80070da:	296f      	cmp	r1, #111	; 0x6f
 80070dc:	bf14      	ite	ne
 80070de:	220a      	movne	r2, #10
 80070e0:	2208      	moveq	r2, #8
 80070e2:	2100      	movs	r1, #0
 80070e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80070e8:	6865      	ldr	r5, [r4, #4]
 80070ea:	60a5      	str	r5, [r4, #8]
 80070ec:	2d00      	cmp	r5, #0
 80070ee:	f2c0 8095 	blt.w	800721c <_printf_i+0x20c>
 80070f2:	6821      	ldr	r1, [r4, #0]
 80070f4:	f021 0104 	bic.w	r1, r1, #4
 80070f8:	6021      	str	r1, [r4, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d13d      	bne.n	800717a <_printf_i+0x16a>
 80070fe:	2d00      	cmp	r5, #0
 8007100:	f040 808e 	bne.w	8007220 <_printf_i+0x210>
 8007104:	4665      	mov	r5, ip
 8007106:	2a08      	cmp	r2, #8
 8007108:	d10b      	bne.n	8007122 <_printf_i+0x112>
 800710a:	6823      	ldr	r3, [r4, #0]
 800710c:	07db      	lsls	r3, r3, #31
 800710e:	d508      	bpl.n	8007122 <_printf_i+0x112>
 8007110:	6923      	ldr	r3, [r4, #16]
 8007112:	6862      	ldr	r2, [r4, #4]
 8007114:	429a      	cmp	r2, r3
 8007116:	bfde      	ittt	le
 8007118:	2330      	movle	r3, #48	; 0x30
 800711a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800711e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007122:	ebac 0305 	sub.w	r3, ip, r5
 8007126:	6123      	str	r3, [r4, #16]
 8007128:	f8cd 8000 	str.w	r8, [sp]
 800712c:	463b      	mov	r3, r7
 800712e:	aa03      	add	r2, sp, #12
 8007130:	4621      	mov	r1, r4
 8007132:	4630      	mov	r0, r6
 8007134:	f7ff fef6 	bl	8006f24 <_printf_common>
 8007138:	3001      	adds	r0, #1
 800713a:	d14d      	bne.n	80071d8 <_printf_i+0x1c8>
 800713c:	f04f 30ff 	mov.w	r0, #4294967295
 8007140:	b005      	add	sp, #20
 8007142:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007146:	4839      	ldr	r0, [pc, #228]	; (800722c <_printf_i+0x21c>)
 8007148:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800714c:	6813      	ldr	r3, [r2, #0]
 800714e:	6821      	ldr	r1, [r4, #0]
 8007150:	1d1d      	adds	r5, r3, #4
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	6015      	str	r5, [r2, #0]
 8007156:	060a      	lsls	r2, r1, #24
 8007158:	d50b      	bpl.n	8007172 <_printf_i+0x162>
 800715a:	07ca      	lsls	r2, r1, #31
 800715c:	bf44      	itt	mi
 800715e:	f041 0120 	orrmi.w	r1, r1, #32
 8007162:	6021      	strmi	r1, [r4, #0]
 8007164:	b91b      	cbnz	r3, 800716e <_printf_i+0x15e>
 8007166:	6822      	ldr	r2, [r4, #0]
 8007168:	f022 0220 	bic.w	r2, r2, #32
 800716c:	6022      	str	r2, [r4, #0]
 800716e:	2210      	movs	r2, #16
 8007170:	e7b7      	b.n	80070e2 <_printf_i+0xd2>
 8007172:	064d      	lsls	r5, r1, #25
 8007174:	bf48      	it	mi
 8007176:	b29b      	uxthmi	r3, r3
 8007178:	e7ef      	b.n	800715a <_printf_i+0x14a>
 800717a:	4665      	mov	r5, ip
 800717c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007180:	fb02 3311 	mls	r3, r2, r1, r3
 8007184:	5cc3      	ldrb	r3, [r0, r3]
 8007186:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800718a:	460b      	mov	r3, r1
 800718c:	2900      	cmp	r1, #0
 800718e:	d1f5      	bne.n	800717c <_printf_i+0x16c>
 8007190:	e7b9      	b.n	8007106 <_printf_i+0xf6>
 8007192:	6813      	ldr	r3, [r2, #0]
 8007194:	6825      	ldr	r5, [r4, #0]
 8007196:	6961      	ldr	r1, [r4, #20]
 8007198:	1d18      	adds	r0, r3, #4
 800719a:	6010      	str	r0, [r2, #0]
 800719c:	0628      	lsls	r0, r5, #24
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	d501      	bpl.n	80071a6 <_printf_i+0x196>
 80071a2:	6019      	str	r1, [r3, #0]
 80071a4:	e002      	b.n	80071ac <_printf_i+0x19c>
 80071a6:	066a      	lsls	r2, r5, #25
 80071a8:	d5fb      	bpl.n	80071a2 <_printf_i+0x192>
 80071aa:	8019      	strh	r1, [r3, #0]
 80071ac:	2300      	movs	r3, #0
 80071ae:	6123      	str	r3, [r4, #16]
 80071b0:	4665      	mov	r5, ip
 80071b2:	e7b9      	b.n	8007128 <_printf_i+0x118>
 80071b4:	6813      	ldr	r3, [r2, #0]
 80071b6:	1d19      	adds	r1, r3, #4
 80071b8:	6011      	str	r1, [r2, #0]
 80071ba:	681d      	ldr	r5, [r3, #0]
 80071bc:	6862      	ldr	r2, [r4, #4]
 80071be:	2100      	movs	r1, #0
 80071c0:	4628      	mov	r0, r5
 80071c2:	f7f9 f80d 	bl	80001e0 <memchr>
 80071c6:	b108      	cbz	r0, 80071cc <_printf_i+0x1bc>
 80071c8:	1b40      	subs	r0, r0, r5
 80071ca:	6060      	str	r0, [r4, #4]
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	6123      	str	r3, [r4, #16]
 80071d0:	2300      	movs	r3, #0
 80071d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071d6:	e7a7      	b.n	8007128 <_printf_i+0x118>
 80071d8:	6923      	ldr	r3, [r4, #16]
 80071da:	462a      	mov	r2, r5
 80071dc:	4639      	mov	r1, r7
 80071de:	4630      	mov	r0, r6
 80071e0:	47c0      	blx	r8
 80071e2:	3001      	adds	r0, #1
 80071e4:	d0aa      	beq.n	800713c <_printf_i+0x12c>
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	079b      	lsls	r3, r3, #30
 80071ea:	d413      	bmi.n	8007214 <_printf_i+0x204>
 80071ec:	68e0      	ldr	r0, [r4, #12]
 80071ee:	9b03      	ldr	r3, [sp, #12]
 80071f0:	4298      	cmp	r0, r3
 80071f2:	bfb8      	it	lt
 80071f4:	4618      	movlt	r0, r3
 80071f6:	e7a3      	b.n	8007140 <_printf_i+0x130>
 80071f8:	2301      	movs	r3, #1
 80071fa:	464a      	mov	r2, r9
 80071fc:	4639      	mov	r1, r7
 80071fe:	4630      	mov	r0, r6
 8007200:	47c0      	blx	r8
 8007202:	3001      	adds	r0, #1
 8007204:	d09a      	beq.n	800713c <_printf_i+0x12c>
 8007206:	3501      	adds	r5, #1
 8007208:	68e3      	ldr	r3, [r4, #12]
 800720a:	9a03      	ldr	r2, [sp, #12]
 800720c:	1a9b      	subs	r3, r3, r2
 800720e:	42ab      	cmp	r3, r5
 8007210:	dcf2      	bgt.n	80071f8 <_printf_i+0x1e8>
 8007212:	e7eb      	b.n	80071ec <_printf_i+0x1dc>
 8007214:	2500      	movs	r5, #0
 8007216:	f104 0919 	add.w	r9, r4, #25
 800721a:	e7f5      	b.n	8007208 <_printf_i+0x1f8>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1ac      	bne.n	800717a <_printf_i+0x16a>
 8007220:	7803      	ldrb	r3, [r0, #0]
 8007222:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007226:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800722a:	e76c      	b.n	8007106 <_printf_i+0xf6>
 800722c:	0800953a 	.word	0x0800953a
 8007230:	0800954b 	.word	0x0800954b

08007234 <iprintf>:
 8007234:	b40f      	push	{r0, r1, r2, r3}
 8007236:	4b0a      	ldr	r3, [pc, #40]	; (8007260 <iprintf+0x2c>)
 8007238:	b513      	push	{r0, r1, r4, lr}
 800723a:	681c      	ldr	r4, [r3, #0]
 800723c:	b124      	cbz	r4, 8007248 <iprintf+0x14>
 800723e:	69a3      	ldr	r3, [r4, #24]
 8007240:	b913      	cbnz	r3, 8007248 <iprintf+0x14>
 8007242:	4620      	mov	r0, r4
 8007244:	f001 f888 	bl	8008358 <__sinit>
 8007248:	ab05      	add	r3, sp, #20
 800724a:	9a04      	ldr	r2, [sp, #16]
 800724c:	68a1      	ldr	r1, [r4, #8]
 800724e:	9301      	str	r3, [sp, #4]
 8007250:	4620      	mov	r0, r4
 8007252:	f001 fe9d 	bl	8008f90 <_vfiprintf_r>
 8007256:	b002      	add	sp, #8
 8007258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800725c:	b004      	add	sp, #16
 800725e:	4770      	bx	lr
 8007260:	20000014 	.word	0x20000014

08007264 <_puts_r>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	460e      	mov	r6, r1
 8007268:	4605      	mov	r5, r0
 800726a:	b118      	cbz	r0, 8007274 <_puts_r+0x10>
 800726c:	6983      	ldr	r3, [r0, #24]
 800726e:	b90b      	cbnz	r3, 8007274 <_puts_r+0x10>
 8007270:	f001 f872 	bl	8008358 <__sinit>
 8007274:	69ab      	ldr	r3, [r5, #24]
 8007276:	68ac      	ldr	r4, [r5, #8]
 8007278:	b913      	cbnz	r3, 8007280 <_puts_r+0x1c>
 800727a:	4628      	mov	r0, r5
 800727c:	f001 f86c 	bl	8008358 <__sinit>
 8007280:	4b23      	ldr	r3, [pc, #140]	; (8007310 <_puts_r+0xac>)
 8007282:	429c      	cmp	r4, r3
 8007284:	d117      	bne.n	80072b6 <_puts_r+0x52>
 8007286:	686c      	ldr	r4, [r5, #4]
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	071b      	lsls	r3, r3, #28
 800728c:	d51d      	bpl.n	80072ca <_puts_r+0x66>
 800728e:	6923      	ldr	r3, [r4, #16]
 8007290:	b1db      	cbz	r3, 80072ca <_puts_r+0x66>
 8007292:	3e01      	subs	r6, #1
 8007294:	68a3      	ldr	r3, [r4, #8]
 8007296:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800729a:	3b01      	subs	r3, #1
 800729c:	60a3      	str	r3, [r4, #8]
 800729e:	b9e9      	cbnz	r1, 80072dc <_puts_r+0x78>
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	da2e      	bge.n	8007302 <_puts_r+0x9e>
 80072a4:	4622      	mov	r2, r4
 80072a6:	210a      	movs	r1, #10
 80072a8:	4628      	mov	r0, r5
 80072aa:	f000 f85f 	bl	800736c <__swbuf_r>
 80072ae:	3001      	adds	r0, #1
 80072b0:	d011      	beq.n	80072d6 <_puts_r+0x72>
 80072b2:	200a      	movs	r0, #10
 80072b4:	e011      	b.n	80072da <_puts_r+0x76>
 80072b6:	4b17      	ldr	r3, [pc, #92]	; (8007314 <_puts_r+0xb0>)
 80072b8:	429c      	cmp	r4, r3
 80072ba:	d101      	bne.n	80072c0 <_puts_r+0x5c>
 80072bc:	68ac      	ldr	r4, [r5, #8]
 80072be:	e7e3      	b.n	8007288 <_puts_r+0x24>
 80072c0:	4b15      	ldr	r3, [pc, #84]	; (8007318 <_puts_r+0xb4>)
 80072c2:	429c      	cmp	r4, r3
 80072c4:	bf08      	it	eq
 80072c6:	68ec      	ldreq	r4, [r5, #12]
 80072c8:	e7de      	b.n	8007288 <_puts_r+0x24>
 80072ca:	4621      	mov	r1, r4
 80072cc:	4628      	mov	r0, r5
 80072ce:	f000 f89f 	bl	8007410 <__swsetup_r>
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d0dd      	beq.n	8007292 <_puts_r+0x2e>
 80072d6:	f04f 30ff 	mov.w	r0, #4294967295
 80072da:	bd70      	pop	{r4, r5, r6, pc}
 80072dc:	2b00      	cmp	r3, #0
 80072de:	da04      	bge.n	80072ea <_puts_r+0x86>
 80072e0:	69a2      	ldr	r2, [r4, #24]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	dc06      	bgt.n	80072f4 <_puts_r+0x90>
 80072e6:	290a      	cmp	r1, #10
 80072e8:	d004      	beq.n	80072f4 <_puts_r+0x90>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	1c5a      	adds	r2, r3, #1
 80072ee:	6022      	str	r2, [r4, #0]
 80072f0:	7019      	strb	r1, [r3, #0]
 80072f2:	e7cf      	b.n	8007294 <_puts_r+0x30>
 80072f4:	4622      	mov	r2, r4
 80072f6:	4628      	mov	r0, r5
 80072f8:	f000 f838 	bl	800736c <__swbuf_r>
 80072fc:	3001      	adds	r0, #1
 80072fe:	d1c9      	bne.n	8007294 <_puts_r+0x30>
 8007300:	e7e9      	b.n	80072d6 <_puts_r+0x72>
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	200a      	movs	r0, #10
 8007306:	1c5a      	adds	r2, r3, #1
 8007308:	6022      	str	r2, [r4, #0]
 800730a:	7018      	strb	r0, [r3, #0]
 800730c:	e7e5      	b.n	80072da <_puts_r+0x76>
 800730e:	bf00      	nop
 8007310:	0800958c 	.word	0x0800958c
 8007314:	080095ac 	.word	0x080095ac
 8007318:	0800956c 	.word	0x0800956c

0800731c <puts>:
 800731c:	4b02      	ldr	r3, [pc, #8]	; (8007328 <puts+0xc>)
 800731e:	4601      	mov	r1, r0
 8007320:	6818      	ldr	r0, [r3, #0]
 8007322:	f7ff bf9f 	b.w	8007264 <_puts_r>
 8007326:	bf00      	nop
 8007328:	20000014 	.word	0x20000014

0800732c <siprintf>:
 800732c:	b40e      	push	{r1, r2, r3}
 800732e:	b500      	push	{lr}
 8007330:	b09c      	sub	sp, #112	; 0x70
 8007332:	ab1d      	add	r3, sp, #116	; 0x74
 8007334:	9002      	str	r0, [sp, #8]
 8007336:	9006      	str	r0, [sp, #24]
 8007338:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800733c:	4809      	ldr	r0, [pc, #36]	; (8007364 <siprintf+0x38>)
 800733e:	9107      	str	r1, [sp, #28]
 8007340:	9104      	str	r1, [sp, #16]
 8007342:	4909      	ldr	r1, [pc, #36]	; (8007368 <siprintf+0x3c>)
 8007344:	f853 2b04 	ldr.w	r2, [r3], #4
 8007348:	9105      	str	r1, [sp, #20]
 800734a:	6800      	ldr	r0, [r0, #0]
 800734c:	9301      	str	r3, [sp, #4]
 800734e:	a902      	add	r1, sp, #8
 8007350:	f001 fcfc 	bl	8008d4c <_svfiprintf_r>
 8007354:	9b02      	ldr	r3, [sp, #8]
 8007356:	2200      	movs	r2, #0
 8007358:	701a      	strb	r2, [r3, #0]
 800735a:	b01c      	add	sp, #112	; 0x70
 800735c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007360:	b003      	add	sp, #12
 8007362:	4770      	bx	lr
 8007364:	20000014 	.word	0x20000014
 8007368:	ffff0208 	.word	0xffff0208

0800736c <__swbuf_r>:
 800736c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800736e:	460e      	mov	r6, r1
 8007370:	4614      	mov	r4, r2
 8007372:	4605      	mov	r5, r0
 8007374:	b118      	cbz	r0, 800737e <__swbuf_r+0x12>
 8007376:	6983      	ldr	r3, [r0, #24]
 8007378:	b90b      	cbnz	r3, 800737e <__swbuf_r+0x12>
 800737a:	f000 ffed 	bl	8008358 <__sinit>
 800737e:	4b21      	ldr	r3, [pc, #132]	; (8007404 <__swbuf_r+0x98>)
 8007380:	429c      	cmp	r4, r3
 8007382:	d12a      	bne.n	80073da <__swbuf_r+0x6e>
 8007384:	686c      	ldr	r4, [r5, #4]
 8007386:	69a3      	ldr	r3, [r4, #24]
 8007388:	60a3      	str	r3, [r4, #8]
 800738a:	89a3      	ldrh	r3, [r4, #12]
 800738c:	071a      	lsls	r2, r3, #28
 800738e:	d52e      	bpl.n	80073ee <__swbuf_r+0x82>
 8007390:	6923      	ldr	r3, [r4, #16]
 8007392:	b363      	cbz	r3, 80073ee <__swbuf_r+0x82>
 8007394:	6923      	ldr	r3, [r4, #16]
 8007396:	6820      	ldr	r0, [r4, #0]
 8007398:	1ac0      	subs	r0, r0, r3
 800739a:	6963      	ldr	r3, [r4, #20]
 800739c:	b2f6      	uxtb	r6, r6
 800739e:	4283      	cmp	r3, r0
 80073a0:	4637      	mov	r7, r6
 80073a2:	dc04      	bgt.n	80073ae <__swbuf_r+0x42>
 80073a4:	4621      	mov	r1, r4
 80073a6:	4628      	mov	r0, r5
 80073a8:	f000 ff6c 	bl	8008284 <_fflush_r>
 80073ac:	bb28      	cbnz	r0, 80073fa <__swbuf_r+0x8e>
 80073ae:	68a3      	ldr	r3, [r4, #8]
 80073b0:	3b01      	subs	r3, #1
 80073b2:	60a3      	str	r3, [r4, #8]
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	1c5a      	adds	r2, r3, #1
 80073b8:	6022      	str	r2, [r4, #0]
 80073ba:	701e      	strb	r6, [r3, #0]
 80073bc:	6963      	ldr	r3, [r4, #20]
 80073be:	3001      	adds	r0, #1
 80073c0:	4283      	cmp	r3, r0
 80073c2:	d004      	beq.n	80073ce <__swbuf_r+0x62>
 80073c4:	89a3      	ldrh	r3, [r4, #12]
 80073c6:	07db      	lsls	r3, r3, #31
 80073c8:	d519      	bpl.n	80073fe <__swbuf_r+0x92>
 80073ca:	2e0a      	cmp	r6, #10
 80073cc:	d117      	bne.n	80073fe <__swbuf_r+0x92>
 80073ce:	4621      	mov	r1, r4
 80073d0:	4628      	mov	r0, r5
 80073d2:	f000 ff57 	bl	8008284 <_fflush_r>
 80073d6:	b190      	cbz	r0, 80073fe <__swbuf_r+0x92>
 80073d8:	e00f      	b.n	80073fa <__swbuf_r+0x8e>
 80073da:	4b0b      	ldr	r3, [pc, #44]	; (8007408 <__swbuf_r+0x9c>)
 80073dc:	429c      	cmp	r4, r3
 80073de:	d101      	bne.n	80073e4 <__swbuf_r+0x78>
 80073e0:	68ac      	ldr	r4, [r5, #8]
 80073e2:	e7d0      	b.n	8007386 <__swbuf_r+0x1a>
 80073e4:	4b09      	ldr	r3, [pc, #36]	; (800740c <__swbuf_r+0xa0>)
 80073e6:	429c      	cmp	r4, r3
 80073e8:	bf08      	it	eq
 80073ea:	68ec      	ldreq	r4, [r5, #12]
 80073ec:	e7cb      	b.n	8007386 <__swbuf_r+0x1a>
 80073ee:	4621      	mov	r1, r4
 80073f0:	4628      	mov	r0, r5
 80073f2:	f000 f80d 	bl	8007410 <__swsetup_r>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	d0cc      	beq.n	8007394 <__swbuf_r+0x28>
 80073fa:	f04f 37ff 	mov.w	r7, #4294967295
 80073fe:	4638      	mov	r0, r7
 8007400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007402:	bf00      	nop
 8007404:	0800958c 	.word	0x0800958c
 8007408:	080095ac 	.word	0x080095ac
 800740c:	0800956c 	.word	0x0800956c

08007410 <__swsetup_r>:
 8007410:	4b32      	ldr	r3, [pc, #200]	; (80074dc <__swsetup_r+0xcc>)
 8007412:	b570      	push	{r4, r5, r6, lr}
 8007414:	681d      	ldr	r5, [r3, #0]
 8007416:	4606      	mov	r6, r0
 8007418:	460c      	mov	r4, r1
 800741a:	b125      	cbz	r5, 8007426 <__swsetup_r+0x16>
 800741c:	69ab      	ldr	r3, [r5, #24]
 800741e:	b913      	cbnz	r3, 8007426 <__swsetup_r+0x16>
 8007420:	4628      	mov	r0, r5
 8007422:	f000 ff99 	bl	8008358 <__sinit>
 8007426:	4b2e      	ldr	r3, [pc, #184]	; (80074e0 <__swsetup_r+0xd0>)
 8007428:	429c      	cmp	r4, r3
 800742a:	d10f      	bne.n	800744c <__swsetup_r+0x3c>
 800742c:	686c      	ldr	r4, [r5, #4]
 800742e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007432:	b29a      	uxth	r2, r3
 8007434:	0715      	lsls	r5, r2, #28
 8007436:	d42c      	bmi.n	8007492 <__swsetup_r+0x82>
 8007438:	06d0      	lsls	r0, r2, #27
 800743a:	d411      	bmi.n	8007460 <__swsetup_r+0x50>
 800743c:	2209      	movs	r2, #9
 800743e:	6032      	str	r2, [r6, #0]
 8007440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007444:	81a3      	strh	r3, [r4, #12]
 8007446:	f04f 30ff 	mov.w	r0, #4294967295
 800744a:	e03e      	b.n	80074ca <__swsetup_r+0xba>
 800744c:	4b25      	ldr	r3, [pc, #148]	; (80074e4 <__swsetup_r+0xd4>)
 800744e:	429c      	cmp	r4, r3
 8007450:	d101      	bne.n	8007456 <__swsetup_r+0x46>
 8007452:	68ac      	ldr	r4, [r5, #8]
 8007454:	e7eb      	b.n	800742e <__swsetup_r+0x1e>
 8007456:	4b24      	ldr	r3, [pc, #144]	; (80074e8 <__swsetup_r+0xd8>)
 8007458:	429c      	cmp	r4, r3
 800745a:	bf08      	it	eq
 800745c:	68ec      	ldreq	r4, [r5, #12]
 800745e:	e7e6      	b.n	800742e <__swsetup_r+0x1e>
 8007460:	0751      	lsls	r1, r2, #29
 8007462:	d512      	bpl.n	800748a <__swsetup_r+0x7a>
 8007464:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007466:	b141      	cbz	r1, 800747a <__swsetup_r+0x6a>
 8007468:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800746c:	4299      	cmp	r1, r3
 800746e:	d002      	beq.n	8007476 <__swsetup_r+0x66>
 8007470:	4630      	mov	r0, r6
 8007472:	f001 fb69 	bl	8008b48 <_free_r>
 8007476:	2300      	movs	r3, #0
 8007478:	6363      	str	r3, [r4, #52]	; 0x34
 800747a:	89a3      	ldrh	r3, [r4, #12]
 800747c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007480:	81a3      	strh	r3, [r4, #12]
 8007482:	2300      	movs	r3, #0
 8007484:	6063      	str	r3, [r4, #4]
 8007486:	6923      	ldr	r3, [r4, #16]
 8007488:	6023      	str	r3, [r4, #0]
 800748a:	89a3      	ldrh	r3, [r4, #12]
 800748c:	f043 0308 	orr.w	r3, r3, #8
 8007490:	81a3      	strh	r3, [r4, #12]
 8007492:	6923      	ldr	r3, [r4, #16]
 8007494:	b94b      	cbnz	r3, 80074aa <__swsetup_r+0x9a>
 8007496:	89a3      	ldrh	r3, [r4, #12]
 8007498:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800749c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074a0:	d003      	beq.n	80074aa <__swsetup_r+0x9a>
 80074a2:	4621      	mov	r1, r4
 80074a4:	4630      	mov	r0, r6
 80074a6:	f001 f813 	bl	80084d0 <__smakebuf_r>
 80074aa:	89a2      	ldrh	r2, [r4, #12]
 80074ac:	f012 0301 	ands.w	r3, r2, #1
 80074b0:	d00c      	beq.n	80074cc <__swsetup_r+0xbc>
 80074b2:	2300      	movs	r3, #0
 80074b4:	60a3      	str	r3, [r4, #8]
 80074b6:	6963      	ldr	r3, [r4, #20]
 80074b8:	425b      	negs	r3, r3
 80074ba:	61a3      	str	r3, [r4, #24]
 80074bc:	6923      	ldr	r3, [r4, #16]
 80074be:	b953      	cbnz	r3, 80074d6 <__swsetup_r+0xc6>
 80074c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80074c8:	d1ba      	bne.n	8007440 <__swsetup_r+0x30>
 80074ca:	bd70      	pop	{r4, r5, r6, pc}
 80074cc:	0792      	lsls	r2, r2, #30
 80074ce:	bf58      	it	pl
 80074d0:	6963      	ldrpl	r3, [r4, #20]
 80074d2:	60a3      	str	r3, [r4, #8]
 80074d4:	e7f2      	b.n	80074bc <__swsetup_r+0xac>
 80074d6:	2000      	movs	r0, #0
 80074d8:	e7f7      	b.n	80074ca <__swsetup_r+0xba>
 80074da:	bf00      	nop
 80074dc:	20000014 	.word	0x20000014
 80074e0:	0800958c 	.word	0x0800958c
 80074e4:	080095ac 	.word	0x080095ac
 80074e8:	0800956c 	.word	0x0800956c

080074ec <quorem>:
 80074ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f0:	6903      	ldr	r3, [r0, #16]
 80074f2:	690c      	ldr	r4, [r1, #16]
 80074f4:	42a3      	cmp	r3, r4
 80074f6:	4680      	mov	r8, r0
 80074f8:	f2c0 8082 	blt.w	8007600 <quorem+0x114>
 80074fc:	3c01      	subs	r4, #1
 80074fe:	f101 0714 	add.w	r7, r1, #20
 8007502:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007506:	f100 0614 	add.w	r6, r0, #20
 800750a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800750e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007512:	eb06 030c 	add.w	r3, r6, ip
 8007516:	3501      	adds	r5, #1
 8007518:	eb07 090c 	add.w	r9, r7, ip
 800751c:	9301      	str	r3, [sp, #4]
 800751e:	fbb0 f5f5 	udiv	r5, r0, r5
 8007522:	b395      	cbz	r5, 800758a <quorem+0x9e>
 8007524:	f04f 0a00 	mov.w	sl, #0
 8007528:	4638      	mov	r0, r7
 800752a:	46b6      	mov	lr, r6
 800752c:	46d3      	mov	fp, sl
 800752e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007532:	b293      	uxth	r3, r2
 8007534:	fb05 a303 	mla	r3, r5, r3, sl
 8007538:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800753c:	b29b      	uxth	r3, r3
 800753e:	ebab 0303 	sub.w	r3, fp, r3
 8007542:	0c12      	lsrs	r2, r2, #16
 8007544:	f8de b000 	ldr.w	fp, [lr]
 8007548:	fb05 a202 	mla	r2, r5, r2, sl
 800754c:	fa13 f38b 	uxtah	r3, r3, fp
 8007550:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007554:	fa1f fb82 	uxth.w	fp, r2
 8007558:	f8de 2000 	ldr.w	r2, [lr]
 800755c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007560:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007564:	b29b      	uxth	r3, r3
 8007566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800756a:	4581      	cmp	r9, r0
 800756c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007570:	f84e 3b04 	str.w	r3, [lr], #4
 8007574:	d2db      	bcs.n	800752e <quorem+0x42>
 8007576:	f856 300c 	ldr.w	r3, [r6, ip]
 800757a:	b933      	cbnz	r3, 800758a <quorem+0x9e>
 800757c:	9b01      	ldr	r3, [sp, #4]
 800757e:	3b04      	subs	r3, #4
 8007580:	429e      	cmp	r6, r3
 8007582:	461a      	mov	r2, r3
 8007584:	d330      	bcc.n	80075e8 <quorem+0xfc>
 8007586:	f8c8 4010 	str.w	r4, [r8, #16]
 800758a:	4640      	mov	r0, r8
 800758c:	f001 fa08 	bl	80089a0 <__mcmp>
 8007590:	2800      	cmp	r0, #0
 8007592:	db25      	blt.n	80075e0 <quorem+0xf4>
 8007594:	3501      	adds	r5, #1
 8007596:	4630      	mov	r0, r6
 8007598:	f04f 0c00 	mov.w	ip, #0
 800759c:	f857 2b04 	ldr.w	r2, [r7], #4
 80075a0:	f8d0 e000 	ldr.w	lr, [r0]
 80075a4:	b293      	uxth	r3, r2
 80075a6:	ebac 0303 	sub.w	r3, ip, r3
 80075aa:	0c12      	lsrs	r2, r2, #16
 80075ac:	fa13 f38e 	uxtah	r3, r3, lr
 80075b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80075b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075be:	45b9      	cmp	r9, r7
 80075c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80075c4:	f840 3b04 	str.w	r3, [r0], #4
 80075c8:	d2e8      	bcs.n	800759c <quorem+0xb0>
 80075ca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80075ce:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80075d2:	b92a      	cbnz	r2, 80075e0 <quorem+0xf4>
 80075d4:	3b04      	subs	r3, #4
 80075d6:	429e      	cmp	r6, r3
 80075d8:	461a      	mov	r2, r3
 80075da:	d30b      	bcc.n	80075f4 <quorem+0x108>
 80075dc:	f8c8 4010 	str.w	r4, [r8, #16]
 80075e0:	4628      	mov	r0, r5
 80075e2:	b003      	add	sp, #12
 80075e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e8:	6812      	ldr	r2, [r2, #0]
 80075ea:	3b04      	subs	r3, #4
 80075ec:	2a00      	cmp	r2, #0
 80075ee:	d1ca      	bne.n	8007586 <quorem+0x9a>
 80075f0:	3c01      	subs	r4, #1
 80075f2:	e7c5      	b.n	8007580 <quorem+0x94>
 80075f4:	6812      	ldr	r2, [r2, #0]
 80075f6:	3b04      	subs	r3, #4
 80075f8:	2a00      	cmp	r2, #0
 80075fa:	d1ef      	bne.n	80075dc <quorem+0xf0>
 80075fc:	3c01      	subs	r4, #1
 80075fe:	e7ea      	b.n	80075d6 <quorem+0xea>
 8007600:	2000      	movs	r0, #0
 8007602:	e7ee      	b.n	80075e2 <quorem+0xf6>
 8007604:	0000      	movs	r0, r0
	...

08007608 <_dtoa_r>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	ec57 6b10 	vmov	r6, r7, d0
 8007610:	b097      	sub	sp, #92	; 0x5c
 8007612:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007614:	9106      	str	r1, [sp, #24]
 8007616:	4604      	mov	r4, r0
 8007618:	920b      	str	r2, [sp, #44]	; 0x2c
 800761a:	9312      	str	r3, [sp, #72]	; 0x48
 800761c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007620:	e9cd 6700 	strd	r6, r7, [sp]
 8007624:	b93d      	cbnz	r5, 8007636 <_dtoa_r+0x2e>
 8007626:	2010      	movs	r0, #16
 8007628:	f000 ff92 	bl	8008550 <malloc>
 800762c:	6260      	str	r0, [r4, #36]	; 0x24
 800762e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007632:	6005      	str	r5, [r0, #0]
 8007634:	60c5      	str	r5, [r0, #12]
 8007636:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007638:	6819      	ldr	r1, [r3, #0]
 800763a:	b151      	cbz	r1, 8007652 <_dtoa_r+0x4a>
 800763c:	685a      	ldr	r2, [r3, #4]
 800763e:	604a      	str	r2, [r1, #4]
 8007640:	2301      	movs	r3, #1
 8007642:	4093      	lsls	r3, r2
 8007644:	608b      	str	r3, [r1, #8]
 8007646:	4620      	mov	r0, r4
 8007648:	f000 ffc9 	bl	80085de <_Bfree>
 800764c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800764e:	2200      	movs	r2, #0
 8007650:	601a      	str	r2, [r3, #0]
 8007652:	1e3b      	subs	r3, r7, #0
 8007654:	bfbb      	ittet	lt
 8007656:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800765a:	9301      	strlt	r3, [sp, #4]
 800765c:	2300      	movge	r3, #0
 800765e:	2201      	movlt	r2, #1
 8007660:	bfac      	ite	ge
 8007662:	f8c8 3000 	strge.w	r3, [r8]
 8007666:	f8c8 2000 	strlt.w	r2, [r8]
 800766a:	4baf      	ldr	r3, [pc, #700]	; (8007928 <_dtoa_r+0x320>)
 800766c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007670:	ea33 0308 	bics.w	r3, r3, r8
 8007674:	d114      	bne.n	80076a0 <_dtoa_r+0x98>
 8007676:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007678:	f242 730f 	movw	r3, #9999	; 0x270f
 800767c:	6013      	str	r3, [r2, #0]
 800767e:	9b00      	ldr	r3, [sp, #0]
 8007680:	b923      	cbnz	r3, 800768c <_dtoa_r+0x84>
 8007682:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007686:	2800      	cmp	r0, #0
 8007688:	f000 8542 	beq.w	8008110 <_dtoa_r+0xb08>
 800768c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800768e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800793c <_dtoa_r+0x334>
 8007692:	2b00      	cmp	r3, #0
 8007694:	f000 8544 	beq.w	8008120 <_dtoa_r+0xb18>
 8007698:	f10b 0303 	add.w	r3, fp, #3
 800769c:	f000 bd3e 	b.w	800811c <_dtoa_r+0xb14>
 80076a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80076a4:	2200      	movs	r2, #0
 80076a6:	2300      	movs	r3, #0
 80076a8:	4630      	mov	r0, r6
 80076aa:	4639      	mov	r1, r7
 80076ac:	f7f9 fa0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80076b0:	4681      	mov	r9, r0
 80076b2:	b168      	cbz	r0, 80076d0 <_dtoa_r+0xc8>
 80076b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076b6:	2301      	movs	r3, #1
 80076b8:	6013      	str	r3, [r2, #0]
 80076ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 8524 	beq.w	800810a <_dtoa_r+0xb02>
 80076c2:	4b9a      	ldr	r3, [pc, #616]	; (800792c <_dtoa_r+0x324>)
 80076c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076c6:	f103 3bff 	add.w	fp, r3, #4294967295
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	f000 bd28 	b.w	8008120 <_dtoa_r+0xb18>
 80076d0:	aa14      	add	r2, sp, #80	; 0x50
 80076d2:	a915      	add	r1, sp, #84	; 0x54
 80076d4:	ec47 6b10 	vmov	d0, r6, r7
 80076d8:	4620      	mov	r0, r4
 80076da:	f001 f9d8 	bl	8008a8e <__d2b>
 80076de:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80076e2:	9004      	str	r0, [sp, #16]
 80076e4:	2d00      	cmp	r5, #0
 80076e6:	d07c      	beq.n	80077e2 <_dtoa_r+0x1da>
 80076e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076ec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80076f0:	46b2      	mov	sl, r6
 80076f2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80076f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076fa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80076fe:	2200      	movs	r2, #0
 8007700:	4b8b      	ldr	r3, [pc, #556]	; (8007930 <_dtoa_r+0x328>)
 8007702:	4650      	mov	r0, sl
 8007704:	4659      	mov	r1, fp
 8007706:	f7f8 fdbf 	bl	8000288 <__aeabi_dsub>
 800770a:	a381      	add	r3, pc, #516	; (adr r3, 8007910 <_dtoa_r+0x308>)
 800770c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007710:	f7f8 ff72 	bl	80005f8 <__aeabi_dmul>
 8007714:	a380      	add	r3, pc, #512	; (adr r3, 8007918 <_dtoa_r+0x310>)
 8007716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771a:	f7f8 fdb7 	bl	800028c <__adddf3>
 800771e:	4606      	mov	r6, r0
 8007720:	4628      	mov	r0, r5
 8007722:	460f      	mov	r7, r1
 8007724:	f7f8 fefe 	bl	8000524 <__aeabi_i2d>
 8007728:	a37d      	add	r3, pc, #500	; (adr r3, 8007920 <_dtoa_r+0x318>)
 800772a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772e:	f7f8 ff63 	bl	80005f8 <__aeabi_dmul>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	4630      	mov	r0, r6
 8007738:	4639      	mov	r1, r7
 800773a:	f7f8 fda7 	bl	800028c <__adddf3>
 800773e:	4606      	mov	r6, r0
 8007740:	460f      	mov	r7, r1
 8007742:	f7f9 fa09 	bl	8000b58 <__aeabi_d2iz>
 8007746:	2200      	movs	r2, #0
 8007748:	4682      	mov	sl, r0
 800774a:	2300      	movs	r3, #0
 800774c:	4630      	mov	r0, r6
 800774e:	4639      	mov	r1, r7
 8007750:	f7f9 f9c4 	bl	8000adc <__aeabi_dcmplt>
 8007754:	b148      	cbz	r0, 800776a <_dtoa_r+0x162>
 8007756:	4650      	mov	r0, sl
 8007758:	f7f8 fee4 	bl	8000524 <__aeabi_i2d>
 800775c:	4632      	mov	r2, r6
 800775e:	463b      	mov	r3, r7
 8007760:	f7f9 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007764:	b908      	cbnz	r0, 800776a <_dtoa_r+0x162>
 8007766:	f10a 3aff 	add.w	sl, sl, #4294967295
 800776a:	f1ba 0f16 	cmp.w	sl, #22
 800776e:	d859      	bhi.n	8007824 <_dtoa_r+0x21c>
 8007770:	4970      	ldr	r1, [pc, #448]	; (8007934 <_dtoa_r+0x32c>)
 8007772:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007776:	e9dd 2300 	ldrd	r2, r3, [sp]
 800777a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800777e:	f7f9 f9cb 	bl	8000b18 <__aeabi_dcmpgt>
 8007782:	2800      	cmp	r0, #0
 8007784:	d050      	beq.n	8007828 <_dtoa_r+0x220>
 8007786:	f10a 3aff 	add.w	sl, sl, #4294967295
 800778a:	2300      	movs	r3, #0
 800778c:	930f      	str	r3, [sp, #60]	; 0x3c
 800778e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007790:	1b5d      	subs	r5, r3, r5
 8007792:	f1b5 0801 	subs.w	r8, r5, #1
 8007796:	bf49      	itett	mi
 8007798:	f1c5 0301 	rsbmi	r3, r5, #1
 800779c:	2300      	movpl	r3, #0
 800779e:	9305      	strmi	r3, [sp, #20]
 80077a0:	f04f 0800 	movmi.w	r8, #0
 80077a4:	bf58      	it	pl
 80077a6:	9305      	strpl	r3, [sp, #20]
 80077a8:	f1ba 0f00 	cmp.w	sl, #0
 80077ac:	db3e      	blt.n	800782c <_dtoa_r+0x224>
 80077ae:	2300      	movs	r3, #0
 80077b0:	44d0      	add	r8, sl
 80077b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80077b6:	9307      	str	r3, [sp, #28]
 80077b8:	9b06      	ldr	r3, [sp, #24]
 80077ba:	2b09      	cmp	r3, #9
 80077bc:	f200 8090 	bhi.w	80078e0 <_dtoa_r+0x2d8>
 80077c0:	2b05      	cmp	r3, #5
 80077c2:	bfc4      	itt	gt
 80077c4:	3b04      	subgt	r3, #4
 80077c6:	9306      	strgt	r3, [sp, #24]
 80077c8:	9b06      	ldr	r3, [sp, #24]
 80077ca:	f1a3 0302 	sub.w	r3, r3, #2
 80077ce:	bfcc      	ite	gt
 80077d0:	2500      	movgt	r5, #0
 80077d2:	2501      	movle	r5, #1
 80077d4:	2b03      	cmp	r3, #3
 80077d6:	f200 808f 	bhi.w	80078f8 <_dtoa_r+0x2f0>
 80077da:	e8df f003 	tbb	[pc, r3]
 80077de:	7f7d      	.short	0x7f7d
 80077e0:	7131      	.short	0x7131
 80077e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80077e6:	441d      	add	r5, r3
 80077e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80077ec:	2820      	cmp	r0, #32
 80077ee:	dd13      	ble.n	8007818 <_dtoa_r+0x210>
 80077f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80077f4:	9b00      	ldr	r3, [sp, #0]
 80077f6:	fa08 f800 	lsl.w	r8, r8, r0
 80077fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80077fe:	fa23 f000 	lsr.w	r0, r3, r0
 8007802:	ea48 0000 	orr.w	r0, r8, r0
 8007806:	f7f8 fe7d 	bl	8000504 <__aeabi_ui2d>
 800780a:	2301      	movs	r3, #1
 800780c:	4682      	mov	sl, r0
 800780e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007812:	3d01      	subs	r5, #1
 8007814:	9313      	str	r3, [sp, #76]	; 0x4c
 8007816:	e772      	b.n	80076fe <_dtoa_r+0xf6>
 8007818:	9b00      	ldr	r3, [sp, #0]
 800781a:	f1c0 0020 	rsb	r0, r0, #32
 800781e:	fa03 f000 	lsl.w	r0, r3, r0
 8007822:	e7f0      	b.n	8007806 <_dtoa_r+0x1fe>
 8007824:	2301      	movs	r3, #1
 8007826:	e7b1      	b.n	800778c <_dtoa_r+0x184>
 8007828:	900f      	str	r0, [sp, #60]	; 0x3c
 800782a:	e7b0      	b.n	800778e <_dtoa_r+0x186>
 800782c:	9b05      	ldr	r3, [sp, #20]
 800782e:	eba3 030a 	sub.w	r3, r3, sl
 8007832:	9305      	str	r3, [sp, #20]
 8007834:	f1ca 0300 	rsb	r3, sl, #0
 8007838:	9307      	str	r3, [sp, #28]
 800783a:	2300      	movs	r3, #0
 800783c:	930e      	str	r3, [sp, #56]	; 0x38
 800783e:	e7bb      	b.n	80077b8 <_dtoa_r+0x1b0>
 8007840:	2301      	movs	r3, #1
 8007842:	930a      	str	r3, [sp, #40]	; 0x28
 8007844:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007846:	2b00      	cmp	r3, #0
 8007848:	dd59      	ble.n	80078fe <_dtoa_r+0x2f6>
 800784a:	9302      	str	r3, [sp, #8]
 800784c:	4699      	mov	r9, r3
 800784e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007850:	2200      	movs	r2, #0
 8007852:	6072      	str	r2, [r6, #4]
 8007854:	2204      	movs	r2, #4
 8007856:	f102 0014 	add.w	r0, r2, #20
 800785a:	4298      	cmp	r0, r3
 800785c:	6871      	ldr	r1, [r6, #4]
 800785e:	d953      	bls.n	8007908 <_dtoa_r+0x300>
 8007860:	4620      	mov	r0, r4
 8007862:	f000 fe88 	bl	8008576 <_Balloc>
 8007866:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007868:	6030      	str	r0, [r6, #0]
 800786a:	f1b9 0f0e 	cmp.w	r9, #14
 800786e:	f8d3 b000 	ldr.w	fp, [r3]
 8007872:	f200 80e6 	bhi.w	8007a42 <_dtoa_r+0x43a>
 8007876:	2d00      	cmp	r5, #0
 8007878:	f000 80e3 	beq.w	8007a42 <_dtoa_r+0x43a>
 800787c:	ed9d 7b00 	vldr	d7, [sp]
 8007880:	f1ba 0f00 	cmp.w	sl, #0
 8007884:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007888:	dd74      	ble.n	8007974 <_dtoa_r+0x36c>
 800788a:	4a2a      	ldr	r2, [pc, #168]	; (8007934 <_dtoa_r+0x32c>)
 800788c:	f00a 030f 	and.w	r3, sl, #15
 8007890:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007894:	ed93 7b00 	vldr	d7, [r3]
 8007898:	ea4f 162a 	mov.w	r6, sl, asr #4
 800789c:	06f0      	lsls	r0, r6, #27
 800789e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80078a2:	d565      	bpl.n	8007970 <_dtoa_r+0x368>
 80078a4:	4b24      	ldr	r3, [pc, #144]	; (8007938 <_dtoa_r+0x330>)
 80078a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078ae:	f7f8 ffcd 	bl	800084c <__aeabi_ddiv>
 80078b2:	e9cd 0100 	strd	r0, r1, [sp]
 80078b6:	f006 060f 	and.w	r6, r6, #15
 80078ba:	2503      	movs	r5, #3
 80078bc:	4f1e      	ldr	r7, [pc, #120]	; (8007938 <_dtoa_r+0x330>)
 80078be:	e04c      	b.n	800795a <_dtoa_r+0x352>
 80078c0:	2301      	movs	r3, #1
 80078c2:	930a      	str	r3, [sp, #40]	; 0x28
 80078c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078c6:	4453      	add	r3, sl
 80078c8:	f103 0901 	add.w	r9, r3, #1
 80078cc:	9302      	str	r3, [sp, #8]
 80078ce:	464b      	mov	r3, r9
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	bfb8      	it	lt
 80078d4:	2301      	movlt	r3, #1
 80078d6:	e7ba      	b.n	800784e <_dtoa_r+0x246>
 80078d8:	2300      	movs	r3, #0
 80078da:	e7b2      	b.n	8007842 <_dtoa_r+0x23a>
 80078dc:	2300      	movs	r3, #0
 80078de:	e7f0      	b.n	80078c2 <_dtoa_r+0x2ba>
 80078e0:	2501      	movs	r5, #1
 80078e2:	2300      	movs	r3, #0
 80078e4:	9306      	str	r3, [sp, #24]
 80078e6:	950a      	str	r5, [sp, #40]	; 0x28
 80078e8:	f04f 33ff 	mov.w	r3, #4294967295
 80078ec:	9302      	str	r3, [sp, #8]
 80078ee:	4699      	mov	r9, r3
 80078f0:	2200      	movs	r2, #0
 80078f2:	2312      	movs	r3, #18
 80078f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80078f6:	e7aa      	b.n	800784e <_dtoa_r+0x246>
 80078f8:	2301      	movs	r3, #1
 80078fa:	930a      	str	r3, [sp, #40]	; 0x28
 80078fc:	e7f4      	b.n	80078e8 <_dtoa_r+0x2e0>
 80078fe:	2301      	movs	r3, #1
 8007900:	9302      	str	r3, [sp, #8]
 8007902:	4699      	mov	r9, r3
 8007904:	461a      	mov	r2, r3
 8007906:	e7f5      	b.n	80078f4 <_dtoa_r+0x2ec>
 8007908:	3101      	adds	r1, #1
 800790a:	6071      	str	r1, [r6, #4]
 800790c:	0052      	lsls	r2, r2, #1
 800790e:	e7a2      	b.n	8007856 <_dtoa_r+0x24e>
 8007910:	636f4361 	.word	0x636f4361
 8007914:	3fd287a7 	.word	0x3fd287a7
 8007918:	8b60c8b3 	.word	0x8b60c8b3
 800791c:	3fc68a28 	.word	0x3fc68a28
 8007920:	509f79fb 	.word	0x509f79fb
 8007924:	3fd34413 	.word	0x3fd34413
 8007928:	7ff00000 	.word	0x7ff00000
 800792c:	08009539 	.word	0x08009539
 8007930:	3ff80000 	.word	0x3ff80000
 8007934:	080095f8 	.word	0x080095f8
 8007938:	080095d0 	.word	0x080095d0
 800793c:	08009565 	.word	0x08009565
 8007940:	07f1      	lsls	r1, r6, #31
 8007942:	d508      	bpl.n	8007956 <_dtoa_r+0x34e>
 8007944:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007948:	e9d7 2300 	ldrd	r2, r3, [r7]
 800794c:	f7f8 fe54 	bl	80005f8 <__aeabi_dmul>
 8007950:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007954:	3501      	adds	r5, #1
 8007956:	1076      	asrs	r6, r6, #1
 8007958:	3708      	adds	r7, #8
 800795a:	2e00      	cmp	r6, #0
 800795c:	d1f0      	bne.n	8007940 <_dtoa_r+0x338>
 800795e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007962:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007966:	f7f8 ff71 	bl	800084c <__aeabi_ddiv>
 800796a:	e9cd 0100 	strd	r0, r1, [sp]
 800796e:	e01a      	b.n	80079a6 <_dtoa_r+0x39e>
 8007970:	2502      	movs	r5, #2
 8007972:	e7a3      	b.n	80078bc <_dtoa_r+0x2b4>
 8007974:	f000 80a0 	beq.w	8007ab8 <_dtoa_r+0x4b0>
 8007978:	f1ca 0600 	rsb	r6, sl, #0
 800797c:	4b9f      	ldr	r3, [pc, #636]	; (8007bfc <_dtoa_r+0x5f4>)
 800797e:	4fa0      	ldr	r7, [pc, #640]	; (8007c00 <_dtoa_r+0x5f8>)
 8007980:	f006 020f 	and.w	r2, r6, #15
 8007984:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007990:	f7f8 fe32 	bl	80005f8 <__aeabi_dmul>
 8007994:	e9cd 0100 	strd	r0, r1, [sp]
 8007998:	1136      	asrs	r6, r6, #4
 800799a:	2300      	movs	r3, #0
 800799c:	2502      	movs	r5, #2
 800799e:	2e00      	cmp	r6, #0
 80079a0:	d17f      	bne.n	8007aa2 <_dtoa_r+0x49a>
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1e1      	bne.n	800796a <_dtoa_r+0x362>
 80079a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 8087 	beq.w	8007abc <_dtoa_r+0x4b4>
 80079ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079b2:	2200      	movs	r2, #0
 80079b4:	4b93      	ldr	r3, [pc, #588]	; (8007c04 <_dtoa_r+0x5fc>)
 80079b6:	4630      	mov	r0, r6
 80079b8:	4639      	mov	r1, r7
 80079ba:	f7f9 f88f 	bl	8000adc <__aeabi_dcmplt>
 80079be:	2800      	cmp	r0, #0
 80079c0:	d07c      	beq.n	8007abc <_dtoa_r+0x4b4>
 80079c2:	f1b9 0f00 	cmp.w	r9, #0
 80079c6:	d079      	beq.n	8007abc <_dtoa_r+0x4b4>
 80079c8:	9b02      	ldr	r3, [sp, #8]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	dd35      	ble.n	8007a3a <_dtoa_r+0x432>
 80079ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80079d2:	9308      	str	r3, [sp, #32]
 80079d4:	4639      	mov	r1, r7
 80079d6:	2200      	movs	r2, #0
 80079d8:	4b8b      	ldr	r3, [pc, #556]	; (8007c08 <_dtoa_r+0x600>)
 80079da:	4630      	mov	r0, r6
 80079dc:	f7f8 fe0c 	bl	80005f8 <__aeabi_dmul>
 80079e0:	e9cd 0100 	strd	r0, r1, [sp]
 80079e4:	9f02      	ldr	r7, [sp, #8]
 80079e6:	3501      	adds	r5, #1
 80079e8:	4628      	mov	r0, r5
 80079ea:	f7f8 fd9b 	bl	8000524 <__aeabi_i2d>
 80079ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079f2:	f7f8 fe01 	bl	80005f8 <__aeabi_dmul>
 80079f6:	2200      	movs	r2, #0
 80079f8:	4b84      	ldr	r3, [pc, #528]	; (8007c0c <_dtoa_r+0x604>)
 80079fa:	f7f8 fc47 	bl	800028c <__adddf3>
 80079fe:	4605      	mov	r5, r0
 8007a00:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007a04:	2f00      	cmp	r7, #0
 8007a06:	d15d      	bne.n	8007ac4 <_dtoa_r+0x4bc>
 8007a08:	2200      	movs	r2, #0
 8007a0a:	4b81      	ldr	r3, [pc, #516]	; (8007c10 <_dtoa_r+0x608>)
 8007a0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a10:	f7f8 fc3a 	bl	8000288 <__aeabi_dsub>
 8007a14:	462a      	mov	r2, r5
 8007a16:	4633      	mov	r3, r6
 8007a18:	e9cd 0100 	strd	r0, r1, [sp]
 8007a1c:	f7f9 f87c 	bl	8000b18 <__aeabi_dcmpgt>
 8007a20:	2800      	cmp	r0, #0
 8007a22:	f040 8288 	bne.w	8007f36 <_dtoa_r+0x92e>
 8007a26:	462a      	mov	r2, r5
 8007a28:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007a2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a30:	f7f9 f854 	bl	8000adc <__aeabi_dcmplt>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	f040 827c 	bne.w	8007f32 <_dtoa_r+0x92a>
 8007a3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a3e:	e9cd 2300 	strd	r2, r3, [sp]
 8007a42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f2c0 8150 	blt.w	8007cea <_dtoa_r+0x6e2>
 8007a4a:	f1ba 0f0e 	cmp.w	sl, #14
 8007a4e:	f300 814c 	bgt.w	8007cea <_dtoa_r+0x6e2>
 8007a52:	4b6a      	ldr	r3, [pc, #424]	; (8007bfc <_dtoa_r+0x5f4>)
 8007a54:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a58:	ed93 7b00 	vldr	d7, [r3]
 8007a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a64:	f280 80d8 	bge.w	8007c18 <_dtoa_r+0x610>
 8007a68:	f1b9 0f00 	cmp.w	r9, #0
 8007a6c:	f300 80d4 	bgt.w	8007c18 <_dtoa_r+0x610>
 8007a70:	f040 825e 	bne.w	8007f30 <_dtoa_r+0x928>
 8007a74:	2200      	movs	r2, #0
 8007a76:	4b66      	ldr	r3, [pc, #408]	; (8007c10 <_dtoa_r+0x608>)
 8007a78:	ec51 0b17 	vmov	r0, r1, d7
 8007a7c:	f7f8 fdbc 	bl	80005f8 <__aeabi_dmul>
 8007a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a84:	f7f9 f83e 	bl	8000b04 <__aeabi_dcmpge>
 8007a88:	464f      	mov	r7, r9
 8007a8a:	464e      	mov	r6, r9
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	f040 8234 	bne.w	8007efa <_dtoa_r+0x8f2>
 8007a92:	2331      	movs	r3, #49	; 0x31
 8007a94:	f10b 0501 	add.w	r5, fp, #1
 8007a98:	f88b 3000 	strb.w	r3, [fp]
 8007a9c:	f10a 0a01 	add.w	sl, sl, #1
 8007aa0:	e22f      	b.n	8007f02 <_dtoa_r+0x8fa>
 8007aa2:	07f2      	lsls	r2, r6, #31
 8007aa4:	d505      	bpl.n	8007ab2 <_dtoa_r+0x4aa>
 8007aa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aaa:	f7f8 fda5 	bl	80005f8 <__aeabi_dmul>
 8007aae:	3501      	adds	r5, #1
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	1076      	asrs	r6, r6, #1
 8007ab4:	3708      	adds	r7, #8
 8007ab6:	e772      	b.n	800799e <_dtoa_r+0x396>
 8007ab8:	2502      	movs	r5, #2
 8007aba:	e774      	b.n	80079a6 <_dtoa_r+0x39e>
 8007abc:	f8cd a020 	str.w	sl, [sp, #32]
 8007ac0:	464f      	mov	r7, r9
 8007ac2:	e791      	b.n	80079e8 <_dtoa_r+0x3e0>
 8007ac4:	4b4d      	ldr	r3, [pc, #308]	; (8007bfc <_dtoa_r+0x5f4>)
 8007ac6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007aca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d047      	beq.n	8007b64 <_dtoa_r+0x55c>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	2000      	movs	r0, #0
 8007ada:	494e      	ldr	r1, [pc, #312]	; (8007c14 <_dtoa_r+0x60c>)
 8007adc:	f7f8 feb6 	bl	800084c <__aeabi_ddiv>
 8007ae0:	462a      	mov	r2, r5
 8007ae2:	4633      	mov	r3, r6
 8007ae4:	f7f8 fbd0 	bl	8000288 <__aeabi_dsub>
 8007ae8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007aec:	465d      	mov	r5, fp
 8007aee:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007af2:	f7f9 f831 	bl	8000b58 <__aeabi_d2iz>
 8007af6:	4606      	mov	r6, r0
 8007af8:	f7f8 fd14 	bl	8000524 <__aeabi_i2d>
 8007afc:	4602      	mov	r2, r0
 8007afe:	460b      	mov	r3, r1
 8007b00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b04:	f7f8 fbc0 	bl	8000288 <__aeabi_dsub>
 8007b08:	3630      	adds	r6, #48	; 0x30
 8007b0a:	f805 6b01 	strb.w	r6, [r5], #1
 8007b0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007b12:	e9cd 0100 	strd	r0, r1, [sp]
 8007b16:	f7f8 ffe1 	bl	8000adc <__aeabi_dcmplt>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d163      	bne.n	8007be6 <_dtoa_r+0x5de>
 8007b1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b22:	2000      	movs	r0, #0
 8007b24:	4937      	ldr	r1, [pc, #220]	; (8007c04 <_dtoa_r+0x5fc>)
 8007b26:	f7f8 fbaf 	bl	8000288 <__aeabi_dsub>
 8007b2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007b2e:	f7f8 ffd5 	bl	8000adc <__aeabi_dcmplt>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	f040 80b7 	bne.w	8007ca6 <_dtoa_r+0x69e>
 8007b38:	eba5 030b 	sub.w	r3, r5, fp
 8007b3c:	429f      	cmp	r7, r3
 8007b3e:	f77f af7c 	ble.w	8007a3a <_dtoa_r+0x432>
 8007b42:	2200      	movs	r2, #0
 8007b44:	4b30      	ldr	r3, [pc, #192]	; (8007c08 <_dtoa_r+0x600>)
 8007b46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b4a:	f7f8 fd55 	bl	80005f8 <__aeabi_dmul>
 8007b4e:	2200      	movs	r2, #0
 8007b50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b54:	4b2c      	ldr	r3, [pc, #176]	; (8007c08 <_dtoa_r+0x600>)
 8007b56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b5a:	f7f8 fd4d 	bl	80005f8 <__aeabi_dmul>
 8007b5e:	e9cd 0100 	strd	r0, r1, [sp]
 8007b62:	e7c4      	b.n	8007aee <_dtoa_r+0x4e6>
 8007b64:	462a      	mov	r2, r5
 8007b66:	4633      	mov	r3, r6
 8007b68:	f7f8 fd46 	bl	80005f8 <__aeabi_dmul>
 8007b6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b70:	eb0b 0507 	add.w	r5, fp, r7
 8007b74:	465e      	mov	r6, fp
 8007b76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b7a:	f7f8 ffed 	bl	8000b58 <__aeabi_d2iz>
 8007b7e:	4607      	mov	r7, r0
 8007b80:	f7f8 fcd0 	bl	8000524 <__aeabi_i2d>
 8007b84:	3730      	adds	r7, #48	; 0x30
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b8e:	f7f8 fb7b 	bl	8000288 <__aeabi_dsub>
 8007b92:	f806 7b01 	strb.w	r7, [r6], #1
 8007b96:	42ae      	cmp	r6, r5
 8007b98:	e9cd 0100 	strd	r0, r1, [sp]
 8007b9c:	f04f 0200 	mov.w	r2, #0
 8007ba0:	d126      	bne.n	8007bf0 <_dtoa_r+0x5e8>
 8007ba2:	4b1c      	ldr	r3, [pc, #112]	; (8007c14 <_dtoa_r+0x60c>)
 8007ba4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ba8:	f7f8 fb70 	bl	800028c <__adddf3>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bb4:	f7f8 ffb0 	bl	8000b18 <__aeabi_dcmpgt>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d174      	bne.n	8007ca6 <_dtoa_r+0x69e>
 8007bbc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	4914      	ldr	r1, [pc, #80]	; (8007c14 <_dtoa_r+0x60c>)
 8007bc4:	f7f8 fb60 	bl	8000288 <__aeabi_dsub>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bd0:	f7f8 ff84 	bl	8000adc <__aeabi_dcmplt>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	f43f af30 	beq.w	8007a3a <_dtoa_r+0x432>
 8007bda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bde:	2b30      	cmp	r3, #48	; 0x30
 8007be0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007be4:	d002      	beq.n	8007bec <_dtoa_r+0x5e4>
 8007be6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007bea:	e04a      	b.n	8007c82 <_dtoa_r+0x67a>
 8007bec:	4615      	mov	r5, r2
 8007bee:	e7f4      	b.n	8007bda <_dtoa_r+0x5d2>
 8007bf0:	4b05      	ldr	r3, [pc, #20]	; (8007c08 <_dtoa_r+0x600>)
 8007bf2:	f7f8 fd01 	bl	80005f8 <__aeabi_dmul>
 8007bf6:	e9cd 0100 	strd	r0, r1, [sp]
 8007bfa:	e7bc      	b.n	8007b76 <_dtoa_r+0x56e>
 8007bfc:	080095f8 	.word	0x080095f8
 8007c00:	080095d0 	.word	0x080095d0
 8007c04:	3ff00000 	.word	0x3ff00000
 8007c08:	40240000 	.word	0x40240000
 8007c0c:	401c0000 	.word	0x401c0000
 8007c10:	40140000 	.word	0x40140000
 8007c14:	3fe00000 	.word	0x3fe00000
 8007c18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c1c:	465d      	mov	r5, fp
 8007c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c22:	4630      	mov	r0, r6
 8007c24:	4639      	mov	r1, r7
 8007c26:	f7f8 fe11 	bl	800084c <__aeabi_ddiv>
 8007c2a:	f7f8 ff95 	bl	8000b58 <__aeabi_d2iz>
 8007c2e:	4680      	mov	r8, r0
 8007c30:	f7f8 fc78 	bl	8000524 <__aeabi_i2d>
 8007c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c38:	f7f8 fcde 	bl	80005f8 <__aeabi_dmul>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	4630      	mov	r0, r6
 8007c42:	4639      	mov	r1, r7
 8007c44:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007c48:	f7f8 fb1e 	bl	8000288 <__aeabi_dsub>
 8007c4c:	f805 6b01 	strb.w	r6, [r5], #1
 8007c50:	eba5 060b 	sub.w	r6, r5, fp
 8007c54:	45b1      	cmp	r9, r6
 8007c56:	4602      	mov	r2, r0
 8007c58:	460b      	mov	r3, r1
 8007c5a:	d139      	bne.n	8007cd0 <_dtoa_r+0x6c8>
 8007c5c:	f7f8 fb16 	bl	800028c <__adddf3>
 8007c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c64:	4606      	mov	r6, r0
 8007c66:	460f      	mov	r7, r1
 8007c68:	f7f8 ff56 	bl	8000b18 <__aeabi_dcmpgt>
 8007c6c:	b9c8      	cbnz	r0, 8007ca2 <_dtoa_r+0x69a>
 8007c6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c72:	4630      	mov	r0, r6
 8007c74:	4639      	mov	r1, r7
 8007c76:	f7f8 ff27 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c7a:	b110      	cbz	r0, 8007c82 <_dtoa_r+0x67a>
 8007c7c:	f018 0f01 	tst.w	r8, #1
 8007c80:	d10f      	bne.n	8007ca2 <_dtoa_r+0x69a>
 8007c82:	9904      	ldr	r1, [sp, #16]
 8007c84:	4620      	mov	r0, r4
 8007c86:	f000 fcaa 	bl	80085de <_Bfree>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c8e:	702b      	strb	r3, [r5, #0]
 8007c90:	f10a 0301 	add.w	r3, sl, #1
 8007c94:	6013      	str	r3, [r2, #0]
 8007c96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 8241 	beq.w	8008120 <_dtoa_r+0xb18>
 8007c9e:	601d      	str	r5, [r3, #0]
 8007ca0:	e23e      	b.n	8008120 <_dtoa_r+0xb18>
 8007ca2:	f8cd a020 	str.w	sl, [sp, #32]
 8007ca6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007caa:	2a39      	cmp	r2, #57	; 0x39
 8007cac:	f105 33ff 	add.w	r3, r5, #4294967295
 8007cb0:	d108      	bne.n	8007cc4 <_dtoa_r+0x6bc>
 8007cb2:	459b      	cmp	fp, r3
 8007cb4:	d10a      	bne.n	8007ccc <_dtoa_r+0x6c4>
 8007cb6:	9b08      	ldr	r3, [sp, #32]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	9308      	str	r3, [sp, #32]
 8007cbc:	2330      	movs	r3, #48	; 0x30
 8007cbe:	f88b 3000 	strb.w	r3, [fp]
 8007cc2:	465b      	mov	r3, fp
 8007cc4:	781a      	ldrb	r2, [r3, #0]
 8007cc6:	3201      	adds	r2, #1
 8007cc8:	701a      	strb	r2, [r3, #0]
 8007cca:	e78c      	b.n	8007be6 <_dtoa_r+0x5de>
 8007ccc:	461d      	mov	r5, r3
 8007cce:	e7ea      	b.n	8007ca6 <_dtoa_r+0x69e>
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	4b9b      	ldr	r3, [pc, #620]	; (8007f40 <_dtoa_r+0x938>)
 8007cd4:	f7f8 fc90 	bl	80005f8 <__aeabi_dmul>
 8007cd8:	2200      	movs	r2, #0
 8007cda:	2300      	movs	r3, #0
 8007cdc:	4606      	mov	r6, r0
 8007cde:	460f      	mov	r7, r1
 8007ce0:	f7f8 fef2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d09a      	beq.n	8007c1e <_dtoa_r+0x616>
 8007ce8:	e7cb      	b.n	8007c82 <_dtoa_r+0x67a>
 8007cea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cec:	2a00      	cmp	r2, #0
 8007cee:	f000 808b 	beq.w	8007e08 <_dtoa_r+0x800>
 8007cf2:	9a06      	ldr	r2, [sp, #24]
 8007cf4:	2a01      	cmp	r2, #1
 8007cf6:	dc6e      	bgt.n	8007dd6 <_dtoa_r+0x7ce>
 8007cf8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cfa:	2a00      	cmp	r2, #0
 8007cfc:	d067      	beq.n	8007dce <_dtoa_r+0x7c6>
 8007cfe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d02:	9f07      	ldr	r7, [sp, #28]
 8007d04:	9d05      	ldr	r5, [sp, #20]
 8007d06:	9a05      	ldr	r2, [sp, #20]
 8007d08:	2101      	movs	r1, #1
 8007d0a:	441a      	add	r2, r3
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	9205      	str	r2, [sp, #20]
 8007d10:	4498      	add	r8, r3
 8007d12:	f000 fd04 	bl	800871e <__i2b>
 8007d16:	4606      	mov	r6, r0
 8007d18:	2d00      	cmp	r5, #0
 8007d1a:	dd0c      	ble.n	8007d36 <_dtoa_r+0x72e>
 8007d1c:	f1b8 0f00 	cmp.w	r8, #0
 8007d20:	dd09      	ble.n	8007d36 <_dtoa_r+0x72e>
 8007d22:	4545      	cmp	r5, r8
 8007d24:	9a05      	ldr	r2, [sp, #20]
 8007d26:	462b      	mov	r3, r5
 8007d28:	bfa8      	it	ge
 8007d2a:	4643      	movge	r3, r8
 8007d2c:	1ad2      	subs	r2, r2, r3
 8007d2e:	9205      	str	r2, [sp, #20]
 8007d30:	1aed      	subs	r5, r5, r3
 8007d32:	eba8 0803 	sub.w	r8, r8, r3
 8007d36:	9b07      	ldr	r3, [sp, #28]
 8007d38:	b1eb      	cbz	r3, 8007d76 <_dtoa_r+0x76e>
 8007d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d067      	beq.n	8007e10 <_dtoa_r+0x808>
 8007d40:	b18f      	cbz	r7, 8007d66 <_dtoa_r+0x75e>
 8007d42:	4631      	mov	r1, r6
 8007d44:	463a      	mov	r2, r7
 8007d46:	4620      	mov	r0, r4
 8007d48:	f000 fd88 	bl	800885c <__pow5mult>
 8007d4c:	9a04      	ldr	r2, [sp, #16]
 8007d4e:	4601      	mov	r1, r0
 8007d50:	4606      	mov	r6, r0
 8007d52:	4620      	mov	r0, r4
 8007d54:	f000 fcec 	bl	8008730 <__multiply>
 8007d58:	9904      	ldr	r1, [sp, #16]
 8007d5a:	9008      	str	r0, [sp, #32]
 8007d5c:	4620      	mov	r0, r4
 8007d5e:	f000 fc3e 	bl	80085de <_Bfree>
 8007d62:	9b08      	ldr	r3, [sp, #32]
 8007d64:	9304      	str	r3, [sp, #16]
 8007d66:	9b07      	ldr	r3, [sp, #28]
 8007d68:	1bda      	subs	r2, r3, r7
 8007d6a:	d004      	beq.n	8007d76 <_dtoa_r+0x76e>
 8007d6c:	9904      	ldr	r1, [sp, #16]
 8007d6e:	4620      	mov	r0, r4
 8007d70:	f000 fd74 	bl	800885c <__pow5mult>
 8007d74:	9004      	str	r0, [sp, #16]
 8007d76:	2101      	movs	r1, #1
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 fcd0 	bl	800871e <__i2b>
 8007d7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d80:	4607      	mov	r7, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f000 81d0 	beq.w	8008128 <_dtoa_r+0xb20>
 8007d88:	461a      	mov	r2, r3
 8007d8a:	4601      	mov	r1, r0
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f000 fd65 	bl	800885c <__pow5mult>
 8007d92:	9b06      	ldr	r3, [sp, #24]
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	4607      	mov	r7, r0
 8007d98:	dc40      	bgt.n	8007e1c <_dtoa_r+0x814>
 8007d9a:	9b00      	ldr	r3, [sp, #0]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d139      	bne.n	8007e14 <_dtoa_r+0x80c>
 8007da0:	9b01      	ldr	r3, [sp, #4]
 8007da2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d136      	bne.n	8007e18 <_dtoa_r+0x810>
 8007daa:	9b01      	ldr	r3, [sp, #4]
 8007dac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007db0:	0d1b      	lsrs	r3, r3, #20
 8007db2:	051b      	lsls	r3, r3, #20
 8007db4:	b12b      	cbz	r3, 8007dc2 <_dtoa_r+0x7ba>
 8007db6:	9b05      	ldr	r3, [sp, #20]
 8007db8:	3301      	adds	r3, #1
 8007dba:	9305      	str	r3, [sp, #20]
 8007dbc:	f108 0801 	add.w	r8, r8, #1
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	9307      	str	r3, [sp, #28]
 8007dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d12a      	bne.n	8007e20 <_dtoa_r+0x818>
 8007dca:	2001      	movs	r0, #1
 8007dcc:	e030      	b.n	8007e30 <_dtoa_r+0x828>
 8007dce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007dd0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007dd4:	e795      	b.n	8007d02 <_dtoa_r+0x6fa>
 8007dd6:	9b07      	ldr	r3, [sp, #28]
 8007dd8:	f109 37ff 	add.w	r7, r9, #4294967295
 8007ddc:	42bb      	cmp	r3, r7
 8007dde:	bfbf      	itttt	lt
 8007de0:	9b07      	ldrlt	r3, [sp, #28]
 8007de2:	9707      	strlt	r7, [sp, #28]
 8007de4:	1afa      	sublt	r2, r7, r3
 8007de6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007de8:	bfbb      	ittet	lt
 8007dea:	189b      	addlt	r3, r3, r2
 8007dec:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007dee:	1bdf      	subge	r7, r3, r7
 8007df0:	2700      	movlt	r7, #0
 8007df2:	f1b9 0f00 	cmp.w	r9, #0
 8007df6:	bfb5      	itete	lt
 8007df8:	9b05      	ldrlt	r3, [sp, #20]
 8007dfa:	9d05      	ldrge	r5, [sp, #20]
 8007dfc:	eba3 0509 	sublt.w	r5, r3, r9
 8007e00:	464b      	movge	r3, r9
 8007e02:	bfb8      	it	lt
 8007e04:	2300      	movlt	r3, #0
 8007e06:	e77e      	b.n	8007d06 <_dtoa_r+0x6fe>
 8007e08:	9f07      	ldr	r7, [sp, #28]
 8007e0a:	9d05      	ldr	r5, [sp, #20]
 8007e0c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007e0e:	e783      	b.n	8007d18 <_dtoa_r+0x710>
 8007e10:	9a07      	ldr	r2, [sp, #28]
 8007e12:	e7ab      	b.n	8007d6c <_dtoa_r+0x764>
 8007e14:	2300      	movs	r3, #0
 8007e16:	e7d4      	b.n	8007dc2 <_dtoa_r+0x7ba>
 8007e18:	9b00      	ldr	r3, [sp, #0]
 8007e1a:	e7d2      	b.n	8007dc2 <_dtoa_r+0x7ba>
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	9307      	str	r3, [sp, #28]
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007e26:	6918      	ldr	r0, [r3, #16]
 8007e28:	f000 fc2b 	bl	8008682 <__hi0bits>
 8007e2c:	f1c0 0020 	rsb	r0, r0, #32
 8007e30:	4440      	add	r0, r8
 8007e32:	f010 001f 	ands.w	r0, r0, #31
 8007e36:	d047      	beq.n	8007ec8 <_dtoa_r+0x8c0>
 8007e38:	f1c0 0320 	rsb	r3, r0, #32
 8007e3c:	2b04      	cmp	r3, #4
 8007e3e:	dd3b      	ble.n	8007eb8 <_dtoa_r+0x8b0>
 8007e40:	9b05      	ldr	r3, [sp, #20]
 8007e42:	f1c0 001c 	rsb	r0, r0, #28
 8007e46:	4403      	add	r3, r0
 8007e48:	9305      	str	r3, [sp, #20]
 8007e4a:	4405      	add	r5, r0
 8007e4c:	4480      	add	r8, r0
 8007e4e:	9b05      	ldr	r3, [sp, #20]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	dd05      	ble.n	8007e60 <_dtoa_r+0x858>
 8007e54:	461a      	mov	r2, r3
 8007e56:	9904      	ldr	r1, [sp, #16]
 8007e58:	4620      	mov	r0, r4
 8007e5a:	f000 fd4d 	bl	80088f8 <__lshift>
 8007e5e:	9004      	str	r0, [sp, #16]
 8007e60:	f1b8 0f00 	cmp.w	r8, #0
 8007e64:	dd05      	ble.n	8007e72 <_dtoa_r+0x86a>
 8007e66:	4639      	mov	r1, r7
 8007e68:	4642      	mov	r2, r8
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f000 fd44 	bl	80088f8 <__lshift>
 8007e70:	4607      	mov	r7, r0
 8007e72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e74:	b353      	cbz	r3, 8007ecc <_dtoa_r+0x8c4>
 8007e76:	4639      	mov	r1, r7
 8007e78:	9804      	ldr	r0, [sp, #16]
 8007e7a:	f000 fd91 	bl	80089a0 <__mcmp>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	da24      	bge.n	8007ecc <_dtoa_r+0x8c4>
 8007e82:	2300      	movs	r3, #0
 8007e84:	220a      	movs	r2, #10
 8007e86:	9904      	ldr	r1, [sp, #16]
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f000 fbbf 	bl	800860c <__multadd>
 8007e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e90:	9004      	str	r0, [sp, #16]
 8007e92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 814d 	beq.w	8008136 <_dtoa_r+0xb2e>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	4631      	mov	r1, r6
 8007ea0:	220a      	movs	r2, #10
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	f000 fbb2 	bl	800860c <__multadd>
 8007ea8:	9b02      	ldr	r3, [sp, #8]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	4606      	mov	r6, r0
 8007eae:	dc4f      	bgt.n	8007f50 <_dtoa_r+0x948>
 8007eb0:	9b06      	ldr	r3, [sp, #24]
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	dd4c      	ble.n	8007f50 <_dtoa_r+0x948>
 8007eb6:	e011      	b.n	8007edc <_dtoa_r+0x8d4>
 8007eb8:	d0c9      	beq.n	8007e4e <_dtoa_r+0x846>
 8007eba:	9a05      	ldr	r2, [sp, #20]
 8007ebc:	331c      	adds	r3, #28
 8007ebe:	441a      	add	r2, r3
 8007ec0:	9205      	str	r2, [sp, #20]
 8007ec2:	441d      	add	r5, r3
 8007ec4:	4498      	add	r8, r3
 8007ec6:	e7c2      	b.n	8007e4e <_dtoa_r+0x846>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	e7f6      	b.n	8007eba <_dtoa_r+0x8b2>
 8007ecc:	f1b9 0f00 	cmp.w	r9, #0
 8007ed0:	dc38      	bgt.n	8007f44 <_dtoa_r+0x93c>
 8007ed2:	9b06      	ldr	r3, [sp, #24]
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	dd35      	ble.n	8007f44 <_dtoa_r+0x93c>
 8007ed8:	f8cd 9008 	str.w	r9, [sp, #8]
 8007edc:	9b02      	ldr	r3, [sp, #8]
 8007ede:	b963      	cbnz	r3, 8007efa <_dtoa_r+0x8f2>
 8007ee0:	4639      	mov	r1, r7
 8007ee2:	2205      	movs	r2, #5
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	f000 fb91 	bl	800860c <__multadd>
 8007eea:	4601      	mov	r1, r0
 8007eec:	4607      	mov	r7, r0
 8007eee:	9804      	ldr	r0, [sp, #16]
 8007ef0:	f000 fd56 	bl	80089a0 <__mcmp>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	f73f adcc 	bgt.w	8007a92 <_dtoa_r+0x48a>
 8007efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007efc:	465d      	mov	r5, fp
 8007efe:	ea6f 0a03 	mvn.w	sl, r3
 8007f02:	f04f 0900 	mov.w	r9, #0
 8007f06:	4639      	mov	r1, r7
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f000 fb68 	bl	80085de <_Bfree>
 8007f0e:	2e00      	cmp	r6, #0
 8007f10:	f43f aeb7 	beq.w	8007c82 <_dtoa_r+0x67a>
 8007f14:	f1b9 0f00 	cmp.w	r9, #0
 8007f18:	d005      	beq.n	8007f26 <_dtoa_r+0x91e>
 8007f1a:	45b1      	cmp	r9, r6
 8007f1c:	d003      	beq.n	8007f26 <_dtoa_r+0x91e>
 8007f1e:	4649      	mov	r1, r9
 8007f20:	4620      	mov	r0, r4
 8007f22:	f000 fb5c 	bl	80085de <_Bfree>
 8007f26:	4631      	mov	r1, r6
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f000 fb58 	bl	80085de <_Bfree>
 8007f2e:	e6a8      	b.n	8007c82 <_dtoa_r+0x67a>
 8007f30:	2700      	movs	r7, #0
 8007f32:	463e      	mov	r6, r7
 8007f34:	e7e1      	b.n	8007efa <_dtoa_r+0x8f2>
 8007f36:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007f3a:	463e      	mov	r6, r7
 8007f3c:	e5a9      	b.n	8007a92 <_dtoa_r+0x48a>
 8007f3e:	bf00      	nop
 8007f40:	40240000 	.word	0x40240000
 8007f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f46:	f8cd 9008 	str.w	r9, [sp, #8]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f000 80fa 	beq.w	8008144 <_dtoa_r+0xb3c>
 8007f50:	2d00      	cmp	r5, #0
 8007f52:	dd05      	ble.n	8007f60 <_dtoa_r+0x958>
 8007f54:	4631      	mov	r1, r6
 8007f56:	462a      	mov	r2, r5
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f000 fccd 	bl	80088f8 <__lshift>
 8007f5e:	4606      	mov	r6, r0
 8007f60:	9b07      	ldr	r3, [sp, #28]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d04c      	beq.n	8008000 <_dtoa_r+0x9f8>
 8007f66:	6871      	ldr	r1, [r6, #4]
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f000 fb04 	bl	8008576 <_Balloc>
 8007f6e:	6932      	ldr	r2, [r6, #16]
 8007f70:	3202      	adds	r2, #2
 8007f72:	4605      	mov	r5, r0
 8007f74:	0092      	lsls	r2, r2, #2
 8007f76:	f106 010c 	add.w	r1, r6, #12
 8007f7a:	300c      	adds	r0, #12
 8007f7c:	f000 faf0 	bl	8008560 <memcpy>
 8007f80:	2201      	movs	r2, #1
 8007f82:	4629      	mov	r1, r5
 8007f84:	4620      	mov	r0, r4
 8007f86:	f000 fcb7 	bl	80088f8 <__lshift>
 8007f8a:	9b00      	ldr	r3, [sp, #0]
 8007f8c:	f8cd b014 	str.w	fp, [sp, #20]
 8007f90:	f003 0301 	and.w	r3, r3, #1
 8007f94:	46b1      	mov	r9, r6
 8007f96:	9307      	str	r3, [sp, #28]
 8007f98:	4606      	mov	r6, r0
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	9804      	ldr	r0, [sp, #16]
 8007f9e:	f7ff faa5 	bl	80074ec <quorem>
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	4605      	mov	r5, r0
 8007fa6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007faa:	9804      	ldr	r0, [sp, #16]
 8007fac:	f000 fcf8 	bl	80089a0 <__mcmp>
 8007fb0:	4632      	mov	r2, r6
 8007fb2:	9000      	str	r0, [sp, #0]
 8007fb4:	4639      	mov	r1, r7
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f000 fd0c 	bl	80089d4 <__mdiff>
 8007fbc:	68c3      	ldr	r3, [r0, #12]
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	bb03      	cbnz	r3, 8008004 <_dtoa_r+0x9fc>
 8007fc2:	4601      	mov	r1, r0
 8007fc4:	9008      	str	r0, [sp, #32]
 8007fc6:	9804      	ldr	r0, [sp, #16]
 8007fc8:	f000 fcea 	bl	80089a0 <__mcmp>
 8007fcc:	9a08      	ldr	r2, [sp, #32]
 8007fce:	4603      	mov	r3, r0
 8007fd0:	4611      	mov	r1, r2
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	9308      	str	r3, [sp, #32]
 8007fd6:	f000 fb02 	bl	80085de <_Bfree>
 8007fda:	9b08      	ldr	r3, [sp, #32]
 8007fdc:	b9a3      	cbnz	r3, 8008008 <_dtoa_r+0xa00>
 8007fde:	9a06      	ldr	r2, [sp, #24]
 8007fe0:	b992      	cbnz	r2, 8008008 <_dtoa_r+0xa00>
 8007fe2:	9a07      	ldr	r2, [sp, #28]
 8007fe4:	b982      	cbnz	r2, 8008008 <_dtoa_r+0xa00>
 8007fe6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007fea:	d029      	beq.n	8008040 <_dtoa_r+0xa38>
 8007fec:	9b00      	ldr	r3, [sp, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	dd01      	ble.n	8007ff6 <_dtoa_r+0x9ee>
 8007ff2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007ff6:	9b05      	ldr	r3, [sp, #20]
 8007ff8:	1c5d      	adds	r5, r3, #1
 8007ffa:	f883 8000 	strb.w	r8, [r3]
 8007ffe:	e782      	b.n	8007f06 <_dtoa_r+0x8fe>
 8008000:	4630      	mov	r0, r6
 8008002:	e7c2      	b.n	8007f8a <_dtoa_r+0x982>
 8008004:	2301      	movs	r3, #1
 8008006:	e7e3      	b.n	8007fd0 <_dtoa_r+0x9c8>
 8008008:	9a00      	ldr	r2, [sp, #0]
 800800a:	2a00      	cmp	r2, #0
 800800c:	db04      	blt.n	8008018 <_dtoa_r+0xa10>
 800800e:	d125      	bne.n	800805c <_dtoa_r+0xa54>
 8008010:	9a06      	ldr	r2, [sp, #24]
 8008012:	bb1a      	cbnz	r2, 800805c <_dtoa_r+0xa54>
 8008014:	9a07      	ldr	r2, [sp, #28]
 8008016:	bb0a      	cbnz	r2, 800805c <_dtoa_r+0xa54>
 8008018:	2b00      	cmp	r3, #0
 800801a:	ddec      	ble.n	8007ff6 <_dtoa_r+0x9ee>
 800801c:	2201      	movs	r2, #1
 800801e:	9904      	ldr	r1, [sp, #16]
 8008020:	4620      	mov	r0, r4
 8008022:	f000 fc69 	bl	80088f8 <__lshift>
 8008026:	4639      	mov	r1, r7
 8008028:	9004      	str	r0, [sp, #16]
 800802a:	f000 fcb9 	bl	80089a0 <__mcmp>
 800802e:	2800      	cmp	r0, #0
 8008030:	dc03      	bgt.n	800803a <_dtoa_r+0xa32>
 8008032:	d1e0      	bne.n	8007ff6 <_dtoa_r+0x9ee>
 8008034:	f018 0f01 	tst.w	r8, #1
 8008038:	d0dd      	beq.n	8007ff6 <_dtoa_r+0x9ee>
 800803a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800803e:	d1d8      	bne.n	8007ff2 <_dtoa_r+0x9ea>
 8008040:	9b05      	ldr	r3, [sp, #20]
 8008042:	9a05      	ldr	r2, [sp, #20]
 8008044:	1c5d      	adds	r5, r3, #1
 8008046:	2339      	movs	r3, #57	; 0x39
 8008048:	7013      	strb	r3, [r2, #0]
 800804a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800804e:	2b39      	cmp	r3, #57	; 0x39
 8008050:	f105 32ff 	add.w	r2, r5, #4294967295
 8008054:	d04f      	beq.n	80080f6 <_dtoa_r+0xaee>
 8008056:	3301      	adds	r3, #1
 8008058:	7013      	strb	r3, [r2, #0]
 800805a:	e754      	b.n	8007f06 <_dtoa_r+0x8fe>
 800805c:	9a05      	ldr	r2, [sp, #20]
 800805e:	2b00      	cmp	r3, #0
 8008060:	f102 0501 	add.w	r5, r2, #1
 8008064:	dd06      	ble.n	8008074 <_dtoa_r+0xa6c>
 8008066:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800806a:	d0e9      	beq.n	8008040 <_dtoa_r+0xa38>
 800806c:	f108 0801 	add.w	r8, r8, #1
 8008070:	9b05      	ldr	r3, [sp, #20]
 8008072:	e7c2      	b.n	8007ffa <_dtoa_r+0x9f2>
 8008074:	9a02      	ldr	r2, [sp, #8]
 8008076:	f805 8c01 	strb.w	r8, [r5, #-1]
 800807a:	eba5 030b 	sub.w	r3, r5, fp
 800807e:	4293      	cmp	r3, r2
 8008080:	d021      	beq.n	80080c6 <_dtoa_r+0xabe>
 8008082:	2300      	movs	r3, #0
 8008084:	220a      	movs	r2, #10
 8008086:	9904      	ldr	r1, [sp, #16]
 8008088:	4620      	mov	r0, r4
 800808a:	f000 fabf 	bl	800860c <__multadd>
 800808e:	45b1      	cmp	r9, r6
 8008090:	9004      	str	r0, [sp, #16]
 8008092:	f04f 0300 	mov.w	r3, #0
 8008096:	f04f 020a 	mov.w	r2, #10
 800809a:	4649      	mov	r1, r9
 800809c:	4620      	mov	r0, r4
 800809e:	d105      	bne.n	80080ac <_dtoa_r+0xaa4>
 80080a0:	f000 fab4 	bl	800860c <__multadd>
 80080a4:	4681      	mov	r9, r0
 80080a6:	4606      	mov	r6, r0
 80080a8:	9505      	str	r5, [sp, #20]
 80080aa:	e776      	b.n	8007f9a <_dtoa_r+0x992>
 80080ac:	f000 faae 	bl	800860c <__multadd>
 80080b0:	4631      	mov	r1, r6
 80080b2:	4681      	mov	r9, r0
 80080b4:	2300      	movs	r3, #0
 80080b6:	220a      	movs	r2, #10
 80080b8:	4620      	mov	r0, r4
 80080ba:	f000 faa7 	bl	800860c <__multadd>
 80080be:	4606      	mov	r6, r0
 80080c0:	e7f2      	b.n	80080a8 <_dtoa_r+0xaa0>
 80080c2:	f04f 0900 	mov.w	r9, #0
 80080c6:	2201      	movs	r2, #1
 80080c8:	9904      	ldr	r1, [sp, #16]
 80080ca:	4620      	mov	r0, r4
 80080cc:	f000 fc14 	bl	80088f8 <__lshift>
 80080d0:	4639      	mov	r1, r7
 80080d2:	9004      	str	r0, [sp, #16]
 80080d4:	f000 fc64 	bl	80089a0 <__mcmp>
 80080d8:	2800      	cmp	r0, #0
 80080da:	dcb6      	bgt.n	800804a <_dtoa_r+0xa42>
 80080dc:	d102      	bne.n	80080e4 <_dtoa_r+0xadc>
 80080de:	f018 0f01 	tst.w	r8, #1
 80080e2:	d1b2      	bne.n	800804a <_dtoa_r+0xa42>
 80080e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080e8:	2b30      	cmp	r3, #48	; 0x30
 80080ea:	f105 32ff 	add.w	r2, r5, #4294967295
 80080ee:	f47f af0a 	bne.w	8007f06 <_dtoa_r+0x8fe>
 80080f2:	4615      	mov	r5, r2
 80080f4:	e7f6      	b.n	80080e4 <_dtoa_r+0xadc>
 80080f6:	4593      	cmp	fp, r2
 80080f8:	d105      	bne.n	8008106 <_dtoa_r+0xafe>
 80080fa:	2331      	movs	r3, #49	; 0x31
 80080fc:	f10a 0a01 	add.w	sl, sl, #1
 8008100:	f88b 3000 	strb.w	r3, [fp]
 8008104:	e6ff      	b.n	8007f06 <_dtoa_r+0x8fe>
 8008106:	4615      	mov	r5, r2
 8008108:	e79f      	b.n	800804a <_dtoa_r+0xa42>
 800810a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008170 <_dtoa_r+0xb68>
 800810e:	e007      	b.n	8008120 <_dtoa_r+0xb18>
 8008110:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008112:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008174 <_dtoa_r+0xb6c>
 8008116:	b11b      	cbz	r3, 8008120 <_dtoa_r+0xb18>
 8008118:	f10b 0308 	add.w	r3, fp, #8
 800811c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800811e:	6013      	str	r3, [r2, #0]
 8008120:	4658      	mov	r0, fp
 8008122:	b017      	add	sp, #92	; 0x5c
 8008124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008128:	9b06      	ldr	r3, [sp, #24]
 800812a:	2b01      	cmp	r3, #1
 800812c:	f77f ae35 	ble.w	8007d9a <_dtoa_r+0x792>
 8008130:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008132:	9307      	str	r3, [sp, #28]
 8008134:	e649      	b.n	8007dca <_dtoa_r+0x7c2>
 8008136:	9b02      	ldr	r3, [sp, #8]
 8008138:	2b00      	cmp	r3, #0
 800813a:	dc03      	bgt.n	8008144 <_dtoa_r+0xb3c>
 800813c:	9b06      	ldr	r3, [sp, #24]
 800813e:	2b02      	cmp	r3, #2
 8008140:	f73f aecc 	bgt.w	8007edc <_dtoa_r+0x8d4>
 8008144:	465d      	mov	r5, fp
 8008146:	4639      	mov	r1, r7
 8008148:	9804      	ldr	r0, [sp, #16]
 800814a:	f7ff f9cf 	bl	80074ec <quorem>
 800814e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008152:	f805 8b01 	strb.w	r8, [r5], #1
 8008156:	9a02      	ldr	r2, [sp, #8]
 8008158:	eba5 030b 	sub.w	r3, r5, fp
 800815c:	429a      	cmp	r2, r3
 800815e:	ddb0      	ble.n	80080c2 <_dtoa_r+0xaba>
 8008160:	2300      	movs	r3, #0
 8008162:	220a      	movs	r2, #10
 8008164:	9904      	ldr	r1, [sp, #16]
 8008166:	4620      	mov	r0, r4
 8008168:	f000 fa50 	bl	800860c <__multadd>
 800816c:	9004      	str	r0, [sp, #16]
 800816e:	e7ea      	b.n	8008146 <_dtoa_r+0xb3e>
 8008170:	08009538 	.word	0x08009538
 8008174:	0800955c 	.word	0x0800955c

08008178 <__sflush_r>:
 8008178:	898a      	ldrh	r2, [r1, #12]
 800817a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800817e:	4605      	mov	r5, r0
 8008180:	0710      	lsls	r0, r2, #28
 8008182:	460c      	mov	r4, r1
 8008184:	d458      	bmi.n	8008238 <__sflush_r+0xc0>
 8008186:	684b      	ldr	r3, [r1, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	dc05      	bgt.n	8008198 <__sflush_r+0x20>
 800818c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800818e:	2b00      	cmp	r3, #0
 8008190:	dc02      	bgt.n	8008198 <__sflush_r+0x20>
 8008192:	2000      	movs	r0, #0
 8008194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008198:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800819a:	2e00      	cmp	r6, #0
 800819c:	d0f9      	beq.n	8008192 <__sflush_r+0x1a>
 800819e:	2300      	movs	r3, #0
 80081a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081a4:	682f      	ldr	r7, [r5, #0]
 80081a6:	6a21      	ldr	r1, [r4, #32]
 80081a8:	602b      	str	r3, [r5, #0]
 80081aa:	d032      	beq.n	8008212 <__sflush_r+0x9a>
 80081ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081ae:	89a3      	ldrh	r3, [r4, #12]
 80081b0:	075a      	lsls	r2, r3, #29
 80081b2:	d505      	bpl.n	80081c0 <__sflush_r+0x48>
 80081b4:	6863      	ldr	r3, [r4, #4]
 80081b6:	1ac0      	subs	r0, r0, r3
 80081b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081ba:	b10b      	cbz	r3, 80081c0 <__sflush_r+0x48>
 80081bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081be:	1ac0      	subs	r0, r0, r3
 80081c0:	2300      	movs	r3, #0
 80081c2:	4602      	mov	r2, r0
 80081c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081c6:	6a21      	ldr	r1, [r4, #32]
 80081c8:	4628      	mov	r0, r5
 80081ca:	47b0      	blx	r6
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	89a3      	ldrh	r3, [r4, #12]
 80081d0:	d106      	bne.n	80081e0 <__sflush_r+0x68>
 80081d2:	6829      	ldr	r1, [r5, #0]
 80081d4:	291d      	cmp	r1, #29
 80081d6:	d848      	bhi.n	800826a <__sflush_r+0xf2>
 80081d8:	4a29      	ldr	r2, [pc, #164]	; (8008280 <__sflush_r+0x108>)
 80081da:	40ca      	lsrs	r2, r1
 80081dc:	07d6      	lsls	r6, r2, #31
 80081de:	d544      	bpl.n	800826a <__sflush_r+0xf2>
 80081e0:	2200      	movs	r2, #0
 80081e2:	6062      	str	r2, [r4, #4]
 80081e4:	04d9      	lsls	r1, r3, #19
 80081e6:	6922      	ldr	r2, [r4, #16]
 80081e8:	6022      	str	r2, [r4, #0]
 80081ea:	d504      	bpl.n	80081f6 <__sflush_r+0x7e>
 80081ec:	1c42      	adds	r2, r0, #1
 80081ee:	d101      	bne.n	80081f4 <__sflush_r+0x7c>
 80081f0:	682b      	ldr	r3, [r5, #0]
 80081f2:	b903      	cbnz	r3, 80081f6 <__sflush_r+0x7e>
 80081f4:	6560      	str	r0, [r4, #84]	; 0x54
 80081f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081f8:	602f      	str	r7, [r5, #0]
 80081fa:	2900      	cmp	r1, #0
 80081fc:	d0c9      	beq.n	8008192 <__sflush_r+0x1a>
 80081fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008202:	4299      	cmp	r1, r3
 8008204:	d002      	beq.n	800820c <__sflush_r+0x94>
 8008206:	4628      	mov	r0, r5
 8008208:	f000 fc9e 	bl	8008b48 <_free_r>
 800820c:	2000      	movs	r0, #0
 800820e:	6360      	str	r0, [r4, #52]	; 0x34
 8008210:	e7c0      	b.n	8008194 <__sflush_r+0x1c>
 8008212:	2301      	movs	r3, #1
 8008214:	4628      	mov	r0, r5
 8008216:	47b0      	blx	r6
 8008218:	1c41      	adds	r1, r0, #1
 800821a:	d1c8      	bne.n	80081ae <__sflush_r+0x36>
 800821c:	682b      	ldr	r3, [r5, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d0c5      	beq.n	80081ae <__sflush_r+0x36>
 8008222:	2b1d      	cmp	r3, #29
 8008224:	d001      	beq.n	800822a <__sflush_r+0xb2>
 8008226:	2b16      	cmp	r3, #22
 8008228:	d101      	bne.n	800822e <__sflush_r+0xb6>
 800822a:	602f      	str	r7, [r5, #0]
 800822c:	e7b1      	b.n	8008192 <__sflush_r+0x1a>
 800822e:	89a3      	ldrh	r3, [r4, #12]
 8008230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008234:	81a3      	strh	r3, [r4, #12]
 8008236:	e7ad      	b.n	8008194 <__sflush_r+0x1c>
 8008238:	690f      	ldr	r7, [r1, #16]
 800823a:	2f00      	cmp	r7, #0
 800823c:	d0a9      	beq.n	8008192 <__sflush_r+0x1a>
 800823e:	0793      	lsls	r3, r2, #30
 8008240:	680e      	ldr	r6, [r1, #0]
 8008242:	bf08      	it	eq
 8008244:	694b      	ldreq	r3, [r1, #20]
 8008246:	600f      	str	r7, [r1, #0]
 8008248:	bf18      	it	ne
 800824a:	2300      	movne	r3, #0
 800824c:	eba6 0807 	sub.w	r8, r6, r7
 8008250:	608b      	str	r3, [r1, #8]
 8008252:	f1b8 0f00 	cmp.w	r8, #0
 8008256:	dd9c      	ble.n	8008192 <__sflush_r+0x1a>
 8008258:	4643      	mov	r3, r8
 800825a:	463a      	mov	r2, r7
 800825c:	6a21      	ldr	r1, [r4, #32]
 800825e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008260:	4628      	mov	r0, r5
 8008262:	47b0      	blx	r6
 8008264:	2800      	cmp	r0, #0
 8008266:	dc06      	bgt.n	8008276 <__sflush_r+0xfe>
 8008268:	89a3      	ldrh	r3, [r4, #12]
 800826a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800826e:	81a3      	strh	r3, [r4, #12]
 8008270:	f04f 30ff 	mov.w	r0, #4294967295
 8008274:	e78e      	b.n	8008194 <__sflush_r+0x1c>
 8008276:	4407      	add	r7, r0
 8008278:	eba8 0800 	sub.w	r8, r8, r0
 800827c:	e7e9      	b.n	8008252 <__sflush_r+0xda>
 800827e:	bf00      	nop
 8008280:	20400001 	.word	0x20400001

08008284 <_fflush_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	690b      	ldr	r3, [r1, #16]
 8008288:	4605      	mov	r5, r0
 800828a:	460c      	mov	r4, r1
 800828c:	b1db      	cbz	r3, 80082c6 <_fflush_r+0x42>
 800828e:	b118      	cbz	r0, 8008298 <_fflush_r+0x14>
 8008290:	6983      	ldr	r3, [r0, #24]
 8008292:	b90b      	cbnz	r3, 8008298 <_fflush_r+0x14>
 8008294:	f000 f860 	bl	8008358 <__sinit>
 8008298:	4b0c      	ldr	r3, [pc, #48]	; (80082cc <_fflush_r+0x48>)
 800829a:	429c      	cmp	r4, r3
 800829c:	d109      	bne.n	80082b2 <_fflush_r+0x2e>
 800829e:	686c      	ldr	r4, [r5, #4]
 80082a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a4:	b17b      	cbz	r3, 80082c6 <_fflush_r+0x42>
 80082a6:	4621      	mov	r1, r4
 80082a8:	4628      	mov	r0, r5
 80082aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082ae:	f7ff bf63 	b.w	8008178 <__sflush_r>
 80082b2:	4b07      	ldr	r3, [pc, #28]	; (80082d0 <_fflush_r+0x4c>)
 80082b4:	429c      	cmp	r4, r3
 80082b6:	d101      	bne.n	80082bc <_fflush_r+0x38>
 80082b8:	68ac      	ldr	r4, [r5, #8]
 80082ba:	e7f1      	b.n	80082a0 <_fflush_r+0x1c>
 80082bc:	4b05      	ldr	r3, [pc, #20]	; (80082d4 <_fflush_r+0x50>)
 80082be:	429c      	cmp	r4, r3
 80082c0:	bf08      	it	eq
 80082c2:	68ec      	ldreq	r4, [r5, #12]
 80082c4:	e7ec      	b.n	80082a0 <_fflush_r+0x1c>
 80082c6:	2000      	movs	r0, #0
 80082c8:	bd38      	pop	{r3, r4, r5, pc}
 80082ca:	bf00      	nop
 80082cc:	0800958c 	.word	0x0800958c
 80082d0:	080095ac 	.word	0x080095ac
 80082d4:	0800956c 	.word	0x0800956c

080082d8 <std>:
 80082d8:	2300      	movs	r3, #0
 80082da:	b510      	push	{r4, lr}
 80082dc:	4604      	mov	r4, r0
 80082de:	e9c0 3300 	strd	r3, r3, [r0]
 80082e2:	6083      	str	r3, [r0, #8]
 80082e4:	8181      	strh	r1, [r0, #12]
 80082e6:	6643      	str	r3, [r0, #100]	; 0x64
 80082e8:	81c2      	strh	r2, [r0, #14]
 80082ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082ee:	6183      	str	r3, [r0, #24]
 80082f0:	4619      	mov	r1, r3
 80082f2:	2208      	movs	r2, #8
 80082f4:	305c      	adds	r0, #92	; 0x5c
 80082f6:	f7fe fb39 	bl	800696c <memset>
 80082fa:	4b05      	ldr	r3, [pc, #20]	; (8008310 <std+0x38>)
 80082fc:	6263      	str	r3, [r4, #36]	; 0x24
 80082fe:	4b05      	ldr	r3, [pc, #20]	; (8008314 <std+0x3c>)
 8008300:	62a3      	str	r3, [r4, #40]	; 0x28
 8008302:	4b05      	ldr	r3, [pc, #20]	; (8008318 <std+0x40>)
 8008304:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008306:	4b05      	ldr	r3, [pc, #20]	; (800831c <std+0x44>)
 8008308:	6224      	str	r4, [r4, #32]
 800830a:	6323      	str	r3, [r4, #48]	; 0x30
 800830c:	bd10      	pop	{r4, pc}
 800830e:	bf00      	nop
 8008310:	080091dd 	.word	0x080091dd
 8008314:	080091ff 	.word	0x080091ff
 8008318:	08009237 	.word	0x08009237
 800831c:	0800925b 	.word	0x0800925b

08008320 <_cleanup_r>:
 8008320:	4901      	ldr	r1, [pc, #4]	; (8008328 <_cleanup_r+0x8>)
 8008322:	f000 b885 	b.w	8008430 <_fwalk_reent>
 8008326:	bf00      	nop
 8008328:	08008285 	.word	0x08008285

0800832c <__sfmoreglue>:
 800832c:	b570      	push	{r4, r5, r6, lr}
 800832e:	1e4a      	subs	r2, r1, #1
 8008330:	2568      	movs	r5, #104	; 0x68
 8008332:	4355      	muls	r5, r2
 8008334:	460e      	mov	r6, r1
 8008336:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800833a:	f000 fc53 	bl	8008be4 <_malloc_r>
 800833e:	4604      	mov	r4, r0
 8008340:	b140      	cbz	r0, 8008354 <__sfmoreglue+0x28>
 8008342:	2100      	movs	r1, #0
 8008344:	e9c0 1600 	strd	r1, r6, [r0]
 8008348:	300c      	adds	r0, #12
 800834a:	60a0      	str	r0, [r4, #8]
 800834c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008350:	f7fe fb0c 	bl	800696c <memset>
 8008354:	4620      	mov	r0, r4
 8008356:	bd70      	pop	{r4, r5, r6, pc}

08008358 <__sinit>:
 8008358:	6983      	ldr	r3, [r0, #24]
 800835a:	b510      	push	{r4, lr}
 800835c:	4604      	mov	r4, r0
 800835e:	bb33      	cbnz	r3, 80083ae <__sinit+0x56>
 8008360:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008364:	6503      	str	r3, [r0, #80]	; 0x50
 8008366:	4b12      	ldr	r3, [pc, #72]	; (80083b0 <__sinit+0x58>)
 8008368:	4a12      	ldr	r2, [pc, #72]	; (80083b4 <__sinit+0x5c>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6282      	str	r2, [r0, #40]	; 0x28
 800836e:	4298      	cmp	r0, r3
 8008370:	bf04      	itt	eq
 8008372:	2301      	moveq	r3, #1
 8008374:	6183      	streq	r3, [r0, #24]
 8008376:	f000 f81f 	bl	80083b8 <__sfp>
 800837a:	6060      	str	r0, [r4, #4]
 800837c:	4620      	mov	r0, r4
 800837e:	f000 f81b 	bl	80083b8 <__sfp>
 8008382:	60a0      	str	r0, [r4, #8]
 8008384:	4620      	mov	r0, r4
 8008386:	f000 f817 	bl	80083b8 <__sfp>
 800838a:	2200      	movs	r2, #0
 800838c:	60e0      	str	r0, [r4, #12]
 800838e:	2104      	movs	r1, #4
 8008390:	6860      	ldr	r0, [r4, #4]
 8008392:	f7ff ffa1 	bl	80082d8 <std>
 8008396:	2201      	movs	r2, #1
 8008398:	2109      	movs	r1, #9
 800839a:	68a0      	ldr	r0, [r4, #8]
 800839c:	f7ff ff9c 	bl	80082d8 <std>
 80083a0:	2202      	movs	r2, #2
 80083a2:	2112      	movs	r1, #18
 80083a4:	68e0      	ldr	r0, [r4, #12]
 80083a6:	f7ff ff97 	bl	80082d8 <std>
 80083aa:	2301      	movs	r3, #1
 80083ac:	61a3      	str	r3, [r4, #24]
 80083ae:	bd10      	pop	{r4, pc}
 80083b0:	08009524 	.word	0x08009524
 80083b4:	08008321 	.word	0x08008321

080083b8 <__sfp>:
 80083b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ba:	4b1b      	ldr	r3, [pc, #108]	; (8008428 <__sfp+0x70>)
 80083bc:	681e      	ldr	r6, [r3, #0]
 80083be:	69b3      	ldr	r3, [r6, #24]
 80083c0:	4607      	mov	r7, r0
 80083c2:	b913      	cbnz	r3, 80083ca <__sfp+0x12>
 80083c4:	4630      	mov	r0, r6
 80083c6:	f7ff ffc7 	bl	8008358 <__sinit>
 80083ca:	3648      	adds	r6, #72	; 0x48
 80083cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083d0:	3b01      	subs	r3, #1
 80083d2:	d503      	bpl.n	80083dc <__sfp+0x24>
 80083d4:	6833      	ldr	r3, [r6, #0]
 80083d6:	b133      	cbz	r3, 80083e6 <__sfp+0x2e>
 80083d8:	6836      	ldr	r6, [r6, #0]
 80083da:	e7f7      	b.n	80083cc <__sfp+0x14>
 80083dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083e0:	b16d      	cbz	r5, 80083fe <__sfp+0x46>
 80083e2:	3468      	adds	r4, #104	; 0x68
 80083e4:	e7f4      	b.n	80083d0 <__sfp+0x18>
 80083e6:	2104      	movs	r1, #4
 80083e8:	4638      	mov	r0, r7
 80083ea:	f7ff ff9f 	bl	800832c <__sfmoreglue>
 80083ee:	6030      	str	r0, [r6, #0]
 80083f0:	2800      	cmp	r0, #0
 80083f2:	d1f1      	bne.n	80083d8 <__sfp+0x20>
 80083f4:	230c      	movs	r3, #12
 80083f6:	603b      	str	r3, [r7, #0]
 80083f8:	4604      	mov	r4, r0
 80083fa:	4620      	mov	r0, r4
 80083fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083fe:	4b0b      	ldr	r3, [pc, #44]	; (800842c <__sfp+0x74>)
 8008400:	6665      	str	r5, [r4, #100]	; 0x64
 8008402:	e9c4 5500 	strd	r5, r5, [r4]
 8008406:	60a5      	str	r5, [r4, #8]
 8008408:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800840c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008410:	2208      	movs	r2, #8
 8008412:	4629      	mov	r1, r5
 8008414:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008418:	f7fe faa8 	bl	800696c <memset>
 800841c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008420:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008424:	e7e9      	b.n	80083fa <__sfp+0x42>
 8008426:	bf00      	nop
 8008428:	08009524 	.word	0x08009524
 800842c:	ffff0001 	.word	0xffff0001

08008430 <_fwalk_reent>:
 8008430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008434:	4680      	mov	r8, r0
 8008436:	4689      	mov	r9, r1
 8008438:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800843c:	2600      	movs	r6, #0
 800843e:	b914      	cbnz	r4, 8008446 <_fwalk_reent+0x16>
 8008440:	4630      	mov	r0, r6
 8008442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008446:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800844a:	3f01      	subs	r7, #1
 800844c:	d501      	bpl.n	8008452 <_fwalk_reent+0x22>
 800844e:	6824      	ldr	r4, [r4, #0]
 8008450:	e7f5      	b.n	800843e <_fwalk_reent+0xe>
 8008452:	89ab      	ldrh	r3, [r5, #12]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d907      	bls.n	8008468 <_fwalk_reent+0x38>
 8008458:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800845c:	3301      	adds	r3, #1
 800845e:	d003      	beq.n	8008468 <_fwalk_reent+0x38>
 8008460:	4629      	mov	r1, r5
 8008462:	4640      	mov	r0, r8
 8008464:	47c8      	blx	r9
 8008466:	4306      	orrs	r6, r0
 8008468:	3568      	adds	r5, #104	; 0x68
 800846a:	e7ee      	b.n	800844a <_fwalk_reent+0x1a>

0800846c <_localeconv_r>:
 800846c:	4b04      	ldr	r3, [pc, #16]	; (8008480 <_localeconv_r+0x14>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	6a18      	ldr	r0, [r3, #32]
 8008472:	4b04      	ldr	r3, [pc, #16]	; (8008484 <_localeconv_r+0x18>)
 8008474:	2800      	cmp	r0, #0
 8008476:	bf08      	it	eq
 8008478:	4618      	moveq	r0, r3
 800847a:	30f0      	adds	r0, #240	; 0xf0
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	20000014 	.word	0x20000014
 8008484:	20000078 	.word	0x20000078

08008488 <__swhatbuf_r>:
 8008488:	b570      	push	{r4, r5, r6, lr}
 800848a:	460e      	mov	r6, r1
 800848c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008490:	2900      	cmp	r1, #0
 8008492:	b096      	sub	sp, #88	; 0x58
 8008494:	4614      	mov	r4, r2
 8008496:	461d      	mov	r5, r3
 8008498:	da07      	bge.n	80084aa <__swhatbuf_r+0x22>
 800849a:	2300      	movs	r3, #0
 800849c:	602b      	str	r3, [r5, #0]
 800849e:	89b3      	ldrh	r3, [r6, #12]
 80084a0:	061a      	lsls	r2, r3, #24
 80084a2:	d410      	bmi.n	80084c6 <__swhatbuf_r+0x3e>
 80084a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084a8:	e00e      	b.n	80084c8 <__swhatbuf_r+0x40>
 80084aa:	466a      	mov	r2, sp
 80084ac:	f000 fefc 	bl	80092a8 <_fstat_r>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	dbf2      	blt.n	800849a <__swhatbuf_r+0x12>
 80084b4:	9a01      	ldr	r2, [sp, #4]
 80084b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084be:	425a      	negs	r2, r3
 80084c0:	415a      	adcs	r2, r3
 80084c2:	602a      	str	r2, [r5, #0]
 80084c4:	e7ee      	b.n	80084a4 <__swhatbuf_r+0x1c>
 80084c6:	2340      	movs	r3, #64	; 0x40
 80084c8:	2000      	movs	r0, #0
 80084ca:	6023      	str	r3, [r4, #0]
 80084cc:	b016      	add	sp, #88	; 0x58
 80084ce:	bd70      	pop	{r4, r5, r6, pc}

080084d0 <__smakebuf_r>:
 80084d0:	898b      	ldrh	r3, [r1, #12]
 80084d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084d4:	079d      	lsls	r5, r3, #30
 80084d6:	4606      	mov	r6, r0
 80084d8:	460c      	mov	r4, r1
 80084da:	d507      	bpl.n	80084ec <__smakebuf_r+0x1c>
 80084dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	6123      	str	r3, [r4, #16]
 80084e4:	2301      	movs	r3, #1
 80084e6:	6163      	str	r3, [r4, #20]
 80084e8:	b002      	add	sp, #8
 80084ea:	bd70      	pop	{r4, r5, r6, pc}
 80084ec:	ab01      	add	r3, sp, #4
 80084ee:	466a      	mov	r2, sp
 80084f0:	f7ff ffca 	bl	8008488 <__swhatbuf_r>
 80084f4:	9900      	ldr	r1, [sp, #0]
 80084f6:	4605      	mov	r5, r0
 80084f8:	4630      	mov	r0, r6
 80084fa:	f000 fb73 	bl	8008be4 <_malloc_r>
 80084fe:	b948      	cbnz	r0, 8008514 <__smakebuf_r+0x44>
 8008500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008504:	059a      	lsls	r2, r3, #22
 8008506:	d4ef      	bmi.n	80084e8 <__smakebuf_r+0x18>
 8008508:	f023 0303 	bic.w	r3, r3, #3
 800850c:	f043 0302 	orr.w	r3, r3, #2
 8008510:	81a3      	strh	r3, [r4, #12]
 8008512:	e7e3      	b.n	80084dc <__smakebuf_r+0xc>
 8008514:	4b0d      	ldr	r3, [pc, #52]	; (800854c <__smakebuf_r+0x7c>)
 8008516:	62b3      	str	r3, [r6, #40]	; 0x28
 8008518:	89a3      	ldrh	r3, [r4, #12]
 800851a:	6020      	str	r0, [r4, #0]
 800851c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008520:	81a3      	strh	r3, [r4, #12]
 8008522:	9b00      	ldr	r3, [sp, #0]
 8008524:	6163      	str	r3, [r4, #20]
 8008526:	9b01      	ldr	r3, [sp, #4]
 8008528:	6120      	str	r0, [r4, #16]
 800852a:	b15b      	cbz	r3, 8008544 <__smakebuf_r+0x74>
 800852c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008530:	4630      	mov	r0, r6
 8008532:	f000 fecb 	bl	80092cc <_isatty_r>
 8008536:	b128      	cbz	r0, 8008544 <__smakebuf_r+0x74>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	f023 0303 	bic.w	r3, r3, #3
 800853e:	f043 0301 	orr.w	r3, r3, #1
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	89a3      	ldrh	r3, [r4, #12]
 8008546:	431d      	orrs	r5, r3
 8008548:	81a5      	strh	r5, [r4, #12]
 800854a:	e7cd      	b.n	80084e8 <__smakebuf_r+0x18>
 800854c:	08008321 	.word	0x08008321

08008550 <malloc>:
 8008550:	4b02      	ldr	r3, [pc, #8]	; (800855c <malloc+0xc>)
 8008552:	4601      	mov	r1, r0
 8008554:	6818      	ldr	r0, [r3, #0]
 8008556:	f000 bb45 	b.w	8008be4 <_malloc_r>
 800855a:	bf00      	nop
 800855c:	20000014 	.word	0x20000014

08008560 <memcpy>:
 8008560:	b510      	push	{r4, lr}
 8008562:	1e43      	subs	r3, r0, #1
 8008564:	440a      	add	r2, r1
 8008566:	4291      	cmp	r1, r2
 8008568:	d100      	bne.n	800856c <memcpy+0xc>
 800856a:	bd10      	pop	{r4, pc}
 800856c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008570:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008574:	e7f7      	b.n	8008566 <memcpy+0x6>

08008576 <_Balloc>:
 8008576:	b570      	push	{r4, r5, r6, lr}
 8008578:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800857a:	4604      	mov	r4, r0
 800857c:	460e      	mov	r6, r1
 800857e:	b93d      	cbnz	r5, 8008590 <_Balloc+0x1a>
 8008580:	2010      	movs	r0, #16
 8008582:	f7ff ffe5 	bl	8008550 <malloc>
 8008586:	6260      	str	r0, [r4, #36]	; 0x24
 8008588:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800858c:	6005      	str	r5, [r0, #0]
 800858e:	60c5      	str	r5, [r0, #12]
 8008590:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008592:	68eb      	ldr	r3, [r5, #12]
 8008594:	b183      	cbz	r3, 80085b8 <_Balloc+0x42>
 8008596:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008598:	68db      	ldr	r3, [r3, #12]
 800859a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800859e:	b9b8      	cbnz	r0, 80085d0 <_Balloc+0x5a>
 80085a0:	2101      	movs	r1, #1
 80085a2:	fa01 f506 	lsl.w	r5, r1, r6
 80085a6:	1d6a      	adds	r2, r5, #5
 80085a8:	0092      	lsls	r2, r2, #2
 80085aa:	4620      	mov	r0, r4
 80085ac:	f000 fabe 	bl	8008b2c <_calloc_r>
 80085b0:	b160      	cbz	r0, 80085cc <_Balloc+0x56>
 80085b2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80085b6:	e00e      	b.n	80085d6 <_Balloc+0x60>
 80085b8:	2221      	movs	r2, #33	; 0x21
 80085ba:	2104      	movs	r1, #4
 80085bc:	4620      	mov	r0, r4
 80085be:	f000 fab5 	bl	8008b2c <_calloc_r>
 80085c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085c4:	60e8      	str	r0, [r5, #12]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1e4      	bne.n	8008596 <_Balloc+0x20>
 80085cc:	2000      	movs	r0, #0
 80085ce:	bd70      	pop	{r4, r5, r6, pc}
 80085d0:	6802      	ldr	r2, [r0, #0]
 80085d2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80085d6:	2300      	movs	r3, #0
 80085d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80085dc:	e7f7      	b.n	80085ce <_Balloc+0x58>

080085de <_Bfree>:
 80085de:	b570      	push	{r4, r5, r6, lr}
 80085e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80085e2:	4606      	mov	r6, r0
 80085e4:	460d      	mov	r5, r1
 80085e6:	b93c      	cbnz	r4, 80085f8 <_Bfree+0x1a>
 80085e8:	2010      	movs	r0, #16
 80085ea:	f7ff ffb1 	bl	8008550 <malloc>
 80085ee:	6270      	str	r0, [r6, #36]	; 0x24
 80085f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085f4:	6004      	str	r4, [r0, #0]
 80085f6:	60c4      	str	r4, [r0, #12]
 80085f8:	b13d      	cbz	r5, 800860a <_Bfree+0x2c>
 80085fa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80085fc:	686a      	ldr	r2, [r5, #4]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008604:	6029      	str	r1, [r5, #0]
 8008606:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800860a:	bd70      	pop	{r4, r5, r6, pc}

0800860c <__multadd>:
 800860c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008610:	690d      	ldr	r5, [r1, #16]
 8008612:	461f      	mov	r7, r3
 8008614:	4606      	mov	r6, r0
 8008616:	460c      	mov	r4, r1
 8008618:	f101 0c14 	add.w	ip, r1, #20
 800861c:	2300      	movs	r3, #0
 800861e:	f8dc 0000 	ldr.w	r0, [ip]
 8008622:	b281      	uxth	r1, r0
 8008624:	fb02 7101 	mla	r1, r2, r1, r7
 8008628:	0c0f      	lsrs	r7, r1, #16
 800862a:	0c00      	lsrs	r0, r0, #16
 800862c:	fb02 7000 	mla	r0, r2, r0, r7
 8008630:	b289      	uxth	r1, r1
 8008632:	3301      	adds	r3, #1
 8008634:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008638:	429d      	cmp	r5, r3
 800863a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800863e:	f84c 1b04 	str.w	r1, [ip], #4
 8008642:	dcec      	bgt.n	800861e <__multadd+0x12>
 8008644:	b1d7      	cbz	r7, 800867c <__multadd+0x70>
 8008646:	68a3      	ldr	r3, [r4, #8]
 8008648:	42ab      	cmp	r3, r5
 800864a:	dc12      	bgt.n	8008672 <__multadd+0x66>
 800864c:	6861      	ldr	r1, [r4, #4]
 800864e:	4630      	mov	r0, r6
 8008650:	3101      	adds	r1, #1
 8008652:	f7ff ff90 	bl	8008576 <_Balloc>
 8008656:	6922      	ldr	r2, [r4, #16]
 8008658:	3202      	adds	r2, #2
 800865a:	f104 010c 	add.w	r1, r4, #12
 800865e:	4680      	mov	r8, r0
 8008660:	0092      	lsls	r2, r2, #2
 8008662:	300c      	adds	r0, #12
 8008664:	f7ff ff7c 	bl	8008560 <memcpy>
 8008668:	4621      	mov	r1, r4
 800866a:	4630      	mov	r0, r6
 800866c:	f7ff ffb7 	bl	80085de <_Bfree>
 8008670:	4644      	mov	r4, r8
 8008672:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008676:	3501      	adds	r5, #1
 8008678:	615f      	str	r7, [r3, #20]
 800867a:	6125      	str	r5, [r4, #16]
 800867c:	4620      	mov	r0, r4
 800867e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008682 <__hi0bits>:
 8008682:	0c02      	lsrs	r2, r0, #16
 8008684:	0412      	lsls	r2, r2, #16
 8008686:	4603      	mov	r3, r0
 8008688:	b9b2      	cbnz	r2, 80086b8 <__hi0bits+0x36>
 800868a:	0403      	lsls	r3, r0, #16
 800868c:	2010      	movs	r0, #16
 800868e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008692:	bf04      	itt	eq
 8008694:	021b      	lsleq	r3, r3, #8
 8008696:	3008      	addeq	r0, #8
 8008698:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800869c:	bf04      	itt	eq
 800869e:	011b      	lsleq	r3, r3, #4
 80086a0:	3004      	addeq	r0, #4
 80086a2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80086a6:	bf04      	itt	eq
 80086a8:	009b      	lsleq	r3, r3, #2
 80086aa:	3002      	addeq	r0, #2
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	db06      	blt.n	80086be <__hi0bits+0x3c>
 80086b0:	005b      	lsls	r3, r3, #1
 80086b2:	d503      	bpl.n	80086bc <__hi0bits+0x3a>
 80086b4:	3001      	adds	r0, #1
 80086b6:	4770      	bx	lr
 80086b8:	2000      	movs	r0, #0
 80086ba:	e7e8      	b.n	800868e <__hi0bits+0xc>
 80086bc:	2020      	movs	r0, #32
 80086be:	4770      	bx	lr

080086c0 <__lo0bits>:
 80086c0:	6803      	ldr	r3, [r0, #0]
 80086c2:	f013 0207 	ands.w	r2, r3, #7
 80086c6:	4601      	mov	r1, r0
 80086c8:	d00b      	beq.n	80086e2 <__lo0bits+0x22>
 80086ca:	07da      	lsls	r2, r3, #31
 80086cc:	d423      	bmi.n	8008716 <__lo0bits+0x56>
 80086ce:	0798      	lsls	r0, r3, #30
 80086d0:	bf49      	itett	mi
 80086d2:	085b      	lsrmi	r3, r3, #1
 80086d4:	089b      	lsrpl	r3, r3, #2
 80086d6:	2001      	movmi	r0, #1
 80086d8:	600b      	strmi	r3, [r1, #0]
 80086da:	bf5c      	itt	pl
 80086dc:	600b      	strpl	r3, [r1, #0]
 80086de:	2002      	movpl	r0, #2
 80086e0:	4770      	bx	lr
 80086e2:	b298      	uxth	r0, r3
 80086e4:	b9a8      	cbnz	r0, 8008712 <__lo0bits+0x52>
 80086e6:	0c1b      	lsrs	r3, r3, #16
 80086e8:	2010      	movs	r0, #16
 80086ea:	f013 0fff 	tst.w	r3, #255	; 0xff
 80086ee:	bf04      	itt	eq
 80086f0:	0a1b      	lsreq	r3, r3, #8
 80086f2:	3008      	addeq	r0, #8
 80086f4:	071a      	lsls	r2, r3, #28
 80086f6:	bf04      	itt	eq
 80086f8:	091b      	lsreq	r3, r3, #4
 80086fa:	3004      	addeq	r0, #4
 80086fc:	079a      	lsls	r2, r3, #30
 80086fe:	bf04      	itt	eq
 8008700:	089b      	lsreq	r3, r3, #2
 8008702:	3002      	addeq	r0, #2
 8008704:	07da      	lsls	r2, r3, #31
 8008706:	d402      	bmi.n	800870e <__lo0bits+0x4e>
 8008708:	085b      	lsrs	r3, r3, #1
 800870a:	d006      	beq.n	800871a <__lo0bits+0x5a>
 800870c:	3001      	adds	r0, #1
 800870e:	600b      	str	r3, [r1, #0]
 8008710:	4770      	bx	lr
 8008712:	4610      	mov	r0, r2
 8008714:	e7e9      	b.n	80086ea <__lo0bits+0x2a>
 8008716:	2000      	movs	r0, #0
 8008718:	4770      	bx	lr
 800871a:	2020      	movs	r0, #32
 800871c:	4770      	bx	lr

0800871e <__i2b>:
 800871e:	b510      	push	{r4, lr}
 8008720:	460c      	mov	r4, r1
 8008722:	2101      	movs	r1, #1
 8008724:	f7ff ff27 	bl	8008576 <_Balloc>
 8008728:	2201      	movs	r2, #1
 800872a:	6144      	str	r4, [r0, #20]
 800872c:	6102      	str	r2, [r0, #16]
 800872e:	bd10      	pop	{r4, pc}

08008730 <__multiply>:
 8008730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	4614      	mov	r4, r2
 8008736:	690a      	ldr	r2, [r1, #16]
 8008738:	6923      	ldr	r3, [r4, #16]
 800873a:	429a      	cmp	r2, r3
 800873c:	bfb8      	it	lt
 800873e:	460b      	movlt	r3, r1
 8008740:	4688      	mov	r8, r1
 8008742:	bfbc      	itt	lt
 8008744:	46a0      	movlt	r8, r4
 8008746:	461c      	movlt	r4, r3
 8008748:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800874c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008750:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008754:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008758:	eb07 0609 	add.w	r6, r7, r9
 800875c:	42b3      	cmp	r3, r6
 800875e:	bfb8      	it	lt
 8008760:	3101      	addlt	r1, #1
 8008762:	f7ff ff08 	bl	8008576 <_Balloc>
 8008766:	f100 0514 	add.w	r5, r0, #20
 800876a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800876e:	462b      	mov	r3, r5
 8008770:	2200      	movs	r2, #0
 8008772:	4573      	cmp	r3, lr
 8008774:	d316      	bcc.n	80087a4 <__multiply+0x74>
 8008776:	f104 0214 	add.w	r2, r4, #20
 800877a:	f108 0114 	add.w	r1, r8, #20
 800877e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008782:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	9b00      	ldr	r3, [sp, #0]
 800878a:	9201      	str	r2, [sp, #4]
 800878c:	4293      	cmp	r3, r2
 800878e:	d80c      	bhi.n	80087aa <__multiply+0x7a>
 8008790:	2e00      	cmp	r6, #0
 8008792:	dd03      	ble.n	800879c <__multiply+0x6c>
 8008794:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008798:	2b00      	cmp	r3, #0
 800879a:	d05d      	beq.n	8008858 <__multiply+0x128>
 800879c:	6106      	str	r6, [r0, #16]
 800879e:	b003      	add	sp, #12
 80087a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a4:	f843 2b04 	str.w	r2, [r3], #4
 80087a8:	e7e3      	b.n	8008772 <__multiply+0x42>
 80087aa:	f8b2 b000 	ldrh.w	fp, [r2]
 80087ae:	f1bb 0f00 	cmp.w	fp, #0
 80087b2:	d023      	beq.n	80087fc <__multiply+0xcc>
 80087b4:	4689      	mov	r9, r1
 80087b6:	46ac      	mov	ip, r5
 80087b8:	f04f 0800 	mov.w	r8, #0
 80087bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80087c0:	f8dc a000 	ldr.w	sl, [ip]
 80087c4:	b2a3      	uxth	r3, r4
 80087c6:	fa1f fa8a 	uxth.w	sl, sl
 80087ca:	fb0b a303 	mla	r3, fp, r3, sl
 80087ce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80087d2:	f8dc 4000 	ldr.w	r4, [ip]
 80087d6:	4443      	add	r3, r8
 80087d8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80087dc:	fb0b 840a 	mla	r4, fp, sl, r8
 80087e0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80087e4:	46e2      	mov	sl, ip
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80087ec:	454f      	cmp	r7, r9
 80087ee:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80087f2:	f84a 3b04 	str.w	r3, [sl], #4
 80087f6:	d82b      	bhi.n	8008850 <__multiply+0x120>
 80087f8:	f8cc 8004 	str.w	r8, [ip, #4]
 80087fc:	9b01      	ldr	r3, [sp, #4]
 80087fe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008802:	3204      	adds	r2, #4
 8008804:	f1ba 0f00 	cmp.w	sl, #0
 8008808:	d020      	beq.n	800884c <__multiply+0x11c>
 800880a:	682b      	ldr	r3, [r5, #0]
 800880c:	4689      	mov	r9, r1
 800880e:	46a8      	mov	r8, r5
 8008810:	f04f 0b00 	mov.w	fp, #0
 8008814:	f8b9 c000 	ldrh.w	ip, [r9]
 8008818:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800881c:	fb0a 440c 	mla	r4, sl, ip, r4
 8008820:	445c      	add	r4, fp
 8008822:	46c4      	mov	ip, r8
 8008824:	b29b      	uxth	r3, r3
 8008826:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800882a:	f84c 3b04 	str.w	r3, [ip], #4
 800882e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008832:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008836:	0c1b      	lsrs	r3, r3, #16
 8008838:	fb0a b303 	mla	r3, sl, r3, fp
 800883c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008840:	454f      	cmp	r7, r9
 8008842:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008846:	d805      	bhi.n	8008854 <__multiply+0x124>
 8008848:	f8c8 3004 	str.w	r3, [r8, #4]
 800884c:	3504      	adds	r5, #4
 800884e:	e79b      	b.n	8008788 <__multiply+0x58>
 8008850:	46d4      	mov	ip, sl
 8008852:	e7b3      	b.n	80087bc <__multiply+0x8c>
 8008854:	46e0      	mov	r8, ip
 8008856:	e7dd      	b.n	8008814 <__multiply+0xe4>
 8008858:	3e01      	subs	r6, #1
 800885a:	e799      	b.n	8008790 <__multiply+0x60>

0800885c <__pow5mult>:
 800885c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008860:	4615      	mov	r5, r2
 8008862:	f012 0203 	ands.w	r2, r2, #3
 8008866:	4606      	mov	r6, r0
 8008868:	460f      	mov	r7, r1
 800886a:	d007      	beq.n	800887c <__pow5mult+0x20>
 800886c:	3a01      	subs	r2, #1
 800886e:	4c21      	ldr	r4, [pc, #132]	; (80088f4 <__pow5mult+0x98>)
 8008870:	2300      	movs	r3, #0
 8008872:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008876:	f7ff fec9 	bl	800860c <__multadd>
 800887a:	4607      	mov	r7, r0
 800887c:	10ad      	asrs	r5, r5, #2
 800887e:	d035      	beq.n	80088ec <__pow5mult+0x90>
 8008880:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008882:	b93c      	cbnz	r4, 8008894 <__pow5mult+0x38>
 8008884:	2010      	movs	r0, #16
 8008886:	f7ff fe63 	bl	8008550 <malloc>
 800888a:	6270      	str	r0, [r6, #36]	; 0x24
 800888c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008890:	6004      	str	r4, [r0, #0]
 8008892:	60c4      	str	r4, [r0, #12]
 8008894:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008898:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800889c:	b94c      	cbnz	r4, 80088b2 <__pow5mult+0x56>
 800889e:	f240 2171 	movw	r1, #625	; 0x271
 80088a2:	4630      	mov	r0, r6
 80088a4:	f7ff ff3b 	bl	800871e <__i2b>
 80088a8:	2300      	movs	r3, #0
 80088aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80088ae:	4604      	mov	r4, r0
 80088b0:	6003      	str	r3, [r0, #0]
 80088b2:	f04f 0800 	mov.w	r8, #0
 80088b6:	07eb      	lsls	r3, r5, #31
 80088b8:	d50a      	bpl.n	80088d0 <__pow5mult+0x74>
 80088ba:	4639      	mov	r1, r7
 80088bc:	4622      	mov	r2, r4
 80088be:	4630      	mov	r0, r6
 80088c0:	f7ff ff36 	bl	8008730 <__multiply>
 80088c4:	4639      	mov	r1, r7
 80088c6:	4681      	mov	r9, r0
 80088c8:	4630      	mov	r0, r6
 80088ca:	f7ff fe88 	bl	80085de <_Bfree>
 80088ce:	464f      	mov	r7, r9
 80088d0:	106d      	asrs	r5, r5, #1
 80088d2:	d00b      	beq.n	80088ec <__pow5mult+0x90>
 80088d4:	6820      	ldr	r0, [r4, #0]
 80088d6:	b938      	cbnz	r0, 80088e8 <__pow5mult+0x8c>
 80088d8:	4622      	mov	r2, r4
 80088da:	4621      	mov	r1, r4
 80088dc:	4630      	mov	r0, r6
 80088de:	f7ff ff27 	bl	8008730 <__multiply>
 80088e2:	6020      	str	r0, [r4, #0]
 80088e4:	f8c0 8000 	str.w	r8, [r0]
 80088e8:	4604      	mov	r4, r0
 80088ea:	e7e4      	b.n	80088b6 <__pow5mult+0x5a>
 80088ec:	4638      	mov	r0, r7
 80088ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088f2:	bf00      	nop
 80088f4:	080096c0 	.word	0x080096c0

080088f8 <__lshift>:
 80088f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088fc:	460c      	mov	r4, r1
 80088fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008902:	6923      	ldr	r3, [r4, #16]
 8008904:	6849      	ldr	r1, [r1, #4]
 8008906:	eb0a 0903 	add.w	r9, sl, r3
 800890a:	68a3      	ldr	r3, [r4, #8]
 800890c:	4607      	mov	r7, r0
 800890e:	4616      	mov	r6, r2
 8008910:	f109 0501 	add.w	r5, r9, #1
 8008914:	42ab      	cmp	r3, r5
 8008916:	db32      	blt.n	800897e <__lshift+0x86>
 8008918:	4638      	mov	r0, r7
 800891a:	f7ff fe2c 	bl	8008576 <_Balloc>
 800891e:	2300      	movs	r3, #0
 8008920:	4680      	mov	r8, r0
 8008922:	f100 0114 	add.w	r1, r0, #20
 8008926:	461a      	mov	r2, r3
 8008928:	4553      	cmp	r3, sl
 800892a:	db2b      	blt.n	8008984 <__lshift+0x8c>
 800892c:	6920      	ldr	r0, [r4, #16]
 800892e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008932:	f104 0314 	add.w	r3, r4, #20
 8008936:	f016 021f 	ands.w	r2, r6, #31
 800893a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800893e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008942:	d025      	beq.n	8008990 <__lshift+0x98>
 8008944:	f1c2 0e20 	rsb	lr, r2, #32
 8008948:	2000      	movs	r0, #0
 800894a:	681e      	ldr	r6, [r3, #0]
 800894c:	468a      	mov	sl, r1
 800894e:	4096      	lsls	r6, r2
 8008950:	4330      	orrs	r0, r6
 8008952:	f84a 0b04 	str.w	r0, [sl], #4
 8008956:	f853 0b04 	ldr.w	r0, [r3], #4
 800895a:	459c      	cmp	ip, r3
 800895c:	fa20 f00e 	lsr.w	r0, r0, lr
 8008960:	d814      	bhi.n	800898c <__lshift+0x94>
 8008962:	6048      	str	r0, [r1, #4]
 8008964:	b108      	cbz	r0, 800896a <__lshift+0x72>
 8008966:	f109 0502 	add.w	r5, r9, #2
 800896a:	3d01      	subs	r5, #1
 800896c:	4638      	mov	r0, r7
 800896e:	f8c8 5010 	str.w	r5, [r8, #16]
 8008972:	4621      	mov	r1, r4
 8008974:	f7ff fe33 	bl	80085de <_Bfree>
 8008978:	4640      	mov	r0, r8
 800897a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800897e:	3101      	adds	r1, #1
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	e7c7      	b.n	8008914 <__lshift+0x1c>
 8008984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008988:	3301      	adds	r3, #1
 800898a:	e7cd      	b.n	8008928 <__lshift+0x30>
 800898c:	4651      	mov	r1, sl
 800898e:	e7dc      	b.n	800894a <__lshift+0x52>
 8008990:	3904      	subs	r1, #4
 8008992:	f853 2b04 	ldr.w	r2, [r3], #4
 8008996:	f841 2f04 	str.w	r2, [r1, #4]!
 800899a:	459c      	cmp	ip, r3
 800899c:	d8f9      	bhi.n	8008992 <__lshift+0x9a>
 800899e:	e7e4      	b.n	800896a <__lshift+0x72>

080089a0 <__mcmp>:
 80089a0:	6903      	ldr	r3, [r0, #16]
 80089a2:	690a      	ldr	r2, [r1, #16]
 80089a4:	1a9b      	subs	r3, r3, r2
 80089a6:	b530      	push	{r4, r5, lr}
 80089a8:	d10c      	bne.n	80089c4 <__mcmp+0x24>
 80089aa:	0092      	lsls	r2, r2, #2
 80089ac:	3014      	adds	r0, #20
 80089ae:	3114      	adds	r1, #20
 80089b0:	1884      	adds	r4, r0, r2
 80089b2:	4411      	add	r1, r2
 80089b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80089b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80089bc:	4295      	cmp	r5, r2
 80089be:	d003      	beq.n	80089c8 <__mcmp+0x28>
 80089c0:	d305      	bcc.n	80089ce <__mcmp+0x2e>
 80089c2:	2301      	movs	r3, #1
 80089c4:	4618      	mov	r0, r3
 80089c6:	bd30      	pop	{r4, r5, pc}
 80089c8:	42a0      	cmp	r0, r4
 80089ca:	d3f3      	bcc.n	80089b4 <__mcmp+0x14>
 80089cc:	e7fa      	b.n	80089c4 <__mcmp+0x24>
 80089ce:	f04f 33ff 	mov.w	r3, #4294967295
 80089d2:	e7f7      	b.n	80089c4 <__mcmp+0x24>

080089d4 <__mdiff>:
 80089d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d8:	460d      	mov	r5, r1
 80089da:	4607      	mov	r7, r0
 80089dc:	4611      	mov	r1, r2
 80089de:	4628      	mov	r0, r5
 80089e0:	4614      	mov	r4, r2
 80089e2:	f7ff ffdd 	bl	80089a0 <__mcmp>
 80089e6:	1e06      	subs	r6, r0, #0
 80089e8:	d108      	bne.n	80089fc <__mdiff+0x28>
 80089ea:	4631      	mov	r1, r6
 80089ec:	4638      	mov	r0, r7
 80089ee:	f7ff fdc2 	bl	8008576 <_Balloc>
 80089f2:	2301      	movs	r3, #1
 80089f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80089f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089fc:	bfa4      	itt	ge
 80089fe:	4623      	movge	r3, r4
 8008a00:	462c      	movge	r4, r5
 8008a02:	4638      	mov	r0, r7
 8008a04:	6861      	ldr	r1, [r4, #4]
 8008a06:	bfa6      	itte	ge
 8008a08:	461d      	movge	r5, r3
 8008a0a:	2600      	movge	r6, #0
 8008a0c:	2601      	movlt	r6, #1
 8008a0e:	f7ff fdb2 	bl	8008576 <_Balloc>
 8008a12:	692b      	ldr	r3, [r5, #16]
 8008a14:	60c6      	str	r6, [r0, #12]
 8008a16:	6926      	ldr	r6, [r4, #16]
 8008a18:	f105 0914 	add.w	r9, r5, #20
 8008a1c:	f104 0214 	add.w	r2, r4, #20
 8008a20:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008a24:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008a28:	f100 0514 	add.w	r5, r0, #20
 8008a2c:	f04f 0e00 	mov.w	lr, #0
 8008a30:	f852 ab04 	ldr.w	sl, [r2], #4
 8008a34:	f859 4b04 	ldr.w	r4, [r9], #4
 8008a38:	fa1e f18a 	uxtah	r1, lr, sl
 8008a3c:	b2a3      	uxth	r3, r4
 8008a3e:	1ac9      	subs	r1, r1, r3
 8008a40:	0c23      	lsrs	r3, r4, #16
 8008a42:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008a46:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008a4a:	b289      	uxth	r1, r1
 8008a4c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008a50:	45c8      	cmp	r8, r9
 8008a52:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008a56:	4694      	mov	ip, r2
 8008a58:	f845 3b04 	str.w	r3, [r5], #4
 8008a5c:	d8e8      	bhi.n	8008a30 <__mdiff+0x5c>
 8008a5e:	45bc      	cmp	ip, r7
 8008a60:	d304      	bcc.n	8008a6c <__mdiff+0x98>
 8008a62:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008a66:	b183      	cbz	r3, 8008a8a <__mdiff+0xb6>
 8008a68:	6106      	str	r6, [r0, #16]
 8008a6a:	e7c5      	b.n	80089f8 <__mdiff+0x24>
 8008a6c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008a70:	fa1e f381 	uxtah	r3, lr, r1
 8008a74:	141a      	asrs	r2, r3, #16
 8008a76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a80:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008a84:	f845 3b04 	str.w	r3, [r5], #4
 8008a88:	e7e9      	b.n	8008a5e <__mdiff+0x8a>
 8008a8a:	3e01      	subs	r6, #1
 8008a8c:	e7e9      	b.n	8008a62 <__mdiff+0x8e>

08008a8e <__d2b>:
 8008a8e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a92:	460e      	mov	r6, r1
 8008a94:	2101      	movs	r1, #1
 8008a96:	ec59 8b10 	vmov	r8, r9, d0
 8008a9a:	4615      	mov	r5, r2
 8008a9c:	f7ff fd6b 	bl	8008576 <_Balloc>
 8008aa0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008aa4:	4607      	mov	r7, r0
 8008aa6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aaa:	bb34      	cbnz	r4, 8008afa <__d2b+0x6c>
 8008aac:	9301      	str	r3, [sp, #4]
 8008aae:	f1b8 0300 	subs.w	r3, r8, #0
 8008ab2:	d027      	beq.n	8008b04 <__d2b+0x76>
 8008ab4:	a802      	add	r0, sp, #8
 8008ab6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008aba:	f7ff fe01 	bl	80086c0 <__lo0bits>
 8008abe:	9900      	ldr	r1, [sp, #0]
 8008ac0:	b1f0      	cbz	r0, 8008b00 <__d2b+0x72>
 8008ac2:	9a01      	ldr	r2, [sp, #4]
 8008ac4:	f1c0 0320 	rsb	r3, r0, #32
 8008ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8008acc:	430b      	orrs	r3, r1
 8008ace:	40c2      	lsrs	r2, r0
 8008ad0:	617b      	str	r3, [r7, #20]
 8008ad2:	9201      	str	r2, [sp, #4]
 8008ad4:	9b01      	ldr	r3, [sp, #4]
 8008ad6:	61bb      	str	r3, [r7, #24]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	bf14      	ite	ne
 8008adc:	2102      	movne	r1, #2
 8008ade:	2101      	moveq	r1, #1
 8008ae0:	6139      	str	r1, [r7, #16]
 8008ae2:	b1c4      	cbz	r4, 8008b16 <__d2b+0x88>
 8008ae4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008ae8:	4404      	add	r4, r0
 8008aea:	6034      	str	r4, [r6, #0]
 8008aec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008af0:	6028      	str	r0, [r5, #0]
 8008af2:	4638      	mov	r0, r7
 8008af4:	b003      	add	sp, #12
 8008af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008afa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008afe:	e7d5      	b.n	8008aac <__d2b+0x1e>
 8008b00:	6179      	str	r1, [r7, #20]
 8008b02:	e7e7      	b.n	8008ad4 <__d2b+0x46>
 8008b04:	a801      	add	r0, sp, #4
 8008b06:	f7ff fddb 	bl	80086c0 <__lo0bits>
 8008b0a:	9b01      	ldr	r3, [sp, #4]
 8008b0c:	617b      	str	r3, [r7, #20]
 8008b0e:	2101      	movs	r1, #1
 8008b10:	6139      	str	r1, [r7, #16]
 8008b12:	3020      	adds	r0, #32
 8008b14:	e7e5      	b.n	8008ae2 <__d2b+0x54>
 8008b16:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008b1a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b1e:	6030      	str	r0, [r6, #0]
 8008b20:	6918      	ldr	r0, [r3, #16]
 8008b22:	f7ff fdae 	bl	8008682 <__hi0bits>
 8008b26:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008b2a:	e7e1      	b.n	8008af0 <__d2b+0x62>

08008b2c <_calloc_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	fb02 f401 	mul.w	r4, r2, r1
 8008b32:	4621      	mov	r1, r4
 8008b34:	f000 f856 	bl	8008be4 <_malloc_r>
 8008b38:	4605      	mov	r5, r0
 8008b3a:	b118      	cbz	r0, 8008b44 <_calloc_r+0x18>
 8008b3c:	4622      	mov	r2, r4
 8008b3e:	2100      	movs	r1, #0
 8008b40:	f7fd ff14 	bl	800696c <memset>
 8008b44:	4628      	mov	r0, r5
 8008b46:	bd38      	pop	{r3, r4, r5, pc}

08008b48 <_free_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4605      	mov	r5, r0
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	d045      	beq.n	8008bdc <_free_r+0x94>
 8008b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b54:	1f0c      	subs	r4, r1, #4
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	bfb8      	it	lt
 8008b5a:	18e4      	addlt	r4, r4, r3
 8008b5c:	f000 fc03 	bl	8009366 <__malloc_lock>
 8008b60:	4a1f      	ldr	r2, [pc, #124]	; (8008be0 <_free_r+0x98>)
 8008b62:	6813      	ldr	r3, [r2, #0]
 8008b64:	4610      	mov	r0, r2
 8008b66:	b933      	cbnz	r3, 8008b76 <_free_r+0x2e>
 8008b68:	6063      	str	r3, [r4, #4]
 8008b6a:	6014      	str	r4, [r2, #0]
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b72:	f000 bbf9 	b.w	8009368 <__malloc_unlock>
 8008b76:	42a3      	cmp	r3, r4
 8008b78:	d90c      	bls.n	8008b94 <_free_r+0x4c>
 8008b7a:	6821      	ldr	r1, [r4, #0]
 8008b7c:	1862      	adds	r2, r4, r1
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	bf04      	itt	eq
 8008b82:	681a      	ldreq	r2, [r3, #0]
 8008b84:	685b      	ldreq	r3, [r3, #4]
 8008b86:	6063      	str	r3, [r4, #4]
 8008b88:	bf04      	itt	eq
 8008b8a:	1852      	addeq	r2, r2, r1
 8008b8c:	6022      	streq	r2, [r4, #0]
 8008b8e:	6004      	str	r4, [r0, #0]
 8008b90:	e7ec      	b.n	8008b6c <_free_r+0x24>
 8008b92:	4613      	mov	r3, r2
 8008b94:	685a      	ldr	r2, [r3, #4]
 8008b96:	b10a      	cbz	r2, 8008b9c <_free_r+0x54>
 8008b98:	42a2      	cmp	r2, r4
 8008b9a:	d9fa      	bls.n	8008b92 <_free_r+0x4a>
 8008b9c:	6819      	ldr	r1, [r3, #0]
 8008b9e:	1858      	adds	r0, r3, r1
 8008ba0:	42a0      	cmp	r0, r4
 8008ba2:	d10b      	bne.n	8008bbc <_free_r+0x74>
 8008ba4:	6820      	ldr	r0, [r4, #0]
 8008ba6:	4401      	add	r1, r0
 8008ba8:	1858      	adds	r0, r3, r1
 8008baa:	4282      	cmp	r2, r0
 8008bac:	6019      	str	r1, [r3, #0]
 8008bae:	d1dd      	bne.n	8008b6c <_free_r+0x24>
 8008bb0:	6810      	ldr	r0, [r2, #0]
 8008bb2:	6852      	ldr	r2, [r2, #4]
 8008bb4:	605a      	str	r2, [r3, #4]
 8008bb6:	4401      	add	r1, r0
 8008bb8:	6019      	str	r1, [r3, #0]
 8008bba:	e7d7      	b.n	8008b6c <_free_r+0x24>
 8008bbc:	d902      	bls.n	8008bc4 <_free_r+0x7c>
 8008bbe:	230c      	movs	r3, #12
 8008bc0:	602b      	str	r3, [r5, #0]
 8008bc2:	e7d3      	b.n	8008b6c <_free_r+0x24>
 8008bc4:	6820      	ldr	r0, [r4, #0]
 8008bc6:	1821      	adds	r1, r4, r0
 8008bc8:	428a      	cmp	r2, r1
 8008bca:	bf04      	itt	eq
 8008bcc:	6811      	ldreq	r1, [r2, #0]
 8008bce:	6852      	ldreq	r2, [r2, #4]
 8008bd0:	6062      	str	r2, [r4, #4]
 8008bd2:	bf04      	itt	eq
 8008bd4:	1809      	addeq	r1, r1, r0
 8008bd6:	6021      	streq	r1, [r4, #0]
 8008bd8:	605c      	str	r4, [r3, #4]
 8008bda:	e7c7      	b.n	8008b6c <_free_r+0x24>
 8008bdc:	bd38      	pop	{r3, r4, r5, pc}
 8008bde:	bf00      	nop
 8008be0:	200002e4 	.word	0x200002e4

08008be4 <_malloc_r>:
 8008be4:	b570      	push	{r4, r5, r6, lr}
 8008be6:	1ccd      	adds	r5, r1, #3
 8008be8:	f025 0503 	bic.w	r5, r5, #3
 8008bec:	3508      	adds	r5, #8
 8008bee:	2d0c      	cmp	r5, #12
 8008bf0:	bf38      	it	cc
 8008bf2:	250c      	movcc	r5, #12
 8008bf4:	2d00      	cmp	r5, #0
 8008bf6:	4606      	mov	r6, r0
 8008bf8:	db01      	blt.n	8008bfe <_malloc_r+0x1a>
 8008bfa:	42a9      	cmp	r1, r5
 8008bfc:	d903      	bls.n	8008c06 <_malloc_r+0x22>
 8008bfe:	230c      	movs	r3, #12
 8008c00:	6033      	str	r3, [r6, #0]
 8008c02:	2000      	movs	r0, #0
 8008c04:	bd70      	pop	{r4, r5, r6, pc}
 8008c06:	f000 fbae 	bl	8009366 <__malloc_lock>
 8008c0a:	4a21      	ldr	r2, [pc, #132]	; (8008c90 <_malloc_r+0xac>)
 8008c0c:	6814      	ldr	r4, [r2, #0]
 8008c0e:	4621      	mov	r1, r4
 8008c10:	b991      	cbnz	r1, 8008c38 <_malloc_r+0x54>
 8008c12:	4c20      	ldr	r4, [pc, #128]	; (8008c94 <_malloc_r+0xb0>)
 8008c14:	6823      	ldr	r3, [r4, #0]
 8008c16:	b91b      	cbnz	r3, 8008c20 <_malloc_r+0x3c>
 8008c18:	4630      	mov	r0, r6
 8008c1a:	f000 facf 	bl	80091bc <_sbrk_r>
 8008c1e:	6020      	str	r0, [r4, #0]
 8008c20:	4629      	mov	r1, r5
 8008c22:	4630      	mov	r0, r6
 8008c24:	f000 faca 	bl	80091bc <_sbrk_r>
 8008c28:	1c43      	adds	r3, r0, #1
 8008c2a:	d124      	bne.n	8008c76 <_malloc_r+0x92>
 8008c2c:	230c      	movs	r3, #12
 8008c2e:	6033      	str	r3, [r6, #0]
 8008c30:	4630      	mov	r0, r6
 8008c32:	f000 fb99 	bl	8009368 <__malloc_unlock>
 8008c36:	e7e4      	b.n	8008c02 <_malloc_r+0x1e>
 8008c38:	680b      	ldr	r3, [r1, #0]
 8008c3a:	1b5b      	subs	r3, r3, r5
 8008c3c:	d418      	bmi.n	8008c70 <_malloc_r+0x8c>
 8008c3e:	2b0b      	cmp	r3, #11
 8008c40:	d90f      	bls.n	8008c62 <_malloc_r+0x7e>
 8008c42:	600b      	str	r3, [r1, #0]
 8008c44:	50cd      	str	r5, [r1, r3]
 8008c46:	18cc      	adds	r4, r1, r3
 8008c48:	4630      	mov	r0, r6
 8008c4a:	f000 fb8d 	bl	8009368 <__malloc_unlock>
 8008c4e:	f104 000b 	add.w	r0, r4, #11
 8008c52:	1d23      	adds	r3, r4, #4
 8008c54:	f020 0007 	bic.w	r0, r0, #7
 8008c58:	1ac3      	subs	r3, r0, r3
 8008c5a:	d0d3      	beq.n	8008c04 <_malloc_r+0x20>
 8008c5c:	425a      	negs	r2, r3
 8008c5e:	50e2      	str	r2, [r4, r3]
 8008c60:	e7d0      	b.n	8008c04 <_malloc_r+0x20>
 8008c62:	428c      	cmp	r4, r1
 8008c64:	684b      	ldr	r3, [r1, #4]
 8008c66:	bf16      	itet	ne
 8008c68:	6063      	strne	r3, [r4, #4]
 8008c6a:	6013      	streq	r3, [r2, #0]
 8008c6c:	460c      	movne	r4, r1
 8008c6e:	e7eb      	b.n	8008c48 <_malloc_r+0x64>
 8008c70:	460c      	mov	r4, r1
 8008c72:	6849      	ldr	r1, [r1, #4]
 8008c74:	e7cc      	b.n	8008c10 <_malloc_r+0x2c>
 8008c76:	1cc4      	adds	r4, r0, #3
 8008c78:	f024 0403 	bic.w	r4, r4, #3
 8008c7c:	42a0      	cmp	r0, r4
 8008c7e:	d005      	beq.n	8008c8c <_malloc_r+0xa8>
 8008c80:	1a21      	subs	r1, r4, r0
 8008c82:	4630      	mov	r0, r6
 8008c84:	f000 fa9a 	bl	80091bc <_sbrk_r>
 8008c88:	3001      	adds	r0, #1
 8008c8a:	d0cf      	beq.n	8008c2c <_malloc_r+0x48>
 8008c8c:	6025      	str	r5, [r4, #0]
 8008c8e:	e7db      	b.n	8008c48 <_malloc_r+0x64>
 8008c90:	200002e4 	.word	0x200002e4
 8008c94:	200002e8 	.word	0x200002e8

08008c98 <__ssputs_r>:
 8008c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c9c:	688e      	ldr	r6, [r1, #8]
 8008c9e:	429e      	cmp	r6, r3
 8008ca0:	4682      	mov	sl, r0
 8008ca2:	460c      	mov	r4, r1
 8008ca4:	4690      	mov	r8, r2
 8008ca6:	4699      	mov	r9, r3
 8008ca8:	d837      	bhi.n	8008d1a <__ssputs_r+0x82>
 8008caa:	898a      	ldrh	r2, [r1, #12]
 8008cac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cb0:	d031      	beq.n	8008d16 <__ssputs_r+0x7e>
 8008cb2:	6825      	ldr	r5, [r4, #0]
 8008cb4:	6909      	ldr	r1, [r1, #16]
 8008cb6:	1a6f      	subs	r7, r5, r1
 8008cb8:	6965      	ldr	r5, [r4, #20]
 8008cba:	2302      	movs	r3, #2
 8008cbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cc0:	fb95 f5f3 	sdiv	r5, r5, r3
 8008cc4:	f109 0301 	add.w	r3, r9, #1
 8008cc8:	443b      	add	r3, r7
 8008cca:	429d      	cmp	r5, r3
 8008ccc:	bf38      	it	cc
 8008cce:	461d      	movcc	r5, r3
 8008cd0:	0553      	lsls	r3, r2, #21
 8008cd2:	d530      	bpl.n	8008d36 <__ssputs_r+0x9e>
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	f7ff ff85 	bl	8008be4 <_malloc_r>
 8008cda:	4606      	mov	r6, r0
 8008cdc:	b950      	cbnz	r0, 8008cf4 <__ssputs_r+0x5c>
 8008cde:	230c      	movs	r3, #12
 8008ce0:	f8ca 3000 	str.w	r3, [sl]
 8008ce4:	89a3      	ldrh	r3, [r4, #12]
 8008ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cea:	81a3      	strh	r3, [r4, #12]
 8008cec:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cf4:	463a      	mov	r2, r7
 8008cf6:	6921      	ldr	r1, [r4, #16]
 8008cf8:	f7ff fc32 	bl	8008560 <memcpy>
 8008cfc:	89a3      	ldrh	r3, [r4, #12]
 8008cfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d06:	81a3      	strh	r3, [r4, #12]
 8008d08:	6126      	str	r6, [r4, #16]
 8008d0a:	6165      	str	r5, [r4, #20]
 8008d0c:	443e      	add	r6, r7
 8008d0e:	1bed      	subs	r5, r5, r7
 8008d10:	6026      	str	r6, [r4, #0]
 8008d12:	60a5      	str	r5, [r4, #8]
 8008d14:	464e      	mov	r6, r9
 8008d16:	454e      	cmp	r6, r9
 8008d18:	d900      	bls.n	8008d1c <__ssputs_r+0x84>
 8008d1a:	464e      	mov	r6, r9
 8008d1c:	4632      	mov	r2, r6
 8008d1e:	4641      	mov	r1, r8
 8008d20:	6820      	ldr	r0, [r4, #0]
 8008d22:	f000 fb07 	bl	8009334 <memmove>
 8008d26:	68a3      	ldr	r3, [r4, #8]
 8008d28:	1b9b      	subs	r3, r3, r6
 8008d2a:	60a3      	str	r3, [r4, #8]
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	441e      	add	r6, r3
 8008d30:	6026      	str	r6, [r4, #0]
 8008d32:	2000      	movs	r0, #0
 8008d34:	e7dc      	b.n	8008cf0 <__ssputs_r+0x58>
 8008d36:	462a      	mov	r2, r5
 8008d38:	f000 fb17 	bl	800936a <_realloc_r>
 8008d3c:	4606      	mov	r6, r0
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d1e2      	bne.n	8008d08 <__ssputs_r+0x70>
 8008d42:	6921      	ldr	r1, [r4, #16]
 8008d44:	4650      	mov	r0, sl
 8008d46:	f7ff feff 	bl	8008b48 <_free_r>
 8008d4a:	e7c8      	b.n	8008cde <__ssputs_r+0x46>

08008d4c <_svfiprintf_r>:
 8008d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d50:	461d      	mov	r5, r3
 8008d52:	898b      	ldrh	r3, [r1, #12]
 8008d54:	061f      	lsls	r7, r3, #24
 8008d56:	b09d      	sub	sp, #116	; 0x74
 8008d58:	4680      	mov	r8, r0
 8008d5a:	460c      	mov	r4, r1
 8008d5c:	4616      	mov	r6, r2
 8008d5e:	d50f      	bpl.n	8008d80 <_svfiprintf_r+0x34>
 8008d60:	690b      	ldr	r3, [r1, #16]
 8008d62:	b96b      	cbnz	r3, 8008d80 <_svfiprintf_r+0x34>
 8008d64:	2140      	movs	r1, #64	; 0x40
 8008d66:	f7ff ff3d 	bl	8008be4 <_malloc_r>
 8008d6a:	6020      	str	r0, [r4, #0]
 8008d6c:	6120      	str	r0, [r4, #16]
 8008d6e:	b928      	cbnz	r0, 8008d7c <_svfiprintf_r+0x30>
 8008d70:	230c      	movs	r3, #12
 8008d72:	f8c8 3000 	str.w	r3, [r8]
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7a:	e0c8      	b.n	8008f0e <_svfiprintf_r+0x1c2>
 8008d7c:	2340      	movs	r3, #64	; 0x40
 8008d7e:	6163      	str	r3, [r4, #20]
 8008d80:	2300      	movs	r3, #0
 8008d82:	9309      	str	r3, [sp, #36]	; 0x24
 8008d84:	2320      	movs	r3, #32
 8008d86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d8a:	2330      	movs	r3, #48	; 0x30
 8008d8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d90:	9503      	str	r5, [sp, #12]
 8008d92:	f04f 0b01 	mov.w	fp, #1
 8008d96:	4637      	mov	r7, r6
 8008d98:	463d      	mov	r5, r7
 8008d9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008d9e:	b10b      	cbz	r3, 8008da4 <_svfiprintf_r+0x58>
 8008da0:	2b25      	cmp	r3, #37	; 0x25
 8008da2:	d13e      	bne.n	8008e22 <_svfiprintf_r+0xd6>
 8008da4:	ebb7 0a06 	subs.w	sl, r7, r6
 8008da8:	d00b      	beq.n	8008dc2 <_svfiprintf_r+0x76>
 8008daa:	4653      	mov	r3, sl
 8008dac:	4632      	mov	r2, r6
 8008dae:	4621      	mov	r1, r4
 8008db0:	4640      	mov	r0, r8
 8008db2:	f7ff ff71 	bl	8008c98 <__ssputs_r>
 8008db6:	3001      	adds	r0, #1
 8008db8:	f000 80a4 	beq.w	8008f04 <_svfiprintf_r+0x1b8>
 8008dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dbe:	4453      	add	r3, sl
 8008dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc2:	783b      	ldrb	r3, [r7, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f000 809d 	beq.w	8008f04 <_svfiprintf_r+0x1b8>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dd4:	9304      	str	r3, [sp, #16]
 8008dd6:	9307      	str	r3, [sp, #28]
 8008dd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ddc:	931a      	str	r3, [sp, #104]	; 0x68
 8008dde:	462f      	mov	r7, r5
 8008de0:	2205      	movs	r2, #5
 8008de2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008de6:	4850      	ldr	r0, [pc, #320]	; (8008f28 <_svfiprintf_r+0x1dc>)
 8008de8:	f7f7 f9fa 	bl	80001e0 <memchr>
 8008dec:	9b04      	ldr	r3, [sp, #16]
 8008dee:	b9d0      	cbnz	r0, 8008e26 <_svfiprintf_r+0xda>
 8008df0:	06d9      	lsls	r1, r3, #27
 8008df2:	bf44      	itt	mi
 8008df4:	2220      	movmi	r2, #32
 8008df6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008dfa:	071a      	lsls	r2, r3, #28
 8008dfc:	bf44      	itt	mi
 8008dfe:	222b      	movmi	r2, #43	; 0x2b
 8008e00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008e04:	782a      	ldrb	r2, [r5, #0]
 8008e06:	2a2a      	cmp	r2, #42	; 0x2a
 8008e08:	d015      	beq.n	8008e36 <_svfiprintf_r+0xea>
 8008e0a:	9a07      	ldr	r2, [sp, #28]
 8008e0c:	462f      	mov	r7, r5
 8008e0e:	2000      	movs	r0, #0
 8008e10:	250a      	movs	r5, #10
 8008e12:	4639      	mov	r1, r7
 8008e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e18:	3b30      	subs	r3, #48	; 0x30
 8008e1a:	2b09      	cmp	r3, #9
 8008e1c:	d94d      	bls.n	8008eba <_svfiprintf_r+0x16e>
 8008e1e:	b1b8      	cbz	r0, 8008e50 <_svfiprintf_r+0x104>
 8008e20:	e00f      	b.n	8008e42 <_svfiprintf_r+0xf6>
 8008e22:	462f      	mov	r7, r5
 8008e24:	e7b8      	b.n	8008d98 <_svfiprintf_r+0x4c>
 8008e26:	4a40      	ldr	r2, [pc, #256]	; (8008f28 <_svfiprintf_r+0x1dc>)
 8008e28:	1a80      	subs	r0, r0, r2
 8008e2a:	fa0b f000 	lsl.w	r0, fp, r0
 8008e2e:	4318      	orrs	r0, r3
 8008e30:	9004      	str	r0, [sp, #16]
 8008e32:	463d      	mov	r5, r7
 8008e34:	e7d3      	b.n	8008dde <_svfiprintf_r+0x92>
 8008e36:	9a03      	ldr	r2, [sp, #12]
 8008e38:	1d11      	adds	r1, r2, #4
 8008e3a:	6812      	ldr	r2, [r2, #0]
 8008e3c:	9103      	str	r1, [sp, #12]
 8008e3e:	2a00      	cmp	r2, #0
 8008e40:	db01      	blt.n	8008e46 <_svfiprintf_r+0xfa>
 8008e42:	9207      	str	r2, [sp, #28]
 8008e44:	e004      	b.n	8008e50 <_svfiprintf_r+0x104>
 8008e46:	4252      	negs	r2, r2
 8008e48:	f043 0302 	orr.w	r3, r3, #2
 8008e4c:	9207      	str	r2, [sp, #28]
 8008e4e:	9304      	str	r3, [sp, #16]
 8008e50:	783b      	ldrb	r3, [r7, #0]
 8008e52:	2b2e      	cmp	r3, #46	; 0x2e
 8008e54:	d10c      	bne.n	8008e70 <_svfiprintf_r+0x124>
 8008e56:	787b      	ldrb	r3, [r7, #1]
 8008e58:	2b2a      	cmp	r3, #42	; 0x2a
 8008e5a:	d133      	bne.n	8008ec4 <_svfiprintf_r+0x178>
 8008e5c:	9b03      	ldr	r3, [sp, #12]
 8008e5e:	1d1a      	adds	r2, r3, #4
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	9203      	str	r2, [sp, #12]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	bfb8      	it	lt
 8008e68:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e6c:	3702      	adds	r7, #2
 8008e6e:	9305      	str	r3, [sp, #20]
 8008e70:	4d2e      	ldr	r5, [pc, #184]	; (8008f2c <_svfiprintf_r+0x1e0>)
 8008e72:	7839      	ldrb	r1, [r7, #0]
 8008e74:	2203      	movs	r2, #3
 8008e76:	4628      	mov	r0, r5
 8008e78:	f7f7 f9b2 	bl	80001e0 <memchr>
 8008e7c:	b138      	cbz	r0, 8008e8e <_svfiprintf_r+0x142>
 8008e7e:	2340      	movs	r3, #64	; 0x40
 8008e80:	1b40      	subs	r0, r0, r5
 8008e82:	fa03 f000 	lsl.w	r0, r3, r0
 8008e86:	9b04      	ldr	r3, [sp, #16]
 8008e88:	4303      	orrs	r3, r0
 8008e8a:	3701      	adds	r7, #1
 8008e8c:	9304      	str	r3, [sp, #16]
 8008e8e:	7839      	ldrb	r1, [r7, #0]
 8008e90:	4827      	ldr	r0, [pc, #156]	; (8008f30 <_svfiprintf_r+0x1e4>)
 8008e92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e96:	2206      	movs	r2, #6
 8008e98:	1c7e      	adds	r6, r7, #1
 8008e9a:	f7f7 f9a1 	bl	80001e0 <memchr>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d038      	beq.n	8008f14 <_svfiprintf_r+0x1c8>
 8008ea2:	4b24      	ldr	r3, [pc, #144]	; (8008f34 <_svfiprintf_r+0x1e8>)
 8008ea4:	bb13      	cbnz	r3, 8008eec <_svfiprintf_r+0x1a0>
 8008ea6:	9b03      	ldr	r3, [sp, #12]
 8008ea8:	3307      	adds	r3, #7
 8008eaa:	f023 0307 	bic.w	r3, r3, #7
 8008eae:	3308      	adds	r3, #8
 8008eb0:	9303      	str	r3, [sp, #12]
 8008eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eb4:	444b      	add	r3, r9
 8008eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb8:	e76d      	b.n	8008d96 <_svfiprintf_r+0x4a>
 8008eba:	fb05 3202 	mla	r2, r5, r2, r3
 8008ebe:	2001      	movs	r0, #1
 8008ec0:	460f      	mov	r7, r1
 8008ec2:	e7a6      	b.n	8008e12 <_svfiprintf_r+0xc6>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	3701      	adds	r7, #1
 8008ec8:	9305      	str	r3, [sp, #20]
 8008eca:	4619      	mov	r1, r3
 8008ecc:	250a      	movs	r5, #10
 8008ece:	4638      	mov	r0, r7
 8008ed0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ed4:	3a30      	subs	r2, #48	; 0x30
 8008ed6:	2a09      	cmp	r2, #9
 8008ed8:	d903      	bls.n	8008ee2 <_svfiprintf_r+0x196>
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d0c8      	beq.n	8008e70 <_svfiprintf_r+0x124>
 8008ede:	9105      	str	r1, [sp, #20]
 8008ee0:	e7c6      	b.n	8008e70 <_svfiprintf_r+0x124>
 8008ee2:	fb05 2101 	mla	r1, r5, r1, r2
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	4607      	mov	r7, r0
 8008eea:	e7f0      	b.n	8008ece <_svfiprintf_r+0x182>
 8008eec:	ab03      	add	r3, sp, #12
 8008eee:	9300      	str	r3, [sp, #0]
 8008ef0:	4622      	mov	r2, r4
 8008ef2:	4b11      	ldr	r3, [pc, #68]	; (8008f38 <_svfiprintf_r+0x1ec>)
 8008ef4:	a904      	add	r1, sp, #16
 8008ef6:	4640      	mov	r0, r8
 8008ef8:	f7fd fdd4 	bl	8006aa4 <_printf_float>
 8008efc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008f00:	4681      	mov	r9, r0
 8008f02:	d1d6      	bne.n	8008eb2 <_svfiprintf_r+0x166>
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	065b      	lsls	r3, r3, #25
 8008f08:	f53f af35 	bmi.w	8008d76 <_svfiprintf_r+0x2a>
 8008f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f0e:	b01d      	add	sp, #116	; 0x74
 8008f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f14:	ab03      	add	r3, sp, #12
 8008f16:	9300      	str	r3, [sp, #0]
 8008f18:	4622      	mov	r2, r4
 8008f1a:	4b07      	ldr	r3, [pc, #28]	; (8008f38 <_svfiprintf_r+0x1ec>)
 8008f1c:	a904      	add	r1, sp, #16
 8008f1e:	4640      	mov	r0, r8
 8008f20:	f7fe f876 	bl	8007010 <_printf_i>
 8008f24:	e7ea      	b.n	8008efc <_svfiprintf_r+0x1b0>
 8008f26:	bf00      	nop
 8008f28:	080096cc 	.word	0x080096cc
 8008f2c:	080096d2 	.word	0x080096d2
 8008f30:	080096d6 	.word	0x080096d6
 8008f34:	08006aa5 	.word	0x08006aa5
 8008f38:	08008c99 	.word	0x08008c99

08008f3c <__sfputc_r>:
 8008f3c:	6893      	ldr	r3, [r2, #8]
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	b410      	push	{r4}
 8008f44:	6093      	str	r3, [r2, #8]
 8008f46:	da08      	bge.n	8008f5a <__sfputc_r+0x1e>
 8008f48:	6994      	ldr	r4, [r2, #24]
 8008f4a:	42a3      	cmp	r3, r4
 8008f4c:	db01      	blt.n	8008f52 <__sfputc_r+0x16>
 8008f4e:	290a      	cmp	r1, #10
 8008f50:	d103      	bne.n	8008f5a <__sfputc_r+0x1e>
 8008f52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f56:	f7fe ba09 	b.w	800736c <__swbuf_r>
 8008f5a:	6813      	ldr	r3, [r2, #0]
 8008f5c:	1c58      	adds	r0, r3, #1
 8008f5e:	6010      	str	r0, [r2, #0]
 8008f60:	7019      	strb	r1, [r3, #0]
 8008f62:	4608      	mov	r0, r1
 8008f64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f68:	4770      	bx	lr

08008f6a <__sfputs_r>:
 8008f6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	460f      	mov	r7, r1
 8008f70:	4614      	mov	r4, r2
 8008f72:	18d5      	adds	r5, r2, r3
 8008f74:	42ac      	cmp	r4, r5
 8008f76:	d101      	bne.n	8008f7c <__sfputs_r+0x12>
 8008f78:	2000      	movs	r0, #0
 8008f7a:	e007      	b.n	8008f8c <__sfputs_r+0x22>
 8008f7c:	463a      	mov	r2, r7
 8008f7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f82:	4630      	mov	r0, r6
 8008f84:	f7ff ffda 	bl	8008f3c <__sfputc_r>
 8008f88:	1c43      	adds	r3, r0, #1
 8008f8a:	d1f3      	bne.n	8008f74 <__sfputs_r+0xa>
 8008f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f90 <_vfiprintf_r>:
 8008f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f94:	460c      	mov	r4, r1
 8008f96:	b09d      	sub	sp, #116	; 0x74
 8008f98:	4617      	mov	r7, r2
 8008f9a:	461d      	mov	r5, r3
 8008f9c:	4606      	mov	r6, r0
 8008f9e:	b118      	cbz	r0, 8008fa8 <_vfiprintf_r+0x18>
 8008fa0:	6983      	ldr	r3, [r0, #24]
 8008fa2:	b90b      	cbnz	r3, 8008fa8 <_vfiprintf_r+0x18>
 8008fa4:	f7ff f9d8 	bl	8008358 <__sinit>
 8008fa8:	4b7c      	ldr	r3, [pc, #496]	; (800919c <_vfiprintf_r+0x20c>)
 8008faa:	429c      	cmp	r4, r3
 8008fac:	d158      	bne.n	8009060 <_vfiprintf_r+0xd0>
 8008fae:	6874      	ldr	r4, [r6, #4]
 8008fb0:	89a3      	ldrh	r3, [r4, #12]
 8008fb2:	0718      	lsls	r0, r3, #28
 8008fb4:	d55e      	bpl.n	8009074 <_vfiprintf_r+0xe4>
 8008fb6:	6923      	ldr	r3, [r4, #16]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d05b      	beq.n	8009074 <_vfiprintf_r+0xe4>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc0:	2320      	movs	r3, #32
 8008fc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fc6:	2330      	movs	r3, #48	; 0x30
 8008fc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fcc:	9503      	str	r5, [sp, #12]
 8008fce:	f04f 0b01 	mov.w	fp, #1
 8008fd2:	46b8      	mov	r8, r7
 8008fd4:	4645      	mov	r5, r8
 8008fd6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008fda:	b10b      	cbz	r3, 8008fe0 <_vfiprintf_r+0x50>
 8008fdc:	2b25      	cmp	r3, #37	; 0x25
 8008fde:	d154      	bne.n	800908a <_vfiprintf_r+0xfa>
 8008fe0:	ebb8 0a07 	subs.w	sl, r8, r7
 8008fe4:	d00b      	beq.n	8008ffe <_vfiprintf_r+0x6e>
 8008fe6:	4653      	mov	r3, sl
 8008fe8:	463a      	mov	r2, r7
 8008fea:	4621      	mov	r1, r4
 8008fec:	4630      	mov	r0, r6
 8008fee:	f7ff ffbc 	bl	8008f6a <__sfputs_r>
 8008ff2:	3001      	adds	r0, #1
 8008ff4:	f000 80c2 	beq.w	800917c <_vfiprintf_r+0x1ec>
 8008ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ffa:	4453      	add	r3, sl
 8008ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ffe:	f898 3000 	ldrb.w	r3, [r8]
 8009002:	2b00      	cmp	r3, #0
 8009004:	f000 80ba 	beq.w	800917c <_vfiprintf_r+0x1ec>
 8009008:	2300      	movs	r3, #0
 800900a:	f04f 32ff 	mov.w	r2, #4294967295
 800900e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009012:	9304      	str	r3, [sp, #16]
 8009014:	9307      	str	r3, [sp, #28]
 8009016:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800901a:	931a      	str	r3, [sp, #104]	; 0x68
 800901c:	46a8      	mov	r8, r5
 800901e:	2205      	movs	r2, #5
 8009020:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009024:	485e      	ldr	r0, [pc, #376]	; (80091a0 <_vfiprintf_r+0x210>)
 8009026:	f7f7 f8db 	bl	80001e0 <memchr>
 800902a:	9b04      	ldr	r3, [sp, #16]
 800902c:	bb78      	cbnz	r0, 800908e <_vfiprintf_r+0xfe>
 800902e:	06d9      	lsls	r1, r3, #27
 8009030:	bf44      	itt	mi
 8009032:	2220      	movmi	r2, #32
 8009034:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009038:	071a      	lsls	r2, r3, #28
 800903a:	bf44      	itt	mi
 800903c:	222b      	movmi	r2, #43	; 0x2b
 800903e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009042:	782a      	ldrb	r2, [r5, #0]
 8009044:	2a2a      	cmp	r2, #42	; 0x2a
 8009046:	d02a      	beq.n	800909e <_vfiprintf_r+0x10e>
 8009048:	9a07      	ldr	r2, [sp, #28]
 800904a:	46a8      	mov	r8, r5
 800904c:	2000      	movs	r0, #0
 800904e:	250a      	movs	r5, #10
 8009050:	4641      	mov	r1, r8
 8009052:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009056:	3b30      	subs	r3, #48	; 0x30
 8009058:	2b09      	cmp	r3, #9
 800905a:	d969      	bls.n	8009130 <_vfiprintf_r+0x1a0>
 800905c:	b360      	cbz	r0, 80090b8 <_vfiprintf_r+0x128>
 800905e:	e024      	b.n	80090aa <_vfiprintf_r+0x11a>
 8009060:	4b50      	ldr	r3, [pc, #320]	; (80091a4 <_vfiprintf_r+0x214>)
 8009062:	429c      	cmp	r4, r3
 8009064:	d101      	bne.n	800906a <_vfiprintf_r+0xda>
 8009066:	68b4      	ldr	r4, [r6, #8]
 8009068:	e7a2      	b.n	8008fb0 <_vfiprintf_r+0x20>
 800906a:	4b4f      	ldr	r3, [pc, #316]	; (80091a8 <_vfiprintf_r+0x218>)
 800906c:	429c      	cmp	r4, r3
 800906e:	bf08      	it	eq
 8009070:	68f4      	ldreq	r4, [r6, #12]
 8009072:	e79d      	b.n	8008fb0 <_vfiprintf_r+0x20>
 8009074:	4621      	mov	r1, r4
 8009076:	4630      	mov	r0, r6
 8009078:	f7fe f9ca 	bl	8007410 <__swsetup_r>
 800907c:	2800      	cmp	r0, #0
 800907e:	d09d      	beq.n	8008fbc <_vfiprintf_r+0x2c>
 8009080:	f04f 30ff 	mov.w	r0, #4294967295
 8009084:	b01d      	add	sp, #116	; 0x74
 8009086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800908a:	46a8      	mov	r8, r5
 800908c:	e7a2      	b.n	8008fd4 <_vfiprintf_r+0x44>
 800908e:	4a44      	ldr	r2, [pc, #272]	; (80091a0 <_vfiprintf_r+0x210>)
 8009090:	1a80      	subs	r0, r0, r2
 8009092:	fa0b f000 	lsl.w	r0, fp, r0
 8009096:	4318      	orrs	r0, r3
 8009098:	9004      	str	r0, [sp, #16]
 800909a:	4645      	mov	r5, r8
 800909c:	e7be      	b.n	800901c <_vfiprintf_r+0x8c>
 800909e:	9a03      	ldr	r2, [sp, #12]
 80090a0:	1d11      	adds	r1, r2, #4
 80090a2:	6812      	ldr	r2, [r2, #0]
 80090a4:	9103      	str	r1, [sp, #12]
 80090a6:	2a00      	cmp	r2, #0
 80090a8:	db01      	blt.n	80090ae <_vfiprintf_r+0x11e>
 80090aa:	9207      	str	r2, [sp, #28]
 80090ac:	e004      	b.n	80090b8 <_vfiprintf_r+0x128>
 80090ae:	4252      	negs	r2, r2
 80090b0:	f043 0302 	orr.w	r3, r3, #2
 80090b4:	9207      	str	r2, [sp, #28]
 80090b6:	9304      	str	r3, [sp, #16]
 80090b8:	f898 3000 	ldrb.w	r3, [r8]
 80090bc:	2b2e      	cmp	r3, #46	; 0x2e
 80090be:	d10e      	bne.n	80090de <_vfiprintf_r+0x14e>
 80090c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80090c4:	2b2a      	cmp	r3, #42	; 0x2a
 80090c6:	d138      	bne.n	800913a <_vfiprintf_r+0x1aa>
 80090c8:	9b03      	ldr	r3, [sp, #12]
 80090ca:	1d1a      	adds	r2, r3, #4
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	9203      	str	r2, [sp, #12]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	bfb8      	it	lt
 80090d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80090d8:	f108 0802 	add.w	r8, r8, #2
 80090dc:	9305      	str	r3, [sp, #20]
 80090de:	4d33      	ldr	r5, [pc, #204]	; (80091ac <_vfiprintf_r+0x21c>)
 80090e0:	f898 1000 	ldrb.w	r1, [r8]
 80090e4:	2203      	movs	r2, #3
 80090e6:	4628      	mov	r0, r5
 80090e8:	f7f7 f87a 	bl	80001e0 <memchr>
 80090ec:	b140      	cbz	r0, 8009100 <_vfiprintf_r+0x170>
 80090ee:	2340      	movs	r3, #64	; 0x40
 80090f0:	1b40      	subs	r0, r0, r5
 80090f2:	fa03 f000 	lsl.w	r0, r3, r0
 80090f6:	9b04      	ldr	r3, [sp, #16]
 80090f8:	4303      	orrs	r3, r0
 80090fa:	f108 0801 	add.w	r8, r8, #1
 80090fe:	9304      	str	r3, [sp, #16]
 8009100:	f898 1000 	ldrb.w	r1, [r8]
 8009104:	482a      	ldr	r0, [pc, #168]	; (80091b0 <_vfiprintf_r+0x220>)
 8009106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800910a:	2206      	movs	r2, #6
 800910c:	f108 0701 	add.w	r7, r8, #1
 8009110:	f7f7 f866 	bl	80001e0 <memchr>
 8009114:	2800      	cmp	r0, #0
 8009116:	d037      	beq.n	8009188 <_vfiprintf_r+0x1f8>
 8009118:	4b26      	ldr	r3, [pc, #152]	; (80091b4 <_vfiprintf_r+0x224>)
 800911a:	bb1b      	cbnz	r3, 8009164 <_vfiprintf_r+0x1d4>
 800911c:	9b03      	ldr	r3, [sp, #12]
 800911e:	3307      	adds	r3, #7
 8009120:	f023 0307 	bic.w	r3, r3, #7
 8009124:	3308      	adds	r3, #8
 8009126:	9303      	str	r3, [sp, #12]
 8009128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800912a:	444b      	add	r3, r9
 800912c:	9309      	str	r3, [sp, #36]	; 0x24
 800912e:	e750      	b.n	8008fd2 <_vfiprintf_r+0x42>
 8009130:	fb05 3202 	mla	r2, r5, r2, r3
 8009134:	2001      	movs	r0, #1
 8009136:	4688      	mov	r8, r1
 8009138:	e78a      	b.n	8009050 <_vfiprintf_r+0xc0>
 800913a:	2300      	movs	r3, #0
 800913c:	f108 0801 	add.w	r8, r8, #1
 8009140:	9305      	str	r3, [sp, #20]
 8009142:	4619      	mov	r1, r3
 8009144:	250a      	movs	r5, #10
 8009146:	4640      	mov	r0, r8
 8009148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800914c:	3a30      	subs	r2, #48	; 0x30
 800914e:	2a09      	cmp	r2, #9
 8009150:	d903      	bls.n	800915a <_vfiprintf_r+0x1ca>
 8009152:	2b00      	cmp	r3, #0
 8009154:	d0c3      	beq.n	80090de <_vfiprintf_r+0x14e>
 8009156:	9105      	str	r1, [sp, #20]
 8009158:	e7c1      	b.n	80090de <_vfiprintf_r+0x14e>
 800915a:	fb05 2101 	mla	r1, r5, r1, r2
 800915e:	2301      	movs	r3, #1
 8009160:	4680      	mov	r8, r0
 8009162:	e7f0      	b.n	8009146 <_vfiprintf_r+0x1b6>
 8009164:	ab03      	add	r3, sp, #12
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	4622      	mov	r2, r4
 800916a:	4b13      	ldr	r3, [pc, #76]	; (80091b8 <_vfiprintf_r+0x228>)
 800916c:	a904      	add	r1, sp, #16
 800916e:	4630      	mov	r0, r6
 8009170:	f7fd fc98 	bl	8006aa4 <_printf_float>
 8009174:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009178:	4681      	mov	r9, r0
 800917a:	d1d5      	bne.n	8009128 <_vfiprintf_r+0x198>
 800917c:	89a3      	ldrh	r3, [r4, #12]
 800917e:	065b      	lsls	r3, r3, #25
 8009180:	f53f af7e 	bmi.w	8009080 <_vfiprintf_r+0xf0>
 8009184:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009186:	e77d      	b.n	8009084 <_vfiprintf_r+0xf4>
 8009188:	ab03      	add	r3, sp, #12
 800918a:	9300      	str	r3, [sp, #0]
 800918c:	4622      	mov	r2, r4
 800918e:	4b0a      	ldr	r3, [pc, #40]	; (80091b8 <_vfiprintf_r+0x228>)
 8009190:	a904      	add	r1, sp, #16
 8009192:	4630      	mov	r0, r6
 8009194:	f7fd ff3c 	bl	8007010 <_printf_i>
 8009198:	e7ec      	b.n	8009174 <_vfiprintf_r+0x1e4>
 800919a:	bf00      	nop
 800919c:	0800958c 	.word	0x0800958c
 80091a0:	080096cc 	.word	0x080096cc
 80091a4:	080095ac 	.word	0x080095ac
 80091a8:	0800956c 	.word	0x0800956c
 80091ac:	080096d2 	.word	0x080096d2
 80091b0:	080096d6 	.word	0x080096d6
 80091b4:	08006aa5 	.word	0x08006aa5
 80091b8:	08008f6b 	.word	0x08008f6b

080091bc <_sbrk_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4c06      	ldr	r4, [pc, #24]	; (80091d8 <_sbrk_r+0x1c>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	4605      	mov	r5, r0
 80091c4:	4608      	mov	r0, r1
 80091c6:	6023      	str	r3, [r4, #0]
 80091c8:	f7f8 fafc 	bl	80017c4 <_sbrk>
 80091cc:	1c43      	adds	r3, r0, #1
 80091ce:	d102      	bne.n	80091d6 <_sbrk_r+0x1a>
 80091d0:	6823      	ldr	r3, [r4, #0]
 80091d2:	b103      	cbz	r3, 80091d6 <_sbrk_r+0x1a>
 80091d4:	602b      	str	r3, [r5, #0]
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
 80091d8:	20000bf0 	.word	0x20000bf0

080091dc <__sread>:
 80091dc:	b510      	push	{r4, lr}
 80091de:	460c      	mov	r4, r1
 80091e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091e4:	f000 f8e8 	bl	80093b8 <_read_r>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	bfab      	itete	ge
 80091ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091ee:	89a3      	ldrhlt	r3, [r4, #12]
 80091f0:	181b      	addge	r3, r3, r0
 80091f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091f6:	bfac      	ite	ge
 80091f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80091fa:	81a3      	strhlt	r3, [r4, #12]
 80091fc:	bd10      	pop	{r4, pc}

080091fe <__swrite>:
 80091fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009202:	461f      	mov	r7, r3
 8009204:	898b      	ldrh	r3, [r1, #12]
 8009206:	05db      	lsls	r3, r3, #23
 8009208:	4605      	mov	r5, r0
 800920a:	460c      	mov	r4, r1
 800920c:	4616      	mov	r6, r2
 800920e:	d505      	bpl.n	800921c <__swrite+0x1e>
 8009210:	2302      	movs	r3, #2
 8009212:	2200      	movs	r2, #0
 8009214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009218:	f000 f868 	bl	80092ec <_lseek_r>
 800921c:	89a3      	ldrh	r3, [r4, #12]
 800921e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009222:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009226:	81a3      	strh	r3, [r4, #12]
 8009228:	4632      	mov	r2, r6
 800922a:	463b      	mov	r3, r7
 800922c:	4628      	mov	r0, r5
 800922e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009232:	f000 b817 	b.w	8009264 <_write_r>

08009236 <__sseek>:
 8009236:	b510      	push	{r4, lr}
 8009238:	460c      	mov	r4, r1
 800923a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800923e:	f000 f855 	bl	80092ec <_lseek_r>
 8009242:	1c43      	adds	r3, r0, #1
 8009244:	89a3      	ldrh	r3, [r4, #12]
 8009246:	bf15      	itete	ne
 8009248:	6560      	strne	r0, [r4, #84]	; 0x54
 800924a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800924e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009252:	81a3      	strheq	r3, [r4, #12]
 8009254:	bf18      	it	ne
 8009256:	81a3      	strhne	r3, [r4, #12]
 8009258:	bd10      	pop	{r4, pc}

0800925a <__sclose>:
 800925a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800925e:	f000 b813 	b.w	8009288 <_close_r>
	...

08009264 <_write_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	4c07      	ldr	r4, [pc, #28]	; (8009284 <_write_r+0x20>)
 8009268:	4605      	mov	r5, r0
 800926a:	4608      	mov	r0, r1
 800926c:	4611      	mov	r1, r2
 800926e:	2200      	movs	r2, #0
 8009270:	6022      	str	r2, [r4, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	f7f8 fa55 	bl	8001722 <_write>
 8009278:	1c43      	adds	r3, r0, #1
 800927a:	d102      	bne.n	8009282 <_write_r+0x1e>
 800927c:	6823      	ldr	r3, [r4, #0]
 800927e:	b103      	cbz	r3, 8009282 <_write_r+0x1e>
 8009280:	602b      	str	r3, [r5, #0]
 8009282:	bd38      	pop	{r3, r4, r5, pc}
 8009284:	20000bf0 	.word	0x20000bf0

08009288 <_close_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4c06      	ldr	r4, [pc, #24]	; (80092a4 <_close_r+0x1c>)
 800928c:	2300      	movs	r3, #0
 800928e:	4605      	mov	r5, r0
 8009290:	4608      	mov	r0, r1
 8009292:	6023      	str	r3, [r4, #0]
 8009294:	f7f8 fa61 	bl	800175a <_close>
 8009298:	1c43      	adds	r3, r0, #1
 800929a:	d102      	bne.n	80092a2 <_close_r+0x1a>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	b103      	cbz	r3, 80092a2 <_close_r+0x1a>
 80092a0:	602b      	str	r3, [r5, #0]
 80092a2:	bd38      	pop	{r3, r4, r5, pc}
 80092a4:	20000bf0 	.word	0x20000bf0

080092a8 <_fstat_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4c07      	ldr	r4, [pc, #28]	; (80092c8 <_fstat_r+0x20>)
 80092ac:	2300      	movs	r3, #0
 80092ae:	4605      	mov	r5, r0
 80092b0:	4608      	mov	r0, r1
 80092b2:	4611      	mov	r1, r2
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	f7f8 fa5c 	bl	8001772 <_fstat>
 80092ba:	1c43      	adds	r3, r0, #1
 80092bc:	d102      	bne.n	80092c4 <_fstat_r+0x1c>
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	b103      	cbz	r3, 80092c4 <_fstat_r+0x1c>
 80092c2:	602b      	str	r3, [r5, #0]
 80092c4:	bd38      	pop	{r3, r4, r5, pc}
 80092c6:	bf00      	nop
 80092c8:	20000bf0 	.word	0x20000bf0

080092cc <_isatty_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	4c06      	ldr	r4, [pc, #24]	; (80092e8 <_isatty_r+0x1c>)
 80092d0:	2300      	movs	r3, #0
 80092d2:	4605      	mov	r5, r0
 80092d4:	4608      	mov	r0, r1
 80092d6:	6023      	str	r3, [r4, #0]
 80092d8:	f7f8 fa5b 	bl	8001792 <_isatty>
 80092dc:	1c43      	adds	r3, r0, #1
 80092de:	d102      	bne.n	80092e6 <_isatty_r+0x1a>
 80092e0:	6823      	ldr	r3, [r4, #0]
 80092e2:	b103      	cbz	r3, 80092e6 <_isatty_r+0x1a>
 80092e4:	602b      	str	r3, [r5, #0]
 80092e6:	bd38      	pop	{r3, r4, r5, pc}
 80092e8:	20000bf0 	.word	0x20000bf0

080092ec <_lseek_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4c07      	ldr	r4, [pc, #28]	; (800930c <_lseek_r+0x20>)
 80092f0:	4605      	mov	r5, r0
 80092f2:	4608      	mov	r0, r1
 80092f4:	4611      	mov	r1, r2
 80092f6:	2200      	movs	r2, #0
 80092f8:	6022      	str	r2, [r4, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	f7f8 fa54 	bl	80017a8 <_lseek>
 8009300:	1c43      	adds	r3, r0, #1
 8009302:	d102      	bne.n	800930a <_lseek_r+0x1e>
 8009304:	6823      	ldr	r3, [r4, #0]
 8009306:	b103      	cbz	r3, 800930a <_lseek_r+0x1e>
 8009308:	602b      	str	r3, [r5, #0]
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	20000bf0 	.word	0x20000bf0

08009310 <__ascii_mbtowc>:
 8009310:	b082      	sub	sp, #8
 8009312:	b901      	cbnz	r1, 8009316 <__ascii_mbtowc+0x6>
 8009314:	a901      	add	r1, sp, #4
 8009316:	b142      	cbz	r2, 800932a <__ascii_mbtowc+0x1a>
 8009318:	b14b      	cbz	r3, 800932e <__ascii_mbtowc+0x1e>
 800931a:	7813      	ldrb	r3, [r2, #0]
 800931c:	600b      	str	r3, [r1, #0]
 800931e:	7812      	ldrb	r2, [r2, #0]
 8009320:	1c10      	adds	r0, r2, #0
 8009322:	bf18      	it	ne
 8009324:	2001      	movne	r0, #1
 8009326:	b002      	add	sp, #8
 8009328:	4770      	bx	lr
 800932a:	4610      	mov	r0, r2
 800932c:	e7fb      	b.n	8009326 <__ascii_mbtowc+0x16>
 800932e:	f06f 0001 	mvn.w	r0, #1
 8009332:	e7f8      	b.n	8009326 <__ascii_mbtowc+0x16>

08009334 <memmove>:
 8009334:	4288      	cmp	r0, r1
 8009336:	b510      	push	{r4, lr}
 8009338:	eb01 0302 	add.w	r3, r1, r2
 800933c:	d807      	bhi.n	800934e <memmove+0x1a>
 800933e:	1e42      	subs	r2, r0, #1
 8009340:	4299      	cmp	r1, r3
 8009342:	d00a      	beq.n	800935a <memmove+0x26>
 8009344:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009348:	f802 4f01 	strb.w	r4, [r2, #1]!
 800934c:	e7f8      	b.n	8009340 <memmove+0xc>
 800934e:	4283      	cmp	r3, r0
 8009350:	d9f5      	bls.n	800933e <memmove+0xa>
 8009352:	1881      	adds	r1, r0, r2
 8009354:	1ad2      	subs	r2, r2, r3
 8009356:	42d3      	cmn	r3, r2
 8009358:	d100      	bne.n	800935c <memmove+0x28>
 800935a:	bd10      	pop	{r4, pc}
 800935c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009360:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009364:	e7f7      	b.n	8009356 <memmove+0x22>

08009366 <__malloc_lock>:
 8009366:	4770      	bx	lr

08009368 <__malloc_unlock>:
 8009368:	4770      	bx	lr

0800936a <_realloc_r>:
 800936a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936c:	4607      	mov	r7, r0
 800936e:	4614      	mov	r4, r2
 8009370:	460e      	mov	r6, r1
 8009372:	b921      	cbnz	r1, 800937e <_realloc_r+0x14>
 8009374:	4611      	mov	r1, r2
 8009376:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800937a:	f7ff bc33 	b.w	8008be4 <_malloc_r>
 800937e:	b922      	cbnz	r2, 800938a <_realloc_r+0x20>
 8009380:	f7ff fbe2 	bl	8008b48 <_free_r>
 8009384:	4625      	mov	r5, r4
 8009386:	4628      	mov	r0, r5
 8009388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800938a:	f000 f834 	bl	80093f6 <_malloc_usable_size_r>
 800938e:	42a0      	cmp	r0, r4
 8009390:	d20f      	bcs.n	80093b2 <_realloc_r+0x48>
 8009392:	4621      	mov	r1, r4
 8009394:	4638      	mov	r0, r7
 8009396:	f7ff fc25 	bl	8008be4 <_malloc_r>
 800939a:	4605      	mov	r5, r0
 800939c:	2800      	cmp	r0, #0
 800939e:	d0f2      	beq.n	8009386 <_realloc_r+0x1c>
 80093a0:	4631      	mov	r1, r6
 80093a2:	4622      	mov	r2, r4
 80093a4:	f7ff f8dc 	bl	8008560 <memcpy>
 80093a8:	4631      	mov	r1, r6
 80093aa:	4638      	mov	r0, r7
 80093ac:	f7ff fbcc 	bl	8008b48 <_free_r>
 80093b0:	e7e9      	b.n	8009386 <_realloc_r+0x1c>
 80093b2:	4635      	mov	r5, r6
 80093b4:	e7e7      	b.n	8009386 <_realloc_r+0x1c>
	...

080093b8 <_read_r>:
 80093b8:	b538      	push	{r3, r4, r5, lr}
 80093ba:	4c07      	ldr	r4, [pc, #28]	; (80093d8 <_read_r+0x20>)
 80093bc:	4605      	mov	r5, r0
 80093be:	4608      	mov	r0, r1
 80093c0:	4611      	mov	r1, r2
 80093c2:	2200      	movs	r2, #0
 80093c4:	6022      	str	r2, [r4, #0]
 80093c6:	461a      	mov	r2, r3
 80093c8:	f7f8 f98e 	bl	80016e8 <_read>
 80093cc:	1c43      	adds	r3, r0, #1
 80093ce:	d102      	bne.n	80093d6 <_read_r+0x1e>
 80093d0:	6823      	ldr	r3, [r4, #0]
 80093d2:	b103      	cbz	r3, 80093d6 <_read_r+0x1e>
 80093d4:	602b      	str	r3, [r5, #0]
 80093d6:	bd38      	pop	{r3, r4, r5, pc}
 80093d8:	20000bf0 	.word	0x20000bf0

080093dc <__ascii_wctomb>:
 80093dc:	b149      	cbz	r1, 80093f2 <__ascii_wctomb+0x16>
 80093de:	2aff      	cmp	r2, #255	; 0xff
 80093e0:	bf85      	ittet	hi
 80093e2:	238a      	movhi	r3, #138	; 0x8a
 80093e4:	6003      	strhi	r3, [r0, #0]
 80093e6:	700a      	strbls	r2, [r1, #0]
 80093e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80093ec:	bf98      	it	ls
 80093ee:	2001      	movls	r0, #1
 80093f0:	4770      	bx	lr
 80093f2:	4608      	mov	r0, r1
 80093f4:	4770      	bx	lr

080093f6 <_malloc_usable_size_r>:
 80093f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093fa:	1f18      	subs	r0, r3, #4
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	bfbc      	itt	lt
 8009400:	580b      	ldrlt	r3, [r1, r0]
 8009402:	18c0      	addlt	r0, r0, r3
 8009404:	4770      	bx	lr
	...

08009408 <_init>:
 8009408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940a:	bf00      	nop
 800940c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800940e:	bc08      	pop	{r3}
 8009410:	469e      	mov	lr, r3
 8009412:	4770      	bx	lr

08009414 <_fini>:
 8009414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009416:	bf00      	nop
 8009418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800941a:	bc08      	pop	{r3}
 800941c:	469e      	mov	lr, r3
 800941e:	4770      	bx	lr
