#list
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
inv_XTOP_ICKGEN0_IINV5
pin_map
#list
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
nand_XTOP_ISARFSM0_I1_I1
pin_map
#list
#list
A
A
#end
#list
B
B
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
tinv_XTOP_ISARFSM0_I1_I0
pin_map
#list
#list
EN
EN
#end
#list
ENB
ENB
#end
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
tinv_small
pin_map
#list
#list
EN
EN
#end
#list
ENB
ENB
#end
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
I1
#list
#prop_list
cell_name
nand_XTOP_ISARFSM0_I1_I1
lib_name
adc_sar_generated
params
#list
#end
name
I1
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
I8
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
I8
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
I0
#list
#prop_list
cell_name
tinv_XTOP_ISARFSM0_I1_I0
lib_name
adc_sar_generated
params
#list
#end
name
I0
term_mapping
#list
#end
#end
#end
#end
#list
I2
#list
#prop_list
cell_name
tinv_small
lib_name
adc_sar_generated
params
#list
#end
name
I2
term_mapping
#list
#end
#end
#end
#end
#list
I7
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
I7
term_mapping
#list
#end
#end
#end
#end
#list
I3
#list
#prop_list
cell_name
tinv_XTOP_ISARFSM0_I1_I0
lib_name
adc_sar_generated
params
#list
#end
name
I3
term_mapping
#list
#end
#end
#end
#end
#list
I4
#list
#prop_list
cell_name
nand_XTOP_ISARFSM0_I1_I1
lib_name
adc_sar_generated
params
#list
#end
name
I4
term_mapping
#list
#end
#end
#end
#end
#list
I5
#list
#prop_list
cell_name
tinv_small
lib_name
adc_sar_generated
params
#list
#end
name
I5
term_mapping
#list
#end
#end
#end
#end
#list
I6
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
I6
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
dff_rsth
pin_map
#list
#list
CLK
CLK
#end
#list
I
I
#end
#list
O
O
#end
#list
RST
RST
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
16
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
16
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
inv_XTOP_ICKGEN0_IINV8B
pin_map
#list
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
inv_XTOP_ICKGEN0_IINV8
pin_map
#list
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
inv
pin_map
#list
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
tinv
pin_map
#list
#list
EN
EN
#end
#list
ENB
ENB
#end
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
PIN0
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IINV0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV0
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
ITINV1
#list
#prop_list
cell_name
tinv
lib_name
adc_sar_generated
params
#list
#end
name
ITINV1
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
ITINV0
#list
#prop_list
cell_name
tinv
lib_name
adc_sar_generated
params
#list
#end
name
ITINV0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
mux2to1
pin_map
#list
#list
EN0
EN0
#end
#list
EN1
EN1
#end
#list
I0
I0
#end
#list
I1
I1
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
PIN0
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
IINVDB0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINVDA0
term_mapping
#list
#list
I
INT<1>
#end
#list
O
CKD1
#end
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
IINVSEL0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINVSEL0
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
IMUX0
#list
#prop_list
cell_name
mux2to1
lib_name
adc_sar_generated
params
#list
#end
name
IMUX0
term_mapping
#list
#end
#end
#end
#end
#list
IINVDA0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINVDA0
term_mapping
#list
#list
I
I
#end
#list
O
INT<1>
#end
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarclkdelayslice_compact
pin_map
#list
#list
I
I
#end
#list
O
O
#end
#list
SEL
SEL
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
IP5
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP5
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IP2
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IP3
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP3
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
IN2
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN2
term_mapping
#list
#end
#end
#end
#end
#list
IN3
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN3
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN7
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#list
IP4
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
1
#end
#list
w
4
#end
#end
name
IP4
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
oai22_skewed
pin_map
#list
#list
A
A
#end
#list
B
B
#end
#list
C
C
#end
#list
D
D
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
I4
#list
#prop_list
cell_name
noConn
lib_name
basic
params
#list
#end
name
I4
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
I5
#list
#prop_list
cell_name
noConn
lib_name
basic
params
#list
#end
name
I5
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
tie
pin_map
#list
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
I0
#list
#prop_list
cell_name
tinv
lib_name
adc_sar_generated
params
#list
#end
name
I0
term_mapping
#list
#end
#end
#end
#end
#list
I2
#list
#prop_list
cell_name
tinv_small
lib_name
adc_sar_generated
params
#list
#end
name
I2
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
I1
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
I1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
latch
pin_map
#list
#list
CLK
CLK
#end
#list
CLKB
CLKB
#end
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
ILATCH0
#list
#prop_list
cell_name
latch
lib_name
adc_sar_generated
params
#list
#end
name
ILATCH0
term_mapping
#list
#end
#end
#end
#end
#list
IINV1
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV1
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
IINV2
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
IINV2
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IINV0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarretslice
pin_map
#list
#list
CLK
CLK
#end
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
ICKBUF0
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
ICKBUF0
term_mapping
#list
#end
#end
#end
#end
#list
I0
#list
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I0
term_mapping
#list
#list
I
IN<0>
#end
#list
O
OUT<0>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I1
term_mapping
#list
#list
I
IN<1>
#end
#list
O
OUT<1>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I2
term_mapping
#list
#list
I
IN<2>
#end
#list
O
OUT<2>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I3
term_mapping
#list
#list
I
IN<3>
#end
#list
O
OUT<3>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I4
term_mapping
#list
#list
I
IN<4>
#end
#list
O
OUT<4>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I5
term_mapping
#list
#list
I
IN<5>
#end
#list
O
OUT<5>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I6
term_mapping
#list
#list
I
IN<6>
#end
#list
O
OUT<6>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I7
term_mapping
#list
#list
I
IN<7>
#end
#list
O
OUT<7>
#end
#end
#end
#prop_list
cell_name
sarretslice
lib_name
adc_sar_generated
params
#list
#end
name
I8
term_mapping
#list
#list
I
IN<8>
#end
#list
O
OUT<8>
#end
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
ICKBUF2
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
ICKBUF2
term_mapping
#list
#end
#end
#end
#end
#list
ICKBUF3
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV8
lib_name
adc_sar_generated
params
#list
#end
name
ICKBUF3
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
ICKBUF1
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV8
lib_name
adc_sar_generated
params
#list
#end
name
ICKBUF1
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarret_wckbuf
pin_map
#list
#list
CLK
CLK
#end
#list
CLKO
CLKO
#end
#list
IN<0>
IN<8:0>
#end
#list
OUT<0>
OUT<8:0>
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IP2
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IP2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
IN2
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarclkgen_core_static2
pin_map
#list
#list
DONE
DONE
#end
#list
PHI0
PHI0
#end
#list
RST
RST
#end
#list
UPB
UPB
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
nor
pin_map
#list
#list
A
A
#end
#list
B
B
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
INR0
#list
#prop_list
cell_name
nor
lib_name
adc_sar_generated
params
#list
#end
name
INR0
term_mapping
#list
#end
#end
#end
#end
#list
IINV0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV0
term_mapping
#list
#end
#end
#end
#end
#list
I0
#list
#prop_list
cell_name
sarclkdelayslice_compact
lib_name
adc_sar_generated
params
#list
#end
name
I0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
IMUX0
#list
#prop_list
cell_name
mux2to1
lib_name
adc_sar_generated
params
#list
#end
name
IMUX0
term_mapping
#list
#end
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN7
term_mapping
#list
#end
#end
#end
#end
#list
I1
#list
#prop_list
cell_name
sarclkdelayslice_compact
lib_name
adc_sar_generated
params
#list
#end
name
I1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarclkdelay_compact_dual
pin_map
#list
#list
ENB
ENB
#end
#list
I
I
#end
#list
O
O
#end
#list
SEL<2:0>
SEL<2:0>
#end
#list
SHORTB
SHORTB
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
nand
pin_map
#list
#list
A
A
#end
#list
B
B
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IINV1
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV1
term_mapping
#list
#end
#end
#end
#end
#list
IND0
#list
#prop_list
cell_name
nand
lib_name
adc_sar_generated
params
#list
#end
name
IND0
term_mapping
#list
#end
#end
#end
#end
#list
IINV8B
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV8B
lib_name
adc_sar_generated
params
#list
#end
name
IINV8B
term_mapping
#list
#end
#end
#end
#end
#list
PIN26
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN26
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN11
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN11
term_mapping
#list
#end
#end
#end
#end
#list
ICORE0
#list
#prop_list
cell_name
sarclkgen_core_static2
lib_name
adc_sar_generated
params
#list
#end
name
ICORE0
term_mapping
#list
#end
#end
#end
#end
#list
PIN24
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN24
term_mapping
#list
#end
#end
#end
#end
#list
PIN16
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN16
term_mapping
#list
#end
#end
#end
#end
#list
PIN12
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN12
term_mapping
#list
#end
#end
#end
#end
#list
PIN20
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN20
term_mapping
#list
#end
#end
#end
#end
#list
PIN9
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN9
term_mapping
#list
#end
#end
#end
#end
#list
IINV0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV0
term_mapping
#list
#end
#end
#end
#end
#list
PIN19
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN19
term_mapping
#list
#end
#end
#end
#end
#list
PIN17
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN17
term_mapping
#list
#end
#end
#end
#end
#list
IINV5
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
IINV5
term_mapping
#list
#end
#end
#end
#end
#list
IINV8C
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV8B
lib_name
adc_sar_generated
params
#list
#end
name
IINV8C
term_mapping
#list
#end
#end
#end
#end
#list
PIN18
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN18
term_mapping
#list
#end
#end
#end
#end
#list
PIN25
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN25
term_mapping
#list
#end
#end
#end
#end
#list
IINV8
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV8
lib_name
adc_sar_generated
params
#list
#end
name
IINV8
term_mapping
#list
#end
#end
#end
#end
#list
PIN23
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN23
term_mapping
#list
#end
#end
#end
#end
#list
IINV2
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV2
term_mapping
#list
#end
#end
#end
#end
#list
IINV7
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV7
term_mapping
#list
#end
#end
#end
#end
#list
IDLY0
#list
#prop_list
cell_name
sarclkdelay_compact_dual
lib_name
adc_sar_generated
params
#list
#end
name
IDLY0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarclkgen_static
pin_map
#list
#list
CLKO
CLKO
#end
#list
CLKOB
CLKOB
#end
#list
DONE
DONE
#end
#list
EXTSEL_CLK
EXTSEL_CLK
#end
#list
PHI0
PHI0
#end
#list
RST
RST
#end
#list
SAOM
SAOM
#end
#list
SAOP
SAOP
#end
#list
SEL<2:0>
SEL<2:0>
#end
#list
SHORTB
SHORTB
#end
#list
UP
UP
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
I0
#list
#prop_list
cell_name
tie
lib_name
adc_sar_generated
params
#list
#end
name
I0
term_mapping
#list
#end
#end
#end
#end
#list
I2
#list
#prop_list
cell_name
inv_XTOP_ICKGEN0_IINV5
lib_name
adc_sar_generated
params
#list
#end
name
I2
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
I1
#list
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
I3<0>
#list
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<0>
term_mapping
#list
#list
I
SB<1>
#end
#list
O
SB<0>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<1>
term_mapping
#list
#list
I
SB<2>
#end
#list
O
SB<1>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<2>
term_mapping
#list
#list
I
SB<3>
#end
#list
O
SB<2>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<3>
term_mapping
#list
#list
I
SB<4>
#end
#list
O
SB<3>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<4>
term_mapping
#list
#list
I
SB<5>
#end
#list
O
SB<4>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<5>
term_mapping
#list
#list
I
SB<6>
#end
#list
O
SB<5>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<6>
term_mapping
#list
#list
I
SB<7>
#end
#list
O
SB<6>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<7>
term_mapping
#list
#list
I
SB<8>
#end
#list
O
SB<7>
#end
#end
#end
#prop_list
cell_name
dff_rsth
lib_name
adc_sar_generated
params
#list
#end
name
I3<8>
term_mapping
#list
#list
I
TRIGB
#end
#list
O
SB<8>
#end
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarfsm
pin_map
#list
#list
CLK
CLK
#end
#list
RST
RST
#end
#list
RST_DLY
RST_DLY
#end
#list
SB<0>
SB<8:0>
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
I0
#list
#prop_list
cell_name
tinv
lib_name
adc_sar_generated
params
#list
#end
name
I0
term_mapping
#list
#end
#end
#end
#end
#list
I2
#list
#prop_list
cell_name
tinv_small
lib_name
adc_sar_generated
params
#list
#end
name
I2
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
I1
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
I1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
latch_2ck
pin_map
#list
#list
CLK
CLK
#end
#list
CLKB
CLKB
#end
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
inv_XTOP_ISARLOGIC0_ISL0_IBUF0
pin_map
#list
#list
I
I
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
IP0
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IP0
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN4
term_mapping
#list
#end
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN0
term_mapping
#list
#end
#end
#end
#end
#list
IP1
#list
#prop_list
cell_name
pmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IP1
term_mapping
#list
#end
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN1
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
nor_XTOP_ISARLOGIC0_ISL0_INR0
pin_map
#list
#list
A
A
#end
#list
B
B
#end
#list
O
O
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
inst_list
#list
#list
PIN16
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN16
term_mapping
#list
#end
#end
#end
#end
#list
PIN12
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN12
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN14
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN14
term_mapping
#list
#end
#end
#end
#end
#list
PIN11
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN11
term_mapping
#list
#end
#end
#end
#end
#list
IOAI0
#list
#prop_list
cell_name
oai22_skewed
lib_name
adc_sar_generated
params
#list
#end
name
IOAI0
term_mapping
#list
#end
#end
#end
#end
#list
PIN13
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN13
term_mapping
#list
#end
#end
#end
#end
#list
INR0
#list
#prop_list
cell_name
nor_XTOP_ISARLOGIC0_ISL0_INR0
lib_name
adc_sar_generated
params
#list
#end
name
INR0
term_mapping
#list
#end
#end
#end
#end
#list
IINV3
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV3
term_mapping
#list
#end
#end
#end
#end
#list
ILATCH0
#list
#prop_list
cell_name
latch_2ck
lib_name
adc_sar_generated
params
#list
#end
name
ILATCH0
term_mapping
#list
#end
#end
#end
#end
#list
IBUF1
#list
#prop_list
cell_name
inv_XTOP_ISARLOGIC0_ISL0_IBUF0
lib_name
adc_sar_generated
params
#list
#end
name
IBUF1
term_mapping
#list
#end
#end
#end
#end
#list
IINV2
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV2
term_mapping
#list
#end
#end
#end
#end
#list
IOAI1
#list
#prop_list
cell_name
oai22_skewed
lib_name
adc_sar_generated
params
#list
#end
name
IOAI1
term_mapping
#list
#end
#end
#end
#end
#list
IBUF0
#list
#prop_list
cell_name
inv_XTOP_ISARLOGIC0_ISL0_IBUF0
lib_name
adc_sar_generated
params
#list
#end
name
IBUF0
term_mapping
#list
#end
#end
#end
#end
#list
PIN9
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN9
term_mapping
#list
#end
#end
#end
#end
#list
IINV0
#list
#prop_list
cell_name
inv
lib_name
adc_sar_generated
params
#list
#end
name
IINV0
term_mapping
#list
#end
#end
#end
#end
#list
PIN15
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN15
term_mapping
#list
#end
#end
#end
#end
#list
PIN8
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN8
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarlogic_wret_v2
pin_map
#list
#list
RETO
RETO
#end
#list
RST
RST
#end
#list
SAOM
SAOM
#end
#list
SAOP
SAOP
#end
#list
SB
SB
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#list
ZM
ZM
#end
#list
ZMID
ZMID
#end
#list
ZP
ZP
#end
#end
#end
#prop_list
inst_list
#list
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
PIN12
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN12
term_mapping
#list
#end
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN3
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN11
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN11
term_mapping
#list
#end
#end
#end
#end
#list
PIN9
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN9
term_mapping
#list
#end
#end
#end
#end
#list
PIN13
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN13
term_mapping
#list
#end
#end
#end
#end
#list
ISL0
#list
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL0
term_mapping
#list
#list
RETO
RETO<0>
#end
#list
SB
SB<0>
#end
#list
ZM
ZM<0>
#end
#list
ZMID
ZMID<0>
#end
#list
ZP
ZP<0>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL1
term_mapping
#list
#list
RETO
RETO<1>
#end
#list
SB
SB<1>
#end
#list
ZM
ZM<1>
#end
#list
ZMID
ZMID<1>
#end
#list
ZP
ZP<1>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL2
term_mapping
#list
#list
RETO
RETO<2>
#end
#list
SB
SB<2>
#end
#list
ZM
ZM<2>
#end
#list
ZMID
ZMID<2>
#end
#list
ZP
ZP<2>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL3
term_mapping
#list
#list
RETO
RETO<3>
#end
#list
SB
SB<3>
#end
#list
ZM
ZM<3>
#end
#list
ZMID
ZMID<3>
#end
#list
ZP
ZP<3>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL4
term_mapping
#list
#list
RETO
RETO<4>
#end
#list
SB
SB<4>
#end
#list
ZM
ZM<4>
#end
#list
ZMID
ZMID<4>
#end
#list
ZP
ZP<4>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL5
term_mapping
#list
#list
RETO
RETO<5>
#end
#list
SB
SB<5>
#end
#list
ZM
ZM<5>
#end
#list
ZMID
ZMID<5>
#end
#list
ZP
ZP<5>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL6
term_mapping
#list
#list
RETO
RETO<6>
#end
#list
SB
SB<6>
#end
#list
ZM
ZM<6>
#end
#list
ZMID
ZMID<6>
#end
#list
ZP
ZP<6>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL7
term_mapping
#list
#list
RETO
RETO<7>
#end
#list
SB
SB<7>
#end
#list
ZM
ZM<7>
#end
#list
ZMID
ZMID<7>
#end
#list
ZP
ZP<7>
#end
#end
#end
#prop_list
cell_name
sarlogic_wret_v2
lib_name
adc_sar_generated
params
#list
#end
name
ISL8
term_mapping
#list
#list
RETO
RETO<8>
#end
#list
SB
SB<8>
#end
#list
ZM
ZM<8>
#end
#list
ZMID
ZMID<8>
#end
#list
ZP
ZP<8>
#end
#end
#end
#end
#end
#list
PIN10
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN10
term_mapping
#list
#end
#end
#end
#end
#list
PIN8
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN8
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarlogic_wret_v2_array
pin_map
#list
#list
RETO<0>
RETO<8:0>
#end
#list
RST
RST
#end
#list
SAOM
SAOM
#end
#list
SAOP
SAOP
#end
#list
SB<0>
SB<8:0>
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#list
ZM<0>
ZM<8:0>
#end
#list
ZMID<0>
ZMID<8:0>
#end
#list
ZP<0>
ZP<8:0>
#end
#end
#end
#prop_list
inst_list
#list
#list
I17<1:0>
#list
#prop_list
cell_name
noConn
lib_name
basic
params
#list
#end
name
I17<1:0>
term_mapping
#list
#end
#end
#end
#end
#list
PIN12
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN12
term_mapping
#list
#end
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN1
term_mapping
#list
#end
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN2
term_mapping
#list
#end
#end
#end
#end
#list
PIN11
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN11
term_mapping
#list
#end
#end
#end
#end
#list
ICKGEN0
#list
#prop_list
cell_name
sarclkgen_static
lib_name
adc_sar_generated
params
#list
#end
name
ICKGEN0
term_mapping
#list
#list
SHORTB
ZMID<6>
#end
#end
#end
#end
#end
#list
PIN13
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN13
term_mapping
#list
#end
#end
#end
#end
#list
PIN24
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN24
term_mapping
#list
#end
#end
#end
#end
#list
PIN22
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN22
term_mapping
#list
#end
#end
#end
#end
#list
PIN16
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN16
term_mapping
#list
#end
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN0
term_mapping
#list
#end
#end
#end
#end
#list
I18<1:0>
#list
#prop_list
cell_name
noConn
lib_name
basic
params
#list
#end
name
I18<1:0>
term_mapping
#list
#end
#end
#end
#end
#list
PIN20
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN20
term_mapping
#list
#end
#end
#end
#end
#list
PIN19
#list
#prop_list
cell_name
iopin
lib_name
basic
params
#list
#end
name
PIN19
term_mapping
#list
#end
#end
#end
#end
#list
PIN21
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN21
term_mapping
#list
#end
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN5
term_mapping
#list
#end
#end
#end
#end
#list
PIN17
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN17
term_mapping
#list
#end
#end
#end
#end
#list
ISARLOGIC0
#list
#prop_list
cell_name
sarlogic_wret_v2_array
lib_name
adc_sar_generated
params
#list
#end
name
ISARLOGIC0
term_mapping
#list
#list
RETO<8:0>
RETI<8:0>
#end
#list
SB<8:0>
SB<8:0>
#end
#list
ZM<8:0>
ZM<8:0>
#end
#list
ZMID<8:0>
ZMID<8:0>
#end
#list
ZP<8:0>
ZP<8:0>
#end
#end
#end
#end
#end
#list
IRET0
#list
#prop_list
cell_name
sarret_wckbuf
lib_name
adc_sar_generated
params
#list
#end
name
IRET0
term_mapping
#list
#list
IN<8:0>
RETI<8:0>
#end
#list
OUT<8:0>
ADCOUT<8:0>
#end
#end
#end
#end
#end
#list
PIN18
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN18
term_mapping
#list
#end
#end
#end
#end
#list
PIN25
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN25
term_mapping
#list
#end
#end
#end
#end
#list
I16
#list
#prop_list
cell_name
noConn
lib_name
basic
params
#list
#end
name
I16
term_mapping
#list
#end
#end
#end
#end
#list
PIN14
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN14
term_mapping
#list
#end
#end
#end
#end
#list
ISARFSM0
#list
#prop_list
cell_name
sarfsm
lib_name
adc_sar_generated
params
#list
#end
name
ISARFSM0
term_mapping
#list
#list
SB<8:0>
SB<8:0>
#end
#end
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
ipin
lib_name
basic
params
#list
#end
name
PIN6
term_mapping
#list
#end
#end
#end
#end
#list
PIN15
#list
#prop_list
cell_name
opin
lib_name
basic
params
#list
#end
name
PIN15
term_mapping
#list
#end
#end
#end
#end
#end
new_pins
#list
#end
name
sarabe_dualdelay
pin_map
#list
#list
ADCOUT<0>
ADCOUT<8:0>
#end
#list
CKDSEL0<1:0>
CKDSEL0<1:0>
#end
#list
CKDSEL1<1:0>
CKDSEL1<1:0>
#end
#list
DONE
DONE
#end
#list
EXTSEL_CLK
EXTSEL_CLK
#end
#list
PHI0
PHI0
#end
#list
RST
RST
#end
#list
RSTOUT
RSTOUT
#end
#list
SAOM
SAOM
#end
#list
SAOP
SAOP
#end
#list
SARCLK
SARCLK
#end
#list
SARCLKB
SARCLKB
#end
#list
SB<0>
SB<8:0>
#end
#list
UP
UP
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#list
ZM<0>
ZM<8:0>
#end
#list
ZMID<0>
ZMID<8:0>
#end
#list
ZP<0>
ZP<8:0>
#end
#end
#end
#end
