
---------- Begin Simulation Statistics ----------
final_tick                               2542160756500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   198355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.16                       # Real time elapsed on the host
host_tick_rate                              574153754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197812                       # Number of instructions simulated
sim_ops                                       4197812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012151                       # Number of seconds simulated
sim_ticks                                 12150911500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.456944                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368061                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               701644                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2603                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113015                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            964378                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152742                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1168668                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71109                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28654                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197812                       # Number of instructions committed
system.cpu.committedOps                       4197812                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.785870                       # CPI: cycles per instruction
system.cpu.discardedOps                        316472                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618871                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1479043                       # DTB hits
system.cpu.dtb.data_misses                       8480                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416938                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874844                       # DTB read hits
system.cpu.dtb.read_misses                       7571                       # DTB read misses
system.cpu.dtb.write_accesses                  201933                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604199                       # DTB write hits
system.cpu.dtb.write_misses                       909                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18269                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3688776                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1159182                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685694                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17076637                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172835                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  982826                       # ITB accesses
system.cpu.itb.fetch_acv                          370                       # ITB acv
system.cpu.itb.fetch_hits                      977561                       # ITB hits
system.cpu.itb.fetch_misses                      5265                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11196060500     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9453500      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19635000      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930085000      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12155234000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8199093000     67.45%     67.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3956141000     32.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24287995                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542486     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839758     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592852     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197812                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7211358                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22883458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22883458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22883458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22883458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117351.066667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117351.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117351.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117351.066667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13120492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13120492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13120492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13120492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67284.574359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67284.574359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67284.574359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67284.574359                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22533961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22533961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117364.380208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117364.380208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12920995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12920995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.848958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.848958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280938                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539668029000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280938                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205059                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205059                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130896                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34910                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88861                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34572                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28993                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41339                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002703                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051919                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159765     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160198                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836820037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378466250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474301500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470825584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370418960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841244544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470825584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470825584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183874271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183874271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183874271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470825584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370418960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025118815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414232                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123560                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1999                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043289750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841052250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13693.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32443.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82072                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.446605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.154923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.719959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35312     42.49%     42.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24595     29.59%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10163     12.23%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4718      5.68%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2478      2.98%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1457      1.75%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          995      1.20%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      0.72%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2799      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83116                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.968549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.559640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1346     18.01%     18.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5655     75.68%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           275      3.68%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           100      1.34%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6609     88.45%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     89.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              511      6.84%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              198      2.65%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.80%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12150906500                       # Total gap between requests
system.mem_ctrls.avgGap                      42894.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5080704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418133569.650309741497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367790679.736248612404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640136338.742982387543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2577464500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263587750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298107070250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28833.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32186.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2412650.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319629240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169860405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568493940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314891280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5298544440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        204018240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834275945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.748005                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    478169000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11267142500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273911820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145564815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496894020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319521420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5264981700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232281600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7691993775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.038417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    551505750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11193805750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12143711500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699594                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699594                       # number of overall hits
system.cpu.icache.overall_hits::total         1699594                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89452                       # number of overall misses
system.cpu.icache.overall_misses::total         89452                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5503336500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5503336500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5503336500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5503336500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61522.788758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61522.788758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61522.788758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61522.788758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88861                       # number of writebacks
system.cpu.icache.writebacks::total             88861                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5413885500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5413885500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5413885500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5413885500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60522.799937                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60522.799937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60522.799937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60522.799937                       # average overall mshr miss latency
system.cpu.icache.replacements                  88861                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699594                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89452                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5503336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5503336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61522.788758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61522.788758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5413885500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5413885500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60522.799937                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60522.799937                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837277                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.751223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837277                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3667543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3667543                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335903                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335903                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106070                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106070                       # number of overall misses
system.cpu.dcache.overall_misses::total        106070                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802074000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441973                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073559                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073559                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64128.160649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64128.160649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64128.160649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64128.160649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34734                       # number of writebacks
system.cpu.dcache.writebacks::total             34734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426219500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426219500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048166                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63728.791718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63728.791718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63728.791718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63728.791718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69303                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325799500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325799500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67041.596114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67041.596114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66856.581290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66856.581290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476274500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476274500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61568.391130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61568.391130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59367.182652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59367.182652                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63733500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63733500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079564                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079564                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71610.674157                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71610.674157                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079564                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079564                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70610.674157                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70610.674157                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.365163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.166010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.365163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998885                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548930913500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 916331                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   916311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.78                       # Real time elapsed on the host
host_tick_rate                              658601108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6214999                       # Number of instructions simulated
sim_ops                                       6214999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004467                       # Number of seconds simulated
sim_ticks                                  4467062000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.711575                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101362                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261839                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                882                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            294178                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              13118                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107347                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            94229                       # Number of indirect misses.
system.cpu.branchPred.lookups                  372890                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30174                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13104                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1277962                       # Number of instructions committed
system.cpu.committedOps                       1277962                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.930450                       # CPI: cycles per instruction
system.cpu.discardedOps                        100100                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57605                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423508                       # DTB hits
system.cpu.dtb.data_misses                       1663                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37118                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       256689                       # DTB read hits
system.cpu.dtb.read_misses                       1389                       # DTB read misses
system.cpu.dtb.write_accesses                   20487                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166819                       # DTB write hits
system.cpu.dtb.write_misses                       274                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 798                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1103110                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            327663                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189284                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6649278                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144291                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  159562                       # ITB accesses
system.cpu.itb.fetch_acv                           90                       # ITB acv
system.cpu.itb.fetch_hits                      158140                       # ITB hits
system.cpu.itb.fetch_misses                      1422                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2999     79.61%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3767                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5470                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1326     40.69%     40.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1905     58.45%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3259                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1325     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1325     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2678                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2936916000     65.70%     65.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40972500      0.92%     66.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6359500      0.14%     66.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1485637000     33.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4469885000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999246                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.695538                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821724                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 208                      
system.cpu.kern.mode_good::user                   208                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 208                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.526582                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.689884                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3940540000     88.16%     88.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            529345000     11.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8856852                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804152     62.92%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251443     19.68%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165664     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30648      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1277962                       # Class of committed instruction
system.cpu.quiesceCycles                        77272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2207574                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2218781915                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2218781915                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2218781915                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2218781915                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118873.930619                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118873.930619                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118873.930619                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118873.930619                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           832                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    59.428571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1284489303                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1284489303                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1284489303                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1284489303                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68818.071417                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68818.071417                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68818.071417                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68818.071417                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4720483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4720483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115133.731707                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115133.731707                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2670483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2670483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65133.731707                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65133.731707                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2214061432                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2214061432                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118882.164519                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118882.164519                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1281818820                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1281818820                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68826.182345                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68826.182345                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51668                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27397                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42643                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6225                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6443                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6443                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8555                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5458368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5458368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1518592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1520079                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8170383                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77163                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001503                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038744                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77047     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     116      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77163                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1486000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           439687651                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82224750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226622750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2729216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         957120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3686336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2729216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2729216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         610964433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214261633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825226066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    610964433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        610964433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      392519289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            392519289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      392519289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        610964433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214261633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1217745355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089984750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65479                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70000                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2883                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3353                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    866281500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1892206500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15832.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34582.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       100                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48960                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70000                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    318                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.329261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.935495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.675794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14823     40.97%     40.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10871     30.05%     71.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4528     12.51%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1973      5.45%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1056      2.92%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          561      1.55%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          415      1.15%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          267      0.74%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1687      4.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.875765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.831121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.452746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1180     27.76%     27.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              22      0.52%     28.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            110      2.59%     30.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           420      9.88%     40.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2072     48.75%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           287      6.75%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            68      1.60%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            34      0.80%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            22      0.52%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.31%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.19%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::124-127            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.295364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.277263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.808139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3595     84.61%     84.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              275      6.47%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227      5.34%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      2.57%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.68%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3501824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4431936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3686336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4480000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       992.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1002.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4467062000                       # Total gap between requests
system.mem_ctrls.avgGap                      35008.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2547648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       954176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4431936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570318477.782488822937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213602587.114304661751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 992136666.112984299660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1356542250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    535664250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113009062500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31810.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35818.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1614415.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147619500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78446445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221297160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189350280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     352803360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1942521810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         80412960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3012451515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.369757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    192010000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4128075500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110805660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58887015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169624980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172270440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     352803360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1918056270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101088480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2883536205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.510675                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    246127250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4074147500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               115000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97249915                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              787000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              519500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6729357000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       483666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           483666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       483666                       # number of overall hits
system.cpu.icache.overall_hits::total          483666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42644                       # number of overall misses
system.cpu.icache.overall_misses::total         42644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2782696000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2782696000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2782696000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2782696000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       526310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       526310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       526310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       526310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65254.103743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65254.103743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65254.103743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65254.103743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42643                       # number of writebacks
system.cpu.icache.writebacks::total             42643                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42644                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2740052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2740052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2740052000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2740052000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64254.103743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64254.103743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64254.103743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64254.103743                       # average overall mshr miss latency
system.cpu.icache.replacements                  42643                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       483666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          483666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2782696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2782696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       526310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       526310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65254.103743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65254.103743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2740052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2740052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64254.103743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64254.103743                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              573140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.440424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1095264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1095264                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386572                       # number of overall hits
system.cpu.dcache.overall_hits::total          386572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21898                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21898                       # number of overall misses
system.cpu.dcache.overall_misses::total         21898                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1455701500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1455701500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1455701500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1455701500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408470                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408470                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053610                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66476.459037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66476.459037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66476.459037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66476.459037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8773                       # number of writebacks
system.cpu.dcache.writebacks::total              8773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    989054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    989054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    989054500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    989054500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91286500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91286500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035890                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67466.200546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67466.200546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67466.200546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67466.200546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102569.101124                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102569.101124                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14957                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    697290500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    697290500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72596.616346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72596.616346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    601605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    601605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73241.417093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73241.417093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194640.724947                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194640.724947                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    758411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    758411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61694.541609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61694.541609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    387449500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    387449500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60106.965560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60106.965560                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23489000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23489000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77266.447368                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77266.447368                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76266.447368                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76266.447368                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6770157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              374795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.058167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            852927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           852927                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2899434410500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   252810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1765.87                       # Real time elapsed on the host
host_tick_rate                              198487591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   446429339                       # Number of instructions simulated
sim_ops                                     446429339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.350503                       # Number of seconds simulated
sim_ticks                                350503497000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.255738                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                44132150                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            121724595                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2073                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7728998                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         134720393                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10209779                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        52870931                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         42661152                       # Number of indirect misses.
system.cpu.branchPred.lookups               146964468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6316526                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        91752                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   440214340                       # Number of instructions committed
system.cpu.committedOps                     440214340                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.591976                       # CPI: cycles per instruction
system.cpu.discardedOps                      28302325                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                158211115                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    160799714                       # DTB hits
system.cpu.dtb.data_misses                       2588                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                106369536                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    107817282                       # DTB read hits
system.cpu.dtb.read_misses                       1330                       # DTB read misses
system.cpu.dtb.write_accesses                51841579                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    52982432                       # DTB write hits
system.cpu.dtb.write_misses                      1258                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1606                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          295929422                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134113709                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         69210278                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        78351359                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.628150                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               174860434                       # ITB accesses
system.cpu.itb.fetch_acv                          157                       # ITB acv
system.cpu.itb.fetch_hits                   174860169                       # ITB hits
system.cpu.itb.fetch_misses                       265                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    44      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13327      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                     926      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     1989      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  996      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             4888161     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4905444                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4907524                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      129                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5518     35.11%     35.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.27%     35.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     359      2.28%     37.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9798     62.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15718                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5517     48.24%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.38%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      359      3.14%     51.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5517     48.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11436                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             342564946500     97.74%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84751500      0.02%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               399910500      0.11%     97.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7445999500      2.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         350495608000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999819                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.563074                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.727573                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1943                      
system.cpu.kern.mode_good::user                  1943                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2033                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1943                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.955730                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977364                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29015721000      8.28%      8.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         321479836000     91.72%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       44                       # number of times the context was actually changed
system.cpu.numCycles                        700810701                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       129                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            20206010      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               245301743     55.72%     60.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12805      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1214      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              116721319     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              52979770     12.03%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1191      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1155      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              4989129      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                440214340                       # Class of committed instruction
system.cpu.quiesceCycles                       196293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       622459342                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4255744                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 519                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        520                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       655912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1311611                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        66633                       # number of demand (read+write) misses
system.iocache.demand_misses::total             66633                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        66633                       # number of overall misses
system.iocache.overall_misses::total            66633                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   7850391061                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   7850391061                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   7850391061                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   7850391061                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        66633                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           66633                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        66633                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          66633                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117815.362673                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117815.362673                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117815.362673                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117815.362673                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           251                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    17.928571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          66496                       # number of writebacks
system.iocache.writebacks::total                66496                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        66633                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        66633                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        66633                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        66633                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4514972071                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4514972071                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4514972071                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4514972071                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67758.799259                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67758.799259                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67758.799259                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67758.799259                       # average overall mshr miss latency
system.iocache.replacements                     66633                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          137                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              137                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19705957                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19705957                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          137                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            137                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 143839.102190                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143839.102190                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          137                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     12855957                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12855957                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 93839.102190                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 93839.102190                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        66496                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        66496                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   7830685104                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   7830685104                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        66496                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        66496                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117761.746631                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117761.746631                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        66496                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        66496                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4502116114                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4502116114                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67705.066681                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67705.066681                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  66649                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                66649                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               599697                       # Number of tag accesses
system.iocache.tags.data_accesses              599697                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 439                       # Transaction distribution
system.membus.trans_dist::ReadResp             485532                       # Transaction distribution
system.membus.trans_dist::WriteReq               1099                       # Transaction distribution
system.membus.trans_dist::WriteResp              1099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       308481                       # Transaction distribution
system.membus.trans_dist::WritebackClean       227289                       # Transaction distribution
system.membus.trans_dist::CleanEvict           119928                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104109                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104109                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         227289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        257805                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         66496                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       133298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       133298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       681867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       681867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1085336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1088414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1903579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4257792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4257792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29092992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29092992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     38640704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     38645913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71996697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              105                       # Total snoops (count)
system.membus.snoopTraffic                       6720                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            657245                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000161                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012699                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  657139     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     106      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              657245                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3143500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3529268303                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             739457                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1950407000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1213378000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14546496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37702208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14546496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14546496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19742784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19742784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          227289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          361776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              589097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       308481                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             308481                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          41501714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66058297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             107565854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     41501714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41501714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       56326924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56326924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       56326924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         41501714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66058297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163892779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    534693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    216368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    352376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000671826500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32055                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1659053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             504679                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      589097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     535770                       # Number of write requests accepted
system.mem_ctrls.readBursts                    589097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   535770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20321                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1077                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8808808000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2843880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19473358000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15487.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34237.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       206                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   330746                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  362296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                589097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               535770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  517764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    687                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       410419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.071722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.144875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.131701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       214655     52.30%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116976     28.50%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35574      8.67%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15079      3.67%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7021      1.71%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3978      0.97%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2459      0.60%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1781      0.43%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12896      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       410419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.743870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.322309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            3708     11.57%     11.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3350     10.45%     22.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         19617     61.20%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3621     11.30%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1321      4.12%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           334      1.04%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            73      0.23%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            20      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.680611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.532477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.902442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31508     98.29%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           313      0.98%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            55      0.17%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            25      0.08%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            29      0.09%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            10      0.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            18      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            21      0.07%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             8      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32055                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36401664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1300544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34219968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37702208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34289280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       103.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    107.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  350502610500                       # Total gap between requests
system.mem_ctrls.avgGap                     311594.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13847552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22552064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34219968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39507600.119607366621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 64341908.691427409649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5843.023015544977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97630888.972271800041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       227289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       361776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       535770                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7496677000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11973334500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3346500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8281539946250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32983.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33095.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    104578.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15457267.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1781779860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            947038455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2309889960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1518576300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27668019600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103385030220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47532264960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       185142599355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.218979                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 122594049750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11703900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216205547250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1148626080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            610516830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1751170680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1272515940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27668019600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61562559300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82751187840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       176764596270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.316213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 214504644750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11703900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124294952250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  576                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 576                       # Transaction distribution
system.iobus.trans_dist::WriteReq               67595                       # Transaction distribution
system.iobus.trans_dist::WriteResp              67595                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       133266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       133266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  136342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1161                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5209                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4256840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4256840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4262049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1135500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            66770000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1977000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           347185061                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1976500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 258                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           129                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283945.417290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          129    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             129                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    350400297000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    103200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    177760919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        177760919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    177760919                       # number of overall hits
system.cpu.icache.overall_hits::total       177760919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       227288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         227288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       227288                       # number of overall misses
system.cpu.icache.overall_misses::total        227288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15116076500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15116076500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15116076500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15116076500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    177988207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    177988207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    177988207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    177988207                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001277                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001277                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001277                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001277                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66506.267379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66506.267379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66506.267379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66506.267379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       227289                       # number of writebacks
system.cpu.icache.writebacks::total            227289                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       227288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       227288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       227288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       227288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14888787500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14888787500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14888787500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14888787500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001277                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65506.262979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65506.262979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65506.262979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65506.262979                       # average overall mshr miss latency
system.cpu.icache.replacements                 227289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    177760919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       177760919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       227288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        227288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15116076500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15116076500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    177988207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    177988207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66506.267379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66506.267379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       227288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       227288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14888787500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14888787500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65506.262979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65506.262979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           177996197                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            227801                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            781.367057                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         356203703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        356203703                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    141138638                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        141138638                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    141138638                       # number of overall hits
system.cpu.dcache.overall_hits::total       141138638                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       446243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         446243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       446243                       # number of overall misses
system.cpu.dcache.overall_misses::total        446243                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28842471500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28842471500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28842471500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28842471500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    141584881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    141584881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    141584881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    141584881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003152                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64634.003222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64634.003222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64634.003222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64634.003222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       241985                       # number of writebacks
system.cpu.dcache.writebacks::total            241985                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        87157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        87157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        87157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        87157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       359086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       359086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       359086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       359086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1538                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1538                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23144952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23144952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23144952000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23144952000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     68540500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     68540500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002536                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64455.177868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64455.177868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64455.177868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64455.177868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44564.694408                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44564.694408                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 361776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98151894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98151894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       255447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        255447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17336318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17336318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     98407341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     98407341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67866.594636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67866.594636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       254970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       254970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          439                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          439                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17048934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17048934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     68540500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     68540500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66866.431345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66866.431345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156128.701595                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156128.701595                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42986744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42986744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       190796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       190796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11506153500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11506153500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43177540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43177540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60306.052014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60306.052014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        86680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        86680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       104116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1099                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1099                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6096018000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6096018000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58550.251642                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58550.251642                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9793928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9793928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2704                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2704                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    213977000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    213977000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9796632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9796632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79133.505917                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79133.505917                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2699                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2699                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    210740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    210740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000276                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78080.770656                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78080.770656                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9796605                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9796605                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9796605                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9796605                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 350503497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           161159533                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            362800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            444.210400                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          558                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         322718012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        322718012                       # Number of data accesses

---------- End Simulation Statistics   ----------
