 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : b[26] 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[26]                      Rise  0.2000 0.0000 0.7070 1.41787  0.894119 2.31199           1       57.8571  c             | 
|    inRegB/D[26]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_28/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_28/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       57.8571                | 
|    inRegB/Q_reg[26]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : b[28] 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[28]                      Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       61.2388  c             | 
|    inRegB/D[28]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_30/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_30/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.21294  1.06234  1.27528           1       61.2388                | 
|    inRegB/Q_reg[28]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : b[31] 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[31]                      Rise  0.2000 0.0000 0.7070 0.828645 0.894119 1.72276           1       57.8571  c             | 
|    inRegB/D[31]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_33/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_33/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.260091 1.06234  1.32243           1       61.2388                | 
|    inRegB/Q_reg[31]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[31]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : b[30] 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[30]                      Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       61.2388  c             | 
|    inRegB/D[30]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_32/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_32/ZN   AND2_X1 Rise  0.2670 0.0670 0.0100 0.386334 1.06234  1.44868           1       58.5603                | 
|    inRegB/Q_reg[30]/D DFF_X1  Rise  0.2670 0.0000 0.0100          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[30]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2670        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[11]                      Rise  0.2000 0.0000 0.7070 1.40261  0.894119 2.29673           1       58.5603  c             | 
|    inRegA/D[11]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_13/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_13/ZN   AND2_X1 Rise  0.2680 0.0680 0.0120 0.479503 1.06234  1.54184           1       51.6518                | 
|    inRegA/Q_reg[11]/D DFF_X1  Rise  0.2680 0.0000 0.0120          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.2100 60.3381  30.3889  90.727            32      50.4129  AL   K        | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.0990 0.0390 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2680        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : b[22] 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[22]                      Rise  0.2000 0.0000 0.7070 7.93739  0.894119 8.83151           1       43.0942  c             | 
|    inRegB/D[22]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_24/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_24/ZN   AND2_X1 Rise  0.2690 0.0690 0.0110 0.606155 1.06234  1.6685            1       49.7859                | 
|    inRegB/Q_reg[22]/D DFF_X1  Rise  0.2690 0.0000 0.0110          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[22]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0300 0.1290 | 
| data required time                       |  0.1290        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.1290        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[12]                      Rise  0.2000 0.0000 0.7070 2.19017  0.894119 3.08429           1       43.0942  c             | 
|    inRegB/D[12]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_14/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_14/ZN   AND2_X1 Rise  0.2700 0.0700 0.0110 0.737798 1.06234  1.80014           1       42.7009                | 
|    inRegB/Q_reg[12]/D DFF_X1  Rise  0.2700 0.0000 0.0110          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[12]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0300 0.1290 | 
| data required time                       |  0.1290        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1290        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : b[15] 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[15]                      Rise  0.2000 0.0000 0.7070 0.770487 0.894119 1.66461           1       50       c             | 
|    inRegB/D[15]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_17/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_17/ZN   AND2_X1 Rise  0.2700 0.0700 0.0110 0.765135 1.06234  1.82748           1       39.8438                | 
|    inRegB/Q_reg[15]/D DFF_X1  Rise  0.2700 0.0000 0.0110          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[15]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0300 0.1290 | 
| data required time                       |  0.1290        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1290        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[16]                      Rise  0.2000 0.0000 0.7070 0.770487 0.894119 1.66461           1       50       c             | 
|    inRegB/D[16]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_18/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_18/ZN   AND2_X1 Rise  0.2700 0.0700 0.0110 0.811682 1.06234  1.87402           1       42.7009                | 
|    inRegB/Q_reg[16]/D DFF_X1  Rise  0.2700 0.0000 0.0110          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0080 0.0080 0.2480          1.8122                                      AL            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0540 0.1860 49.8159  30.3889  80.2048           32      50.4129  AL   K        | 
|    inRegB/Q_reg[16]/CK       DFF_X1        Rise  0.0990 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0300 0.1290 | 
| data required time                       |  0.1290        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1290        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : a[23] 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[23]                      Rise  0.2000 0.0000 0.7070 7.91825  0.894119 8.81237           1       42.8013  c             | 
|    inRegA/D[23]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_25/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_25/ZN   AND2_X1 Rise  0.2700 0.0700 0.0120 0.796388 1.06234  1.85873           1       37.7009                | 
|    inRegA/Q_reg[23]/D DFF_X1  Rise  0.2700 0.0000 0.0120          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.63222  5.4366   9.06882           3       51.7488  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.2100 60.3381  30.3889  90.727            32      50.4129  AL   K        | 
|    inRegA/Q_reg[23]/CK       DFF_X1        Rise  0.0990 0.0390 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0300 0.1290 | 
| data required time                       |  0.1290        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1290        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 476M, CVMEM - 2194M, PVMEM - 2986M)
