# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do SRAM_test.do
# QuestaSim-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:03:17 on Oct 10,2022
# vlog -reportprogress 300 ra_2r1w_32x32_sdr_tb.sv ra_2r1w_32x32_sdr.v toysram.vh address_clock_sdr_2r1w_32.v regfile_2r1w_32x32.v predecode_sdr_32.v 
# -- Compiling module tb
# -- Compiling module ra_2r1w_32x32_sdr
# -- Compiling module address_clock_sdr_2r1w_32
# -- Compiling module regfile_2r1w_32x32
# -- Compiling module predecode_sdr_32
# 
# Top level modules:
# 	tb
# End time: 17:03:17 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 17:03:17 on Oct 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.ra_2r1w_32x32_sdr(fast)
# Loading work.address_clock_sdr_2r1w_32(fast)
# Loading work.predecode_sdr_32(fast)
# Loading work.regfile_2r1w_32x32(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: Tree does not exist: 
# Error in macro ./SRAM_test.do line 65
# Tree does not exist: 
#     while executing
# "Wave::SetDefaultTree $tree"
#     (procedure "SetDefaultTree" line 2)
#     invoked from within
# "SetDefaultTree"
#     invoked from within
# "TreeUpdate [SetDefaultTree]"
# End time: 17:03:37 on Oct 10,2022, Elapsed time: 0:00:20
# Errors: 1, Warnings: 0
