; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -global-isel=0 -mtriple=amdgcn -mcpu=gfx1300 -verify-machineinstrs < %s | FileCheck -check-prefix=GFX13 %s
; RUN: llc -global-isel=1 -mtriple=amdgcn -mcpu=gfx1300 -verify-machineinstrs < %s | FileCheck -check-prefix=GFX13 %s
; RUN: not --crash llc -global-isel=0 -mtriple=amdgcn -mcpu=gfx1200 -verify-machineinstrs < %s 2>&1 | FileCheck -check-prefix=SDAG-ERR %s
; RUN: not --crash llc -global-isel=1 -mtriple=amdgcn -mcpu=gfx1200 -verify-machineinstrs < %s 2>&1 | FileCheck -check-prefix=GISEL-ERR %s

; SDAG-ERR: LLVM ERROR: Cannot select: intrinsic %llvm.amdgcn.wave.id.in.wavegroup
; GISEL-ERR: LLVM ERROR: unable to legalize instruction: %{{[0-9]+}}:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.wave.id.in.wavegroup)

define amdgpu_cs void @test_wave_id_in_wavegroup(ptr addrspace(1) %out) {
; GFX13-LABEL: test_wave_id_in_wavegroup:
; GFX13:       ; %bb.0:
; GFX13-NEXT:    s_getreg_b32 s0, hwreg(HW_REG_WAVE_GROUP_INFO, 16, 4)
; GFX13-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX13-NEXT:    v_mov_b32_e32 v2, s0
; GFX13-NEXT:    global_store_b32 v[0:1], v2, off
; GFX13-NEXT:    s_endpgm
  %val = call i32 @llvm.amdgcn.wave.id.in.wavegroup()
  store i32 %val, ptr addrspace(1) %out
  ret void
}
