<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › include › asm › cacheflush.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cacheflush.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin low-level cache routines</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BLACKFIN_CACHEFLUSH_H</span>
<span class="cp">#define _BLACKFIN_CACHEFLUSH_H</span>

<span class="cp">#include &lt;asm/blackfin.h&gt;	</span><span class="cm">/* for SSYNC() */</span><span class="cp"></span>
<span class="cp">#include &lt;asm/sections.h&gt;	</span><span class="cm">/* for _ramend */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#endif</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">blackfin_icache_flush_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start_address</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end_address</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">blackfin_dcache_flush_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start_address</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end_address</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">blackfin_dcache_invalidate_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start_address</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end_address</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">blackfin_dflush_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">page</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">blackfin_invalidate_entire_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">blackfin_invalidate_entire_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define flush_dcache_mmap_lock(mapping)		do { } while (0)</span>
<span class="cp">#define flush_dcache_mmap_unlock(mapping)	do { } while (0)</span>
<span class="cp">#define flush_cache_mm(mm)			do { } while (0)</span>
<span class="cp">#define flush_cache_range(vma, start, end)	do { } while (0)</span>
<span class="cp">#define flush_cache_page(vma, vmaddr)		do { } while (0)</span>
<span class="cp">#define flush_cache_vmap(start, end)		do { } while (0)</span>
<span class="cp">#define flush_cache_vunmap(start, end)		do { } while (0)</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#define flush_icache_range_others(start, end)	\</span>
<span class="cp">	smp_icache_flush_range_others((start), (end))</span>
<span class="cp">#else</span>
<span class="cp">#define flush_icache_range_others(start, end)	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_BFIN_EXTMEM_WRITEBACK)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&lt;=</span> <span class="n">physical_mem_end</span><span class="p">)</span>
		<span class="n">blackfin_dcache_flush_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_BFIN_L2_WRITEBACK)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&gt;=</span> <span class="n">L2_START</span> <span class="o">&amp;&amp;</span> <span class="n">end</span> <span class="o">&lt;=</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">)</span>
		<span class="n">blackfin_dcache_flush_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Make sure all write buffers in the data side of the core</span>
<span class="cm">	 * are flushed before trying to invalidate the icache.  This</span>
<span class="cm">	 * needs to be after the data flush and before the icache</span>
<span class="cm">	 * flush so that the SSYNC does the right thing in preventing</span>
<span class="cm">	 * the instruction prefetcher from hitting things in cached</span>
<span class="cm">	 * memory at the wrong time -- it runs much further ahead than</span>
<span class="cm">	 * the pipeline.</span>
<span class="cm">	 */</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="cp">#if defined(CONFIG_BFIN_EXTMEM_ICACHEABLE)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&lt;=</span> <span class="n">physical_mem_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">blackfin_icache_flush_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
		<span class="n">flush_icache_range_others</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_BFIN_L2_ICACHEABLE)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&gt;=</span> <span class="n">L2_START</span> <span class="o">&amp;&amp;</span> <span class="n">end</span> <span class="o">&lt;=</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">blackfin_icache_flush_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
		<span class="n">flush_icache_range_others</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#define copy_to_user_page(vma, page, vaddr, dst, src, len)		\</span>
<span class="cp">do { memcpy(dst, src, len);						\</span>
<span class="cp">     flush_icache_range((unsigned) (dst), (unsigned) (dst) + (len));	\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define copy_from_user_page(vma, page, vaddr, dst, src, len)	memcpy(dst, src, len)</span>

<span class="cp">#if defined(CONFIG_BFIN_DCACHE)</span>
<span class="cp"># define invalidate_dcache_range(start,end)	blackfin_dcache_invalidate_range((start), (end))</span>
<span class="cp">#else</span>
<span class="cp"># define invalidate_dcache_range(start,end)	do { } while (0)</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_BFIN_EXTMEM_WRITEBACK) || defined(CONFIG_BFIN_L2_WRITEBACK)</span>
<span class="cp"># define flush_dcache_range(start,end)		blackfin_dcache_flush_range((start), (end))</span>
<span class="cp">#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1</span>
<span class="cp"># define flush_dcache_page(page)		blackfin_dflush_page(page_address(page))</span>
<span class="cp">#else</span>
<span class="cp"># define flush_dcache_range(start,end)		do { } while (0)</span>
<span class="cp">#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0</span>
<span class="cp"># define flush_dcache_page(page)		do { } while (0)</span>
<span class="cp">#endif</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reserved_mem_dcache_on</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reserved_mem_icache_on</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bfin_addr_dcacheable</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_BFIN_EXTMEM_DCACHEABLE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">_ramend</span> <span class="o">-</span> <span class="n">DMA_UNCACHED_REGION</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reserved_mem_dcache_on</span> <span class="o">&amp;&amp;</span>
		<span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">_ramend</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">physical_mem_end</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_BFIN_L2_DCACHEABLE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">L2_START</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif				</span><span class="cm">/* _BLACKFIN_ICACHEFLUSH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
