=====
SETUP
-8.480
20.100
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0
20.100
=====
SETUP
-8.304
19.924
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0
19.924
=====
SETUP
-8.304
19.924
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0
19.924
=====
SETUP
-8.297
19.916
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0
19.916
=====
SETUP
-8.113
19.733
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0
19.733
=====
SETUP
-8.113
19.733
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0
19.733
=====
SETUP
-8.109
19.729
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0
19.729
=====
SETUP
-7.937
19.556
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0
19.556
=====
SETUP
-7.937
19.556
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0
19.556
=====
SETUP
-7.929
19.549
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0
19.549
=====
SETUP
-7.929
19.549
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0
19.549
=====
SETUP
-7.926
19.545
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0
19.545
=====
SETUP
-7.926
19.545
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0
19.545
=====
SETUP
-7.926
19.545
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0
19.545
=====
SETUP
-7.926
19.545
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0
19.545
=====
SETUP
-7.746
19.365
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0
19.365
=====
SETUP
-7.746
19.365
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0
19.365
=====
SETUP
-7.746
19.365
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0
19.365
=====
SETUP
-7.746
19.365
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0
19.365
=====
SETUP
-7.742
19.362
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0
19.362
=====
SETUP
-7.742
19.362
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0
19.362
=====
SETUP
-7.742
19.362
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0
19.362
=====
SETUP
-7.742
19.362
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0
19.362
=====
SETUP
-7.742
19.362
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0
19.362
=====
SETUP
-7.742
19.362
11.620
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0
1.414
1.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0
2.489
3.059
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0
3.059
3.094
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0
3.094
3.129
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0
3.129
3.164
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0
3.164
3.199
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0
3.199
3.235
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0
3.235
3.270
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0
3.270
3.305
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0
3.305
3.340
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0
3.340
3.375
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0
3.375
3.411
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0
3.411
3.446
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0
3.446
3.481
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0
3.481
3.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0
3.516
3.551
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0
3.551
3.587
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0
3.587
3.622
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0
3.622
3.657
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0
3.657
3.692
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0
3.692
3.727
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0
3.727
3.763
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0
3.763
3.798
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0
3.798
3.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0
3.833
3.868
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0
3.868
3.903
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0
3.903
3.939
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0
3.939
3.974
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s
5.116
5.569
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s
6.063
6.516
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71
8.709
9.171
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68
9.172
9.543
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66
9.548
10.103
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63
11.786
12.303
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53
12.716
13.087
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44
13.605
13.976
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34
14.632
15.181
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20
15.182
15.635
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8
16.153
16.615
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2
16.788
17.241
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0
17.654
18.203
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0
19.362
=====
HOLD
-2.279
0.366
2.646
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/n118_s5
0.002
0.366
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2
0.366
=====
HOLD
-1.442
0.234
1.677
i7/u1_ov5640_dri/u_i2c_dr/n63_s2
0.002
0.234
i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1
0.234
=====
HOLD
-1.442
0.234
1.677
i7/u0_ov5640_dri/u_i2c_dr/n63_s2
0.002
0.234
i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1
0.234
=====
HOLD
-1.350
0.675
2.025
cam0_vsync_ibuf
0.000
0.675
i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0
0.675
=====
HOLD
-1.039
0.986
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0
0.986
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0
1.221
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0
1.221
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0
1.221
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0
1.221
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0
1.221
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0
1.221
=====
HOLD
-0.804
1.221
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0
1.221
=====
HOLD
-0.792
1.233
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0
1.233
=====
HOLD
-0.680
1.345
2.025
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0
0.524
0.726
i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0
1.345
=====
HOLD
-0.278
1.452
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem
1.452
=====
HOLD
-0.278
1.452
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem
1.452
=====
HOLD
-0.275
1.455
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem
1.455
=====
HOLD
-0.208
0.988
1.196
i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0
0.988
=====
HOLD
-0.208
0.988
1.196
i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0
0.988
=====
HOLD
-0.127
1.604
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem
1.604
=====
HOLD
-0.127
1.604
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem
1.604
=====
HOLD
-0.107
1.570
1.677
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0
1.006
1.208
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0
1.570
=====
HOLD
-0.106
1.571
1.677
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_21_s0
1.006
1.207
Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0
1.571
=====
HOLD
-0.022
1.708
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem
1.708
=====
HOLD
-0.022
1.708
1.731
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem
1.708
