vhdl xil_defaultlib  \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_1_0/sim/design_1_axi_timer_1_0.vhd" \
"../../../bd/design_1/ipshared/91c2/src/HC_SR04.vhd" \
"../../../bd/design_1/ipshared/91c2/hdl/Utrasonic_IP_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/91c2/hdl/Utrasonic_IP_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_Utrasonic_IP_0_0/sim/design_1_Utrasonic_IP_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_1/sim/design_1_axi_gpio_1_1.vhd" \

nosort
