<?xml version="1.0"?>
<dblpperson name="Sreetama Sarkar" pid="218/8481" n="4">
<person key="homepages/218/8481" mdate="2018-05-07">
<author pid="218/8481">Sreetama Sarkar</author>
</person>
<r><article publtype="informal" key="journals/corr/abs-2102-06888" mdate="2021-02-18">
<author pid="68/11471">Rourab Paul</author>
<author pid="218/8481">Sreetama Sarkar</author>
<author pid="42/9551">Suman Sau</author>
<author pid="92/4010">Koushik Chakraborty</author>
<author pid="92/1262">Sanghamitra Roy</author>
<author pid="33/3570">Amlan Chakrabarti</author>
<title>Voltage Scaling for Partitioned Systolic Array in A Reconfigurable Platform.</title>
<year>2021</year>
<volume>abs/2102.06888</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2102.06888</ee>
<url>db/journals/corr/corr2102.html#abs-2102-06888</url>
</article>
</r>
<r><inproceedings key="conf/vlsid/MandalSWCC19" mdate="2020-03-27">
<author pid="126/2520">Swagata Mandal</author>
<author pid="218/8481">Sreetama Sarkar</author>
<author pid="01/8059">Ming Ming Wong</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0003-4380-3172" pid="33/3570">Amlan Chakrabarti</author>
<title>Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM Based FPGA.</title>
<pages>257-262</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00063</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MandalSWCC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/comsnets/PradhanBSMR18" mdate="2020-10-25">
<author orcid="0000-0002-9872-2065" pid="218/8548">Anish Pradhan</author>
<author pid="218/8737">Soumi Basu</author>
<author pid="218/8481">Sreetama Sarkar</author>
<author pid="218/8446">Saptarshi Mitra</author>
<author orcid="0000-0003-2618-1279" pid="92/7392">Sanjay Dhar Roy</author>
<title>Implementation of relay hopper model for reliable communication of IoT devices in LTE environment through D2D link.</title>
<pages>569-572</pages>
<year>2018</year>
<booktitle>COMSNETS</booktitle>
<ee>https://doi.org/10.1109/COMSNETS.2018.8328275</ee>
<crossref>conf/comsnets/2018</crossref>
<url>db/conf/comsnets/comsnets2018.html#PradhanBSMR18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1810-09661" mdate="2018-10-31">
<author pid="126/2520">Swagata Mandal</author>
<author pid="218/8481">Sreetama Sarkar</author>
<author pid="01/8059">Ming Ming Wong</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="33/3570">Amlan Chakrabarti</author>
<title>Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA.</title>
<year>2018</year>
<volume>abs/1810.09661</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1810.09661</ee>
<url>db/journals/corr/corr1810.html#abs-1810-09661</url>
</article>
</r>
<coauthors n="12" nc="2">
<co c="1"><na f="b/Basu:Soumi" pid="218/8737">Soumi Basu</na></co>
<co c="0"><na f="c/Chakrabarti:Amlan" pid="33/3570">Amlan Chakrabarti</na></co>
<co c="0"><na f="c/Chakraborty:Koushik" pid="92/4010">Koushik Chakraborty</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="m/Mandal:Swagata" pid="126/2520">Swagata Mandal</na></co>
<co c="1"><na f="m/Mitra:Saptarshi" pid="218/8446">Saptarshi Mitra</na></co>
<co c="0"><na f="p/Paul:Rourab" pid="68/11471">Rourab Paul</na></co>
<co c="1"><na f="p/Pradhan:Anish" pid="218/8548">Anish Pradhan</na></co>
<co c="0"><na f="r/Roy:Sanghamitra" pid="92/1262">Sanghamitra Roy</na></co>
<co c="1"><na f="r/Roy:Sanjay_Dhar" pid="92/7392">Sanjay Dhar Roy</na></co>
<co c="0"><na f="s/Sau:Suman" pid="42/9551">Suman Sau</na></co>
<co c="0"><na f="w/Wong:Ming_Ming" pid="01/8059">Ming Ming Wong</na></co>
</coauthors>
</dblpperson>

