INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:27:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 buffer47/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer35/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.823ns (19.157%)  route 3.473ns (80.843%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=851, unset)          0.508     0.508    buffer47/clk
                         FDSE                                         r  buffer47/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer47/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer47_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=22, unplaced)        0.650     2.303    buffer73/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     2.350 r  buffer73/fifo/fullReg_i_5__9/O
                         net (fo=3, unplaced)         0.240     2.590    control_merge0/tehb/control/transmitValue_reg_20
                         LUT6 (Prop_lut6_I2_O)        0.043     2.633 f  control_merge0/tehb/control/fullReg_i_4__3/O
                         net (fo=20, unplaced)        0.304     2.937    control_merge1/tehb/control/outputValid_reg_1
                         LUT5 (Prop_lut5_I3_O)        0.043     2.980 f  control_merge1/tehb/control/Memory[0][0]_i_2__3/O
                         net (fo=8, unplaced)         0.415     3.395    control_merge1/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  control_merge1/tehb/control/transmitValue_i_3/O
                         net (fo=38, unplaced)        0.297     3.735    buffer58/fifo/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     3.778 f  buffer58/fifo/transmitValue_i_3__12/O
                         net (fo=4, unplaced)         0.246     4.024    fork13/control/generateBlocks[4].regblock/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.067 r  fork13/control/generateBlocks[4].regblock/dataReg[31]_i_3/O
                         net (fo=1, unplaced)         0.377     4.444    fork13/control/generateBlocks[4].regblock/dataReg[31]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.487 r  fork13/control/generateBlocks[4].regblock/dataReg[31]_i_1__2/O
                         net (fo=32, unplaced)        0.317     4.804    buffer35/E[0]
                         FDRE                                         r  buffer35/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=851, unset)          0.483     9.183    buffer35/clk
                         FDRE                                         r  buffer35/dataReg_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer35/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  4.151    




