{"sha": "b4363c5a269b8ac870921177e8024e3bf9eb0c23", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjQzNjNjNWEyNjliOGFjODcwOTIxMTc3ZTgwMjRlM2JmOWViMGMyMw==", "commit": {"author": {"name": "Ilya Leoshkevich", "email": "iii@linux.ibm.com", "date": "2019-10-01T14:03:08Z"}, "committer": {"name": "Ilya Leoshkevich", "email": "iii@gcc.gnu.org", "date": "2019-10-01T14:03:08Z"}, "message": "S/390: Implement vcond expander for V1TI,V1TF\n\nCurrently gcc does not emit wf{c,k}* instructions when comparing long\ndouble values.  Middle-end actually adds them in the first place, but\nthen veclower pass replaces them with floating point register pair\noperations, because the corresponding expander is missing.\n\ngcc/ChangeLog:\n\n2019-10-01  Ilya Leoshkevich  <iii@linux.ibm.com>\n\n\tPR target/77918\n\t* config/s390/vector.md (V_HW): Add V1TI in order to make\n\tvcond$a$b generate vcondv1tiv1tf.\n\nFrom-SVN: r276408", "tree": {"sha": "cb730a40773b14f0b3cda90c403b47058cff7bf0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cb730a40773b14f0b3cda90c403b47058cff7bf0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b4363c5a269b8ac870921177e8024e3bf9eb0c23", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b4363c5a269b8ac870921177e8024e3bf9eb0c23", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b4363c5a269b8ac870921177e8024e3bf9eb0c23", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b4363c5a269b8ac870921177e8024e3bf9eb0c23/comments", "author": {"login": "iii-i", "id": 45998171, "node_id": "MDQ6VXNlcjQ1OTk4MTcx", "avatar_url": "https://avatars.githubusercontent.com/u/45998171?v=4", "gravatar_id": "", "url": "https://api.github.com/users/iii-i", "html_url": "https://github.com/iii-i", "followers_url": "https://api.github.com/users/iii-i/followers", "following_url": "https://api.github.com/users/iii-i/following{/other_user}", "gists_url": "https://api.github.com/users/iii-i/gists{/gist_id}", "starred_url": "https://api.github.com/users/iii-i/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/iii-i/subscriptions", "organizations_url": "https://api.github.com/users/iii-i/orgs", "repos_url": "https://api.github.com/users/iii-i/repos", "events_url": "https://api.github.com/users/iii-i/events{/privacy}", "received_events_url": "https://api.github.com/users/iii-i/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "3366b37850b0b41d1cc80d82224b4c7804ad2158", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3366b37850b0b41d1cc80d82224b4c7804ad2158", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3366b37850b0b41d1cc80d82224b4c7804ad2158"}], "stats": {"total": 8, "additions": 7, "deletions": 1}, "files": [{"sha": "60c8f9f534c9932d0eba67789fbcd10c3ae45eaa", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b4363c5a269b8ac870921177e8024e3bf9eb0c23/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b4363c5a269b8ac870921177e8024e3bf9eb0c23/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b4363c5a269b8ac870921177e8024e3bf9eb0c23", "patch": "@@ -1,3 +1,9 @@\n+2019-10-01  Ilya Leoshkevich  <iii@linux.ibm.com>\n+\n+\tPR target/77918\n+\t* config/s390/vector.md (V_HW): Add V1TI in order to make\n+\tvcond$a$b generate vcondv1tiv1tf.\n+\n 2019-10-01  Richard Sandiford  <richard.sandiford@arm.com>\n \n \tPR rtl-optimization/91948"}, {"sha": "d624d3f5473f9a9c34d7e66fbdd7a1246306bc7b", "filename": "gcc/config/s390/vector.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b4363c5a269b8ac870921177e8024e3bf9eb0c23/gcc%2Fconfig%2Fs390%2Fvector.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b4363c5a269b8ac870921177e8024e3bf9eb0c23/gcc%2Fconfig%2Fs390%2Fvector.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fvector.md?ref=b4363c5a269b8ac870921177e8024e3bf9eb0c23", "patch": "@@ -29,7 +29,7 @@\n ; All modes directly supported by the hardware having full vector reg size\n ; V_HW2 is duplicate of V_HW for having two iterators expanding\n ; independently e.g. vcond\n-(define_mode_iterator V_HW  [V16QI V8HI V4SI V2DI V2DF (V4SF \"TARGET_VXE\") (V1TF \"TARGET_VXE\")])\n+(define_mode_iterator V_HW  [V16QI V8HI V4SI V2DI (V1TI \"TARGET_VXE\") V2DF (V4SF \"TARGET_VXE\") (V1TF \"TARGET_VXE\")])\n (define_mode_iterator V_HW2 [V16QI V8HI V4SI V2DI V2DF (V4SF \"TARGET_VXE\") (V1TF \"TARGET_VXE\")])\n \n (define_mode_iterator V_HW_64 [V2DI V2DF])"}]}