Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: lab4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab4"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : lab4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/lab4/Moore + RS232 COMBO!/lab4/lab4.vhf" in Library work.
Entity <and8_mxilinx_lab4> compiled.
Entity <and8_mxilinx_lab4> (Architecture <behavioral>) compiled.
Entity <lab4> compiled.
Entity <lab4> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND8_MXILINX_lab4> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab4> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  ESC_2" for instance <ESC> in unit <lab4>.
    Set user-defined property "HU_SET =  ONE_1" for instance <ONE> in unit <lab4>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <lab4>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <lab4>.
    Set user-defined property "INIT =  0" for instance <XLXI_25> in unit <lab4>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/lab4/Moore + RS232 COMBO!/lab4/lab4.vhf" line 387: Instantiating black box module <RS232_RX>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/lab4/Moore + RS232 COMBO!/lab4/lab4.vhf" line 432: Instantiating black box module <Display4x7S>.
    Set user-defined property "HU_SET =  ZERO_0" for instance <ZERO> in unit <lab4>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <AND8_MXILINX_lab4> in library <work> (Architecture <behavioral>).
Entity <AND8_MXILINX_lab4> analyzed. Unit <AND8_MXILINX_lab4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AND8_MXILINX_lab4>.
    Related source file is "C:/Users/lab/Desktop/lab4/Moore + RS232 COMBO!/lab4/lab4.vhf".
Unit <AND8_MXILINX_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is "C:/Users/lab/Desktop/lab4/Moore + RS232 COMBO!/lab4/lab4.vhf".
WARNING:Xst:653 - Signal <XLXI_83_DP_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_62_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <DI<7:3>> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <Blank<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <Blank<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <RS232_RX.ngc>.
Reading core <Display4x7S.ngc>.
Loading core <RS232_RX> for timing and area information for instance <XLXI_62>.
Loading core <Display4x7S> for timing and area information for instance <XLXI_83>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab4> ...
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: INIT=0	 : XLXI_25

Optimizing unit <AND8_MXILINX_lab4> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab4.ngr
Top Level Output File Name         : lab4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 257
#      AND2                        : 89
#      AND3                        : 6
#      AND4                        : 11
#      AND8                        : 1
#      BUF                         : 11
#      GND                         : 2
#      INV                         : 98
#      OR2                         : 20
#      OR3                         : 1
#      OR4                         : 10
#      OR5                         : 1
#      OR6                         : 2
#      VCC                         : 1
#      XOR2                        : 4
# FlipFlops/Latches                : 21
#      FD                          : 7
#      FDCE                        : 14
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16
# Others                           : 6
#      AND2B1                      : 3
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4B2                      : 1
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.14 secs
 
--> 

Total memory usage is 194056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

