/*
 * Copyright 2008-2009 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

#ifndef _CDEF_BF538_H
#define _CDEF_BF538_H

#include <asm/blackfin.h>

/*include all Core registers and bit definitions*/
#include "defBF539.h"

/*include core specific register pointer definitions*/
#include <asm/cdef_LPBlackfin.h>

#define bfin_writePTR(addr, val) bfin_write32(addr, val)

#define bfin_read_PLL_CTL()            bfin_read16(PLL_CTL)
#define bfin_read_PLL_DIV()            bfin_read16(PLL_DIV)
#define bfin_write_PLL_DIV(val)        bfin_write16(PLL_DIV, val)
#define bfin_read_VR_CTL()             bfin_read16(VR_CTL)
#define bfin_read_PLL_STAT()           bfin_read16(PLL_STAT)
#define bfin_write_PLL_STAT(val)       bfin_write16(PLL_STAT, val)
#define bfin_read_PLL_LOCKCNT()        bfin_read16(PLL_LOCKCNT)
#define bfin_write_PLL_LOCKCNT(val)    bfin_write16(PLL_LOCKCNT, val)
#define bfin_read_CHIPID()             bfin_read32(CHIPID)
#define bfin_write_CHIPID(val)         bfin_write32(CHIPID, val)
#define bfin_read_SWRST()              bfin_read16(SWRST)
#define bfin_write_SWRST(val)          bfin_write16(SWRST, val)
#define bfin_read_SYSCR()              bfin_read16(SYSCR)
#define bfin_write_SYSCR(val)          bfin_write16(SYSCR, val)
#define bfin_read_SIC_RVECT()          bfin_readPTR(SIC_RVECT)
#define bfin_write_SIC_RVECT(val)      bfin_writePTR(SIC_RVECT, val)
#define bfin_read_SIC_IMASK0()         bfin_read32(SIC_IMASK0)
#define bfin_write_SIC_IMASK0(val)     bfin_write32(SIC_IMASK0, val)
#define bfin_read_SIC_IMASK1()         bfin_read32(SIC_IMASK1)
#define bfin_write_SIC_IMASK1(val)     bfin_write32(SIC_IMASK1, val)
#define bfin_read_SIC_IMASK(x)	       bfin_read32(SIC_IMASK0 + x * (SIC_IMASK1 - SIC_IMASK0))
#define bfin_write_SIC_IMASK(x, val)   bfin_write32(SIC_IMASK0 + x * (SIC_IMASK1 - SIC_IMASK0), val)
#define bfin_read_SIC_ISR0()           bfin_read32(SIC_ISR0)
#define bfin_write_SIC_ISR0(val)       bfin_write32(SIC_ISR0, val)
#define bfin_read_SIC_ISR1()           bfin_read32(SIC_ISR1)
#define bfin_write_SIC_ISR1(val)       bfin_write32(SIC_ISR1, val)
#define bfin_read_SIC_ISR(x)           bfin_read32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0))
#define bfin_write_SIC_ISR(x, val)     bfin_write32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0), val)
#define bfin_read_SIC_IWR0()           bfin_read32(SIC_IWR0)
#define bfin_write_SIC_IWR0(val)       bfin_write32(SIC_IWR0, val)
#define bfin_read_SIC_IWR1()           bfin_read32(SIC_IWR1)
#define bfin_write_SIC_IWR1(val)       bfin_write32(SIC_IWR1, val)
#define bfin_read_SIC_IWR(x)           bfin_read32(SIC_IWR0 + x * (SIC_IWR1 - SIC_IWR0))
#define bfin_write_SIC_IWR(x, val)     bfin_write32(SIC_IWR0 + x * (SIC_IWR1 - SIC_IWR0), val)
#define bfin_read_SIC_IAR0()           bfin_read32(SIC_IAR0)
#define bfin_write_SIC_IAR0(val)       bfin_write32(SIC_IAR0, val)
#define bfin_read_SIC_IAR1()           bfin_read32(SIC_IAR1)
#define bfin_write_SIC_IAR1(val)       bfin_write32(SIC_IAR1, val)
#define bfin_read_SIC_IAR2()           bfin_read32(SIC_IAR2)
#define bfin_write_SIC_IAR2(val)       bfin_write32(SIC_IAR2, val)
#define bfin_read_SIC_IAR3()           bfin_read32(SIC_IAR3)
#define bfin_write_SIC_IAR3(val)       bfin_write32(SIC_IAR3, val)
#define bfin_read_SIC_IAR4()           bfin_read32(SIC_IAR4)
#define bfin_write_SIC_IAR4(val)       bfin_write32(SIC_IAR4, val)
#define bfin_read_SIC_IAR5()           bfin_read32(SIC_IAR5)
#define bfin_write_SIC_IAR5(val)       bfin_write32(SIC_IAR5, val)
#define bfin_read_SIC_IAR6()           bfin_read32(SIC_IAR6)
#define bfin_write_SIC_IAR6(val)       bfin_write32(SIC_IAR6, val)
#define bfin_read_WDOG_CTL()           bfin_read16(WDOG_CTL)
#define bfin_write_WDOG_CTL(val)       bfin_write16(WDOG_CTL, val)
#define bfin_read_WDOG_CNT()           bfin_read32(WDOG_CNT)
#define bfin_write_WDOG_CNT(val)       bfin_write32(WDOG_CNT, val)
#define bfin_read_WDOG_STAT()          bfin_read32(WDOG_STAT)
#define bfin_write_WDOG_STAT(val)      bfin_write32(WDOG_STAT, val)
#define bfin_read_RTC_STAT()           bfin_read32(RTC_STAT)
#define bfin_write_RTC_STAT(val)       bfin_write32(RTC_STAT, val)
#define bfin_read_RTC_ICTL()           bfin_read16(RTC_ICTL)
#define bfin_write_RTC_ICTL(val)       bfin_write16(RTC_ICTL, val)
#define bfin_read_RTC_ISTAT()          bfin_read16(RTC_ISTAT)
#define bfin_write_RTC_ISTAT(val)      bfin_write16(RTC_ISTAT, val)
#define bfin_read_RTC_SWCNT()          bfin_read16(RTC_SWCNT)
#define bfin_write_RTC_SWCNT(val)      bfin_write16(RTC_SWCNT, val)
#define bfin_read_RTC_ALARM()          bfin_read32(RTC_ALARM)
#define bfin_write_RTC_ALARM(val)      bfin_write32(RTC_ALARM, val)
#define bfin_read_RTC_PREN()           bfin_read16(RTC_PREN)
#define bfin_write_RTC_PREN(val)       bfin_write16(RTC_PREN, val)
#define bfin_read_UART0_THR()          bfin_read16(UART0_THR)
#define bfin_write_UART0_THR(val)      bfin_write16(UART0_THR, val)
#define bfin_read_UART0_RBR()          bfin_read16(UART0_RBR)
#define bfin_write_UART0_RBR(val)      bfin_write16(UART0_RBR, val)
#define bfin_read_UART0_DLL()          bfin_read16(UART0_DLL)
#define bfin_write_UART0_DLL(val)      bfin_write16(UART0_DLL, val)
#define bfin_read_UART0_DLH()          bfin_read16(UART0_DLH)
#define bfin_write_UART0_DLH(val)      bfin_write16(UART0_DLH, val)
#define bfin_read_UART0_IER()          bfin_read16(UART0_IER)
#define bfin_write_UART0_IER(val)      bfin_write16(UART0_IER, val)
#define bfin_read_UART0_IIR()          bfin_read16(UART0_IIR)
#define bfin_write_UART0_IIR(val)      bfin_write16(UART0_IIR, val)
#define bfin_read_UART0_LCR()          bfin_read16(UART0_LCR)
#define bfin_write_UART0_LCR(val)      bfin_write16(UART0_LCR, val)
#define bfin_read_UART0_MCR()          bfin_read16(UART0_MCR)
#define bfin_write_UART0_MCR(val)      bfin_write16(UART0_MCR, val)
#define bfin_read_UART0_LSR()          bfin_read16(UART0_LSR)
#define bfin_write_UART0_LSR(val)      bfin_write16(UART0_LSR, val)
#define bfin_read_UART0_SCR()          bfin_read16(UART0_SCR)
#define bfin_write_UART0_SCR(val)      bfin_write16(UART0_SCR, val)
#define bfin_read_UART0_GCTL()         bfin_read16(UART0_GCTL)
#define bfin_write_UART0_GCTL(val)     bfin_write16(UART0_GCTL, val)
#define bfin_read_UART1_THR()          bfin_read16(UART1_THR)
#define bfin_write_UART1_THR(val)      bfin_write16(UART1_THR, val)
#define bfin_read_UART1_RBR()          bfin_read16(UART1_RBR)
#define bfin_write_UART1_RBR(val)      bfin_write16(UART1_RBR, val)
#define bfin_read_UART1_DLL()          bfin_read16(UART1_DLL)
#define bfin_write_UART1_DLL(val)      bfin_write16(UART1_DLL, val)
#define bfin_read_UART1_DLH()          bfin_read16(UART1_DLH)
#define bfin_write_UART1_DLH(val)      bfin_write16(UART1_DLH, val)
#define bfin_read_UART1_IER()          bfin_read16(UART1_IER)
#define bfin_write_UART1_IER(val)      bfin_write16(UART1_IER, val)
#define bfin_read_UART1_IIR()          bfin_read16(UART1_IIR)
#define bfin_write_UART1_IIR(val)      bfin_write16(UART1_IIR, val)
#define bfin_read_UART1_LCR()          bfin_read16(UART1_LCR)
#define bfin_write_UART1_LCR(val)      bfin_write16(UART1_LCR, val)
#define bfin_read_UART1_MCR()          bfin_read16(UART1_MCR)
#define bfin_write_UART1_MCR(val)      bfin_write16(UART1_MCR, val)
#define bfin_read_UART1_LSR()          bfin_read16(UART1_LSR)
#define bfin_write_UART1_LSR(val)      bfin_write16(UART1_LSR, val)
#define bfin_read_UART1_SCR()          bfin_read16(UART1_SCR)
#define bfin_write_UART1_SCR(val)      bfin_write16(UART1_SCR, val)
#define bfin_read_UART1_GCTL()         bfin_read16(UART1_GCTL)
#define bfin_write_UART1_GCTL(val)     bfin_write16(UART1_GCTL, val)
#define bfin_read_UART2_THR()          bfin_read16(UART2_THR)
#define bfin_write_UART2_THR(val)      bfin_write16(UART2_THR, val)
#define bfin_read_UART2_RBR()          bfin_read16(UART2_RBR)
#define bfin_write_UART2_RBR(val)      bfin_write16(UART2_RBR, val)
#define bfin_read_UART2_DLL()          bfin_read16(UART2_DLL)
#define bfin_write_UART2_DLL(val)      bfin_write16(UART2_DLL, val)
#define bfin_read_UART2_DLH()          bfin_read16(UART2_DLH)
#define bfin_write_UART2_DLH(val)      bfin_write16(UART2_DLH, val)
#define bfin_read_UART2_IER()          bfin_read16(UART2_IER)
#define bfin_write_UART2_IER(val)      bfin_write16(UART2_IER, val)
#define bfin_read_UART2_IIR()          bfin_read16(UART2_IIR)
#define bfin_write_UART2_IIR(val)      bfin_write16(UART2_IIR, val)
#define bfin_read_UART2_LCR()          bfin_read16(UART2_LCR)
#define bfin_write_UART2_LCR(val)      bfin_write16(UART2_LCR, val)
#define bfin_read_UART2_MCR()          bfin_read16(UART2_MCR)
#define bfin_write_UART2_MCR(val)      bfin_write16(UART2_MCR, val)
#define bfin_read_UART2_LSR()          bfin_read16(UART2_LSR)
#define bfin_write_UART2_LSR(val)      bfin_write16(UART2_LSR, val)
#define bfin_read_UART2_SCR()          bfin_read16(UART2_SCR)
#define bfin_write_UART2_SCR(val)      bfin_write16(UART2_SCR, val)
#define bfin_read_UART2_GCTL()         bfin_read16(UART2_GCTL)
#define bfin_write_UART2_GCTL(val)     bfin_write16(UART2_GCTL, val)
#define bfin_read_SPI0_CTL()           bfin_read16(SPI0_CTL)
#define bfin_write_SPI0_CTL(val)       bfin_write16(SPI0_CTL, val)
#define bfin_read_SPI0_FLG()           bfin_read16(SPI0_FLG)
#define bfin_write_SPI0_FLG(val)       bfin_write16(SPI0_FLG, val)
#define bfin_read_SPI0_STAT()          bfin_read16(SPI0_STAT)
#define bfin_write_SPI0_STAT(val)      bfin_write16(SPI0_STAT, val)
#define bfin_read_SPI0_TDBR()          bfin_read16(SPI0_TDBR)
#define bfin_write_SPI0_TDBR(val)      bfin_write16(SPI0_TDBR, val)
#define bfin_read_SPI0_RDBR()          bfin_read16(SPI0_RDBR)
#define bfin_write_SPI0_RDBR(val)      bfin_write16(SPI0_RDBR, val)
#define bfin_read_SPI0_BAUD()          bfin_read16(SPI0_BAUD)
#define bfin_write_SPI0_BAUD(val)      bfin_write16(SPI0_BAUD, val)
#define bfin_read_SPI0_SHADOW()        bfin_read16(SPI0_SHADOW)
#define bfin_write_SPI0_SHADOW(val)    bfin_write16(SPI0_SHADOW, val)
#define bfin_read_SPI1_CTL()           bfin_read16(SPI1_CTL)
#define bfin_write_SPI1_CTL(val)       bfin_write16(SPI1_CTL, val)
#define bfin_read_SPI1_FLG()           bfin_read16(SPI1_FLG)
#define bfin_write_SPI1_FLG(val)       bfin_write16(SPI1_FLG, val)
#define bfin_read_SPI1_STAT()          bfin_read16(SPI1_STAT)
#define bfin_write_SPI1_STAT(val)      bfin_write16(SPI1_STAT, val)
#define bfin_read_SPI1_TDBR()          bfin_read16(SPI1_TDBR)
#define bfin_write_SPI1_TDBR(val)      bfin_write16(SPI1_TDBR, val)
#define bfin_read_SPI1_RDBR()          bfin_read16(SPI1_RDBR)
#define bfin_write_SPI1_RDBR(val)      bfin_write16(SPI1_RDBR, val)
#define bfin_read_SPI1_BAUD()          bfin_read16(SPI1_BAUD)
#define bfin_write_SPI1_BAUD(val)      bfin_write16(SPI1_BAUD, val)
#define bfin_read_SPI1_SHADOW()        bfin_read16(SPI1_SHADOW)
#define bfin_write_SPI1_SHADOW(val)    bfin_write16(SPI1_SHADOW, val)
#define bfin_read_SPI2_CTL()           bfin_read16(SPI2_CTL)
#define bfin_write_SPI2_CTL(val)       bfin_write16(SPI2_CTL, val)
#define bfin_read_SPI2_FLG()           bfin_read16(SPI2_FLG)
#define bfin_write_SPI2_FLG(val)       bfin_write16(SPI2_FLG, val)
#define bfin_read_SPI2_STAT()          bfin_read16(SPI2_STAT)
#define bfin_write_SPI2_STAT(val)      bfin_write16(SPI2_STAT, val)
#define bfin_read_SPI2_TDBR()          bfin_read16(SPI2_TDBR)
#define bfin_write_SPI2_TDBR(val)      bfin_write16(SPI2_TDBR, val)
#define bfin_read_SPI2_RDBR()          bfin_read16(SPI2_RDBR)
#define bfin_write_SPI2_RDBR(val)      bfin_write16(SPI2_RDBR, val)
#define bfin_read_SPI2_BAUD()          bfin_read16(SPI2_BAUD)
#define bfin_write_SPI2_BAUD(val)      bfin_write16(SPI2_BAUD, val)
#define bfin_read_SPI2_SHADOW()        bfin_read16(SPI2_SHADOW)
#define bfin_write_SPI2_SHADOW(val)    bfin_write16(SPI2_SHADOW, val)
#define bfin_read_TIMER0_CONFIG()      bfin_read16(TIMER0_CONFIG)
#define bfin_write_TIMER0_CONFIG(val)  bfin_write16(TIMER0_CONFIG, val)
#define bfin_read_TIMER0_COUNTER()     bfin_read32(TIMER0_COUNTER)
#define bfin_write_TIMER0_COUNTER(val) bfin_write32(TIMER0_COUNTER, val)
#define bfin_read_TIMER0_PERIOD()      bfin_read32(TIMER0_PERIOD)
#define bfin_write_TIMER0_PERIOD(val)  bfin_write32(TIMER0_PERIOD, val)
#define bfin_read_TIMER0_WIDTH()       bfin_read32(TIMER0_WIDTH)
#define bfin_write_TIMER0_WIDTH(val)   bfin_write32(TIMER0_WIDTH, val)
#define bfin_read_TIMER1_CONFIG()      bfin_read16(TIMER1_CONFIG)
#define bfin_write_TIMER1_CONFIG(val)  bfin_write16(TIMER1_CONFIG, val)
#define bfin_read_TIMER1_COUNTER()     bfin_read32(TIMER1_COUNTER)
#define bfin_write_TIMER1_COUNTER(val) bfin_write32(TIMER1_COUNTER, val)
#define bfin_read_TIMER1_PERIOD()      bfin_read32(TIMER1_PERIOD)
#define bfin_write_TIMER1_PERIOD(val)  bfin_write32(TIMER1_PERIOD, val)
#define bfin_read_TIMER1_WIDTH()       bfin_read32(TIMER1_WIDTH)
#define bfin_write_TIMER1_WIDTH(val)   bfin_write32(TIMER1_WIDTH, val)
#define bfin_read_TIMER2_CONFIG()      bfin_read16(TIMER2_CONFIG)
#define bfin_write_TIMER2_CONFIG(val)  bfin_write16(TIMER2_CONFIG, val)
#define bfin_read_TIMER2_COUNTER()     bfin_read32(TIMER2_COUNTER)
#define bfin_write_TIMER2_COUNTER(val) bfin_write32(TIMER2_COUNTER, val)
#define bfin_read_TIMER2_PERIOD()      bfin_read32(TIMER2_PERIOD)
#define bfin_write_TIMER2_PERIOD(val)  bfin_write32(TIMER2_PERIOD, val)
#define bfin_read_TIMER2_WIDTH()       bfin_read32(TIMER2_WIDTH)
#define bfin_write_TIMER2_WIDTH(val)   bfin_write32(TIMER2_WIDTH, val)
#define bfin_read_TIMER_ENABLE()       bfin_read16(TIMER_ENABLE)
#define bfin_write_TIMER_ENABLE(val)   bfin_write16(TIMER_ENABLE, val)
#define bfin_read_TIMER_DISABLE()      bfin_read16(TIMER_DISABLE)
#define bfin_write_TIMER_DISABLE(val)  bfin_write16(TIMER_DISABLE, val)
#define bfin_read_TIMER_STATUS()       bfin_read16(TIMER_STATUS)
#define bfin_write_TIMER_STATUS(val)   bfin_write16(TIMER_STATUS, val)
#define bfin_read_SPORT0_TCR1()        bfin_read16(SPORT0_TCR1)
#define bfin_write_SPORT0_TCR1(val)    bfin_write16(SPORT0_TCR1, val)
#define bfin_read_SPORT0_TCR2()        bfin_read16(SPORT0_TCR2)
#define bfin_write_SPORT0_TCR2(val)    bfin_write16(SPORT0_TCR2, val)
#define bfin_read_SPORT0_TCLKDIV()     bfin_read16(SPORT0_TCLKDIV)
#define bfin_write_SPORT0_TCLKDIV(val) bfin_write16(SPORT0_TCLKDIV, val)
#define bfin_read_SPORT0_TFSDIV()      bfin_read16(SPORT0_TFSDIV)
#define bfin_write_SPORT0_TFSDIV(val)  bfin_write16(SPORT0_TFSDIV, val)
#define bfin_read_SPORT0_TX()          bfin_read32(SPORT0_TX)
#define bfin_write_SPORT0_TX(val)      bfin_write32(SPORT0_TX, val)
#define bfin_read_SPORT0_RX()          bfin_read32(SPORT0_RX)
#define bfin_write_SPORT0_RX(val)      bfin_write32(SPORT0_RX, val)
#define bfin_read_SPORT0_RCR1()        bfin_read16(SPORT0_RCR1)
#define bfin_write_SPORT0_RCR1(val)    bfin_write16(SPORT0_RCR1, val)
#define bfin_read_SPORT0_RCR2()        bfin_read16(SPORT0_RCR2)
#define bfin_write_SPORT0_RCR2(val)    bfin_write16(SPORT0_RCR2, val)
#define bfin_read_SPORT0_RCLKDIV()     bfin_read16(SPORT0_RCLKDIV)
#define bfin_write_SPORT0_RCLKDIV(val) bfin_write16(SPORT0_RCLKDIV, val)
#define bfin_read_SPORT0_RFSDIV()      bfin_read16(SPORT0_RFSDIV)
#define bfin_write_SPORT0_RFSDIV(val)  bfin_write16(SPORT0_RFSDIV, val)
#define bfin_read_SPORT0_STAT()        bfin_read16(SPORT0_STAT)
#define bfin_write_SPORT0_STAT(val)    bfin_write16(SPORT0_STAT, val)
#define bfin_read_SPORT0_CHNL()        bfin_read16(SPORT0_CHNL)
#define bfin_write_SPORT0_CHNL(val)    bfin_write16(SPORT0_CHNL, val)
#define bfin_read_SPORT0_MCMC1()       bfin_read16(SPORT0_MCMC1)
#define bfin_write_SPORT0_MCMC1(val)   bfin_write16(SPORT0_MCMC1, val)
#define bfin_read_SPORT0_MCMC2()       bfin_read16(SPORT0_MCMC2)
#define bfin_write_SPORT0_MCMC2(val)   bfin_write16(SPORT0_MCMC2, val)
#define bfin_read_SPORT0_MTCS0()       bfin_read32(SPORT0_MTCS0)
#define bfin_write_SPORT0_MTCS0(val)   bfin_write32(SPORT0_MTCS0, val)
#define bfin_read_SPORT0_MTCS1()       bfin_read32(SPORT0_MTCS1)
#define bfin_write_SPORT0_MTCS1(val)   bfin_write32(SPORT0_MTCS1, val)
#define bfin_read_SPORT0_MTCS2()       bfin_read32(SPORT0_MTCS2)
#define bfin_write_SPORT0_MTCS2(val)   bfin_write32(SPORT0_MTCS2, val)
#define bfin_read_SPORT0_MTCS3()       bfin_read32(SPORT0_MTCS3)
#define bfin_write_SPORT0_MTCS3(val)   bfin_write32(SPORT0_MTCS3, val)
#define bfin_read_SPORT0_MRCS0()       bfin_read32(SPORT0_MRCS0)
#define bfin_write_SPORT0_MRCS0(val)   bfin_write32(SPORT0_MRCS0, val)
#define bfin_read_SPORT0_MRCS1()       bfin_read32(SPORT0_MRCS1)
#define bfin_write_SPORT0_MRCS1(val)   bfin_write32(SPORT0_MRCS1, val)
#define bfin_read_SPORT0_MRCS2()       bfin_read32(SPORT0_MRCS2)
#define bfin_write_SPORT0_MRCS2(val)   bfin_write32(SPORT0_MRCS2, val)
#define bfin_read_SPORT0_MRCS3()       bfin_read32(SPORT0_MRCS3)
#define bfin_write_SPORT0_MRCS3(val)   bfin_write32(SPORT0_MRCS3, val)
#define bfin_read_SPORT1_TCR1()        bfin_read16(SPORT1_TCR1)
#define bfin_write_SPORT1_TCR1(val)    bfin_write16(SPORT1_TCR1, val)
#define bfin_read_SPORT1_TCR2()        bfin_read16(SPORT1_TCR2)
#define bfin_write_SPORT1_TCR2(val)    bfin_write16(SPORT1_TCR2, val)
#define bfin_read_SPORT1_TCLKDIV()     bfin_read16(SPORT1_TCLKDIV)
#define bfin_write_SPORT1_TCLKDIV(val) bfin_write16(SPORT1_TCLKDIV, val)
#define bfin_read_SPORT1_TFSDIV()      bfin_read16(SPORT1_TFSDIV)
#define bfin_write_SPORT1_TFSDIV(val)  bfin_write16(SPORT1_TFSDIV, val)
#define bfin_read_SPORT1_TX()          bfin_read32(SPORT1_TX)
#define bfin_write_SPORT1_TX(val)      bfin_write32(SPORT1_TX, val)
#define bfin_read_SPORT1_RX()          bfin_read32(SPORT1_RX)
#define bfin_write_SPORT1_RX(val)      bfin_write32(SPORT1_RX, val)
#define bfin_read_SPORT1_RCR1()        bfin_read16(SPORT1_RCR1)
#define bfin_write_SPORT1_RCR1(val)    bfin_write16(SPORT1_RCR1, val)
#define bfin_read_SPORT1_RCR2()        bfin_read16(SPORT1_RCR2)
#define bfin_write_SPORT1_RCR2(val)    bfin_write16(SPORT1_RCR2, val)
#define bfin_read_SPORT1_RCLKDIV()     bfin_read16(SPORT1_RCLKDIV)
#define bfin_write_SPORT1_RCLKDIV(val) bfin_write16(SPORT1_RCLKDIV, val)
#define bfin_read_SPORT1_RFSDIV()      bfin_read16(SPORT1_RFSDIV)
#define bfin_write_SPORT1_RFSDIV(val)  bfin_write16(SPORT1_RFSDIV, val)
#define bfin_read_SPORT1_STAT()        bfin_read16(SPORT1_STAT)
#define bfin_write_SPORT1_STAT(val)    bfin_write16(SPORT1_STAT, val)
#define bfin_read_SPORT1_CHNL()        bfin_read16(SPORT1_CHNL)
#define bfin_write_SPORT1_CHNL(val)    bfin_write16(SPORT1_CHNL, val)
#define bfin_read_SPORT1_MCMC1()       bfin_read16(SPORT1_MCMC1)
#define bfin_write_SPORT1_MCMC1(val)   bfin_write16(SPORT1_MCMC1, val)
#define bfin_read_SPORT1_MCMC2()       bfin_read16(SPORT1_MCMC2)
#define bfin_write_SPORT1_MCMC2(val)   bfin_write16(SPORT1_MCMC2, val)
#define bfin_read_SPORT1_MTCS0()       bfin_read32(SPORT1_MTCS0)
#define bfin_write_SPORT1_MTCS0(val)   bfin_write32(SPORT1_MTCS0, val)
#define bfin_read_SPORT1_MTCS1()       bfin_read32(SPORT1_MTCS1)
#define bfin_write_SPORT1_MTCS1(val)   bfin_write32(SPORT1_MTCS1, val)
#define bfin_read_SPORT1_MTCS2()       bfin_read32(SPORT1_MTCS2)
#define bfin_write_SPORT1_MTCS2(val)   bfin_write32(SPORT1_MTCS2, val)
#define bfin_read_SPORT1_MTCS3()       bfin_read32(SPORT1_MTCS3)
#define bfin_write_SPORT1_MTCS3(val)   bfin_write32(SPORT1_MTCS3, val)
#define bfin_read_SPORT1_MRCS0()       bfin_read32(SPORT1_MRCS0)
#define bfin_write_SPORT1_MRCS0(val)   bfin_write32(SPORT1_MRCS0, val)
#define bfin_read_SPORT1_MRCS1()       bfin_read32(SPORT1_MRCS1)
#define bfin_write_SPORT1_MRCS1(val)   bfin_write32(SPORT1_MRCS1, val)
#define bfin_read_SPORT1_MRCS2()       bfin_read32(SPORT1_MRCS2)
#define bfin_write_SPORT1_MRCS2(val)   bfin_write32(SPORT1_MRCS2, val)
#define bfin_read_SPORT1_MRCS3()       bfin_read32(SPORT1_MRCS3)
#define bfin_write_SPORT1_MRCS3(val)   bfin_write32(SPORT1_MRCS3, val)
#define bfin_read_SPORT2_TCR1()        bfin_read16(SPORT2_TCR1)
#define bfin_write_SPORT2_TCR1(val)    bfin_write16(SPORT2_TCR1, val)
#define bfin_read_SPORT2_TCR2()        bfin_read16(SPORT2_TCR2)
#define bfin_write_SPORT2_TCR2(val)    bfin_write16(SPORT2_TCR2, val)
#define bfin_read_SPORT2_TCLKDIV()     bfin_read16(SPORT2_TCLKDIV)
#define bfin_write_SPORT2_TCLKDIV(val) bfin_write16(SPORT2_TCLKDIV, val)
#define bfin_read_SPORT2_TFSDIV()      bfin_read16(SPORT2_TFSDIV)
#define bfin_write_SPORT2_TFSDIV(val)  bfin_write16(SPORT2_TFSDIV, val)
#define bfin_read_SPORT2_TX()          bfin_read32(SPORT2_TX)
#define bfin_write_SPORT2_TX(val)      bfin_write32(SPORT2_TX, val)
#define bfin_read_SPORT2_RX()          bfin_read32(SPORT2_RX)
#define bfin_write_SPORT2_RX(val)      bfin_write32(SPORT2_RX, val)
#define bfin_read_SPORT2_RCR1()        bfin_read16(SPORT2_RCR1)
#define bfin_write_SPORT2_RCR1(val)    bfin_write16(SPORT2_RCR1, val)
#define bfin_read_SPORT2_RCR2()        bfin_read16(SPORT2_RCR2)
#define bfin_write_SPORT2_RCR2(val)    bfin_write16(SPORT2_RCR2, val)
#define bfin_read_SPORT2_RCLKDIV()     bfin_read16(SPORT2_RCLKDIV)
#define bfin_write_SPORT2_RCLKDIV(val) bfin_write16(SPORT2_RCLKDIV, val)
#define bfin_read_SPORT2_RFSDIV()      bfin_read16(SPORT2_RFSDIV)
#define bfin_write_SPORT2_RFSDIV(val)  bfin_write16(SPORT2_RFSDIV, val)
#define bfin_read_SPORT2_STAT()        bfin_read16(SPORT2_STAT)
#define bfin_write_SPORT2_STAT(val)    bfin_write16(SPORT2_STAT, val)
#define bfin_read_SPORT2_CHNL()        bfin_read16(SPORT2_CHNL)
#define bfin_write_SPORT2_CHNL(val)    bfin_write16(SPORT2_CHNL, val)
#define bfin_read_SPORT2_MCMC1()       bfin_read16(SPORT2_MCMC1)
#define bfin_write_SPORT2_MCMC1(val)   bfin_write16(SPORT2_MCMC1, val)
#define bfin_read_SPORT2_MCMC2()       bfin_read16(SPORT2_MCMC2)
#define bfin_write_SPORT2_MCMC2(val)   bfin_write16(SPORT2_MCMC2, val)
#define bfin_read_SPORT2_MTCS0()       bfin_read32(SPORT2_MTCS0)
#define bfin_write_SPORT2_MTCS0(val)   bfin_write32(SPORT2_MTCS0, val)
#define bfin_read_SPORT2_MTCS1()       bfin_read32(SPORT2_MTCS1)
#define bfin_write_SPORT2_MTCS1(val)   bfin_write32(SPORT2_MTCS1, val)
#define bfin_read_SPORT2_MTCS2()       bfin_read32(SPORT2_MTCS2)
#define bfin_write_SPORT2_MTCS2(val)   bfin_write32(SPORT2_MTCS2, val)
#define bfin_read_SPORT2_MTCS3()       bfin_read32(SPORT2_MTCS3)
#define bfin_write_SPORT2_MTCS3(val)   bfin_write32(SPORT2_MTCS3, val)
#define bfin_read_SPORT2_MRCS0()       bfin_read32(SPORT2_MRCS0)
#define bfin_write_SPORT2_MRCS0(val)   bfin_write32(SPORT2_MRCS0, val)
#define bfin_read_SPORT2_MRCS1()       bfin_read32(SPORT2_MRCS1)
#define bfin_write_SPORT2_MRCS1(val)   bfin_write32(SPORT2_MRCS1, val)
#define bfin_read_SPORT2_MRCS2()       bfin_read32(SPORT2_MRCS2)
#define bfin_write_SPORT2_MRCS2(val)   bfin_write32(SPORT2_MRCS2, val)
#define bfin_read_SPORT2_MRCS3()       bfin_read32(SPORT2_MRCS3)
#define bfin_write_SPORT2_MRCS3(val)   bfin_write32(SPORT2_MRCS3, val)
#define bfin_read_SPORT3_TCR1()        bfin_read16(SPORT3_TCR1)
#define bfin_write_SPORT3_TCR1(val)    bfin_write16(SPORT3_TCR1, val)
#define bfin_read_SPORT3_TCR2()        bfin_read16(SPORT3_TCR2)
#define bfin_write_SPORT3_TCR2(val)    bfin_write16(SPORT3_TCR2, val)
#define bfin_read_SPORT3_TCLKDIV()     bfin_read16(SPORT3_TCLKDIV)
#define bfin_write_SPORT3_TCLKDIV(val) bfin_write16(SPORT3_TCLKDIV, val)
#define bfin_read_SPORT3_TFSDIV()      bfin_read16(SPORT3_TFSDIV)
#define bfin_write_SPORT3_TFSDIV(val)  bfin_write16(SPORT3_TFSDIV, val)
#define bfin_read_SPORT3_TX()          bfin_read32(SPORT3_TX)
#define bfin_write_SPORT3_TX(val)      bfin_write32(SPORT3_TX, val)
#define bfin_read_SPORT3_RX()          bfin_read32(SPORT3_RX)
#define bfin_write_SPORT3_RX(val)      bfin_write32(SPORT3_RX, val)
#define bfin_read_SPORT3_RCR1()        bfin_read16(SPORT3_RCR1)
#define bfin_write_SPORT3_RCR1(val)    bfin_write16(SPORT3_RCR1, val)
#define bfin_read_SPORT3_RCR2()        bfin_read16(SPORT3_RCR2)
#define bfin_write_SPORT3_RCR2(val)    bfin_write16(SPORT3_RCR2, val)
#define bfin_read_SPORT3_RCLKDIV()     bfin_read16(SPORT3_RCLKDIV)
#define bfin_write_SPORT3_RCLKDIV(val) bfin_write16(SPORT3_RCLKDIV, val)
#define bfin_read_SPORT3_RFSDIV()      bfin_read16(SPORT3_RFSDIV)
#define bfin_write_SPORT3_RFSDIV(val)  bfin_write16(SPORT3_RFSDIV, val)
#define bfin_read_SPORT3_STAT()        bfin_read16(SPORT3_STAT)
#define bfin_write_SPORT3_STAT(val)    bfin_write16(SPORT3_STAT, val)
#define bfin_read_SPORT3_CHNL()        bfin_read16(SPORT3_CHNL)
#define bfin_write_SPORT3_CHNL(val)    bfin_write16(SPORT3_CHNL, val)
#define bfin_read_SPORT3_MCMC1()       bfin_read16(SPORT3_MCMC1)
#define bfin_write_SPORT3_MCMC1(val)   bfin_write16(SPORT3_MCMC1, val)
#define bfin_read_SPORT3_MCMC2()       bfin_read16(SPORT3_MCMC2)
#define bfin_write_SPORT3_MCMC2(val)   bfin_write16(SPORT3_MCMC2, val)
#define bfin_read_SPORT3_MTCS0()       bfin_read32(SPORT3_MTCS0)
#define bfin_write_SPORT3_MTCS0(val)   bfin_write32(SPORT3_MTCS0, val)
#define bfin_read_SPORT3_MTCS1()       bfin_read32(SPORT3_MTCS1)
#define bfin_write_SPORT3_MTCS1(val)   bfin_write32(SPORT3_MTCS1, val)
#define bfin_read_SPORT3_MTCS2()       bfin_read32(SPORT3_MTCS2)
#define bfin_write_SPORT3_MTCS2(val)   bfin_write32(SPORT3_MTCS2, val)
#define bfin_read_SPORT3_MTCS3()       bfin_read32(SPORT3_MTCS3)
#define bfin_write_SPORT3_MTCS3(val)   bfin_write32(SPORT3_MTCS3, val)
#define bfin_read_SPORT3_MRCS0()       bfin_read32(SPORT3_MRCS0)
#define bfin_write_SPORT3_MRCS0(val)   bfin_write32(SPORT3_MRCS0, val)
#define bfin_read_SPORT3_MRCS1()       bfin_read32(SPORT3_MRCS1)
#define bfin_write_SPORT3_MRCS1(val)   bfin_write32(SPORT3_MRCS1, val)
#define bfin_read_SPORT3_MRCS2()       bfin_read32(SPORT3_MRCS2)
#define bfin_write_SPORT3_MRCS2(val)   bfin_write32(SPORT3_MRCS2, val)
#define bfin_read_SPORT3_MRCS3()       bfin_read32(SPORT3_MRCS3)
#define bfin_write_SPORT3_MRCS3(val)   bfin_write32(SPORT3_MRCS3, val)
#define bfin_read_PORTFIO()            bfin_read16(PORTFIO)
#define bfin_write_PORTFIO(val)        bfin_write16(PORTFIO, val)
#define bfin_read_PORTFIO_CLEAR()      bfin_read16(PORTFIO_CLEAR)
#define bfin_write_PORTFIO_CLEAR(val)  bfin_write16(PORTFIO_CLEAR, val)
#define bfin_read_PORTFIO_SET()        bfin_read16(PORTFIO_SET)
#define bfin_write_PORTFIO_SET(val)    bfin_write16(PORTFIO_SET, val)
#define bfin_read_PORTFIO_TOGGLE()     bfin_read16(PORTFIO_TOGGLE)
#define bfin_write_PORTFIO_TOGGLE(val) bfin_write16(PORTFIO_TOGGLE, val)
#define bfin_read_PORTFIO_MASKA()      bfin_read16(PORTFIO_MASKA)
#define bfin_write_PORTFIO_MASKA(val)  bfin_write16(PORTFIO_MASKA, val)
#define bfin_read_PORTFIO_MASKA_CLEAR() bfin_read16(PORTFIO_MASKA_CLEAR)
#define bfin_write_PORTFIO_MASKA_CLEAR(val) bfin_write16(PORTFIO_MASKA_CLEAR, val)
#define bfin_read_PORTFIO_MASKA_SET()  bfin_read16(PORTFIO_MASKA_SET)
#define bfin_write_PORTFIO_MASKA_SET(val) bfin_write16(PORTFIO_MASKA_SET, val)
#define bfin_read_PORTFIO_MASKA_TOGGLE() bfin_read16(PORTFIO_MASKA_TOGGLE)
#define bfin_write_PORTFIO_MASKA_TOGGLE(val) bfin_write16(PORTFIO_MASKA_TOGGLE, val)
#define bfin_read_PORTFIO_MASKB()      bfin_read16(PORTFIO_MASKB)
#define bfin_write_PORTFIO_MASKB(val)  bfin_write16(PORTFIO_MASKB, val)
#define bfin_read_PORTFIO_MASKB_CLEAR() bfin_read16(PORTFIO_MASKB_CLEAR)
#define bfin_write_PORTFIO_MASKB_CLEAR(val) bfin_write16(PORTFIO_MASKB_CLEAR, val)
#define bfin_read_PORTFIO_MASKB_SET()  bfin_read16(PORTFIO_MASKB_SET)
#define bfin_write_PORTFIO_MASKB_SET(val) bfin_write16(PORTFIO_MASKB_SET, val)
#define bfin_read_PORTFIO_MASKB_TOGGLE() bfin_read16(PORTFIO_MASKB_TOGGLE)
#define bfin_write_PORTFIO_MASKB_TOGGLE(val) bfin_write16(PORTFIO_MASKB_TOGGLE, val)
#define bfin_read_PORTFIO_DIR()        bfin_read16(PORTFIO_DIR)
#define bfin_write_PORTFIO_DIR(val)    bfin_write16(PORTFIO_DIR, val)
#define bfin_read_PORTFIO_POLAR()      bfin_read16(PORTFIO_POLAR)
#define bfin_write_PORTFIO_POLAR(val)  bfin_write16(PORTFIO_POLAR, val)
#define bfin_read_PORTFIO_EDGE()       bfin_read16(PORTFIO_EDGE)
#define bfin_write_PORTFIO_EDGE(val)   bfin_write16(PORTFIO_EDGE, val)
#define bfin_read_PORTFIO_BOTH()       bfin_read16(PORTFIO_BOTH)
#define bfin_write_PORTFIO_BOTH(val)   bfin_write16(PORTFIO_BOTH, val)
#define bfin_read_PORTFIO_INEN()       bfin_read16(PORTFIO_INEN)
#define bfin_write_PORTFIO_INEN(val)   bfin_write16(PORTFIO_INEN, val)
#define bfin_read_PORTCIO_FER()        bfin_read16(PORTCIO_FER)
#define bfin_write_PORTCIO_FER(val)    bfin_write16(PORTCIO_FER, val)
#define bfin_read_PORTCIO()            bfin_read16(PORTCIO)
#define bfin_write_PORTCIO(val)        bfin_write16(PORTCIO, val)
#define bfin_read_PORTCIO_CLEAR()      bfin_read16(PORTCIO_CLEAR)
#define bfin_write_PORTCIO_CLEAR(val)  bfin_write16(PORTCIO_CLEAR, val)
#define bfin_read_PORTCIO_SET()        bfin_read16(PORTCIO_SET)
#define bfin_write_PORTCIO_SET(val)    bfin_write16(PORTCIO_SET, val)
#define bfin_read_PORTCIO_TOGGLE()     bfin_read16(PORTCIO_TOGGLE)
#define bfin_write_PORTCIO_TOGGLE(val) bfin_write16(PORTCIO_TOGGLE, val)
#define bfin_read_PORTCIO_DIR()        bfin_read16(PORTCIO_DIR)
#define bfin_write_PORTCIO_DIR(val)    bfin_write16(PORTCIO_DIR, val)
#define bfin_read_PORTCIO_INEN()       bfin_read16(PORTCIO_INEN)
#define bfin_write_PORTCIO_INEN(val)   bfin_write16(PORTCIO_INEN, val)
#define bfin_read_PORTDIO_FER()        bfin_read16(PORTDIO_FER)
#define bfin_write_PORTDIO_FER(val)    bfin_write16(PORTDIO_FER, val)
#define bfin_read_PORTDIO()            bfin_read16(PORTDIO)
#define bfin_write_PORTDIO(val)        bfin_write16(PORTDIO, val)
#define bfin_read_PORTDIO_CLEAR()      bfin_read16(PORTDIO_CLEAR)
#define bfin_write_PORTDIO_CLEAR(val)  bfin_write16(PORTDIO_CLEAR, val)
#define bfin_read_PORTDIO_SET()        bfin_read16(PORTDIO_SET)
#define bfin_write_PORTDIO_SET(val)    bfin_write16(PORTDIO_SET, val)
#define bfin_read_PORTDIO_TOGGLE()     bfin_read16(PORTDIO_TOGGLE)
#define bfin_write_PORTDIO_TOGGLE(val) bfin_write16(PORTDIO_TOGGLE, val)
#define bfin_read_PORTDIO_DIR()        bfin_read16(PORTDIO_DIR)
#define bfin_write_PORTDIO_DIR(val)    bfin_write16(PORTDIO_DIR, val)
#define bfin_read_PORTDIO_INEN()       bfin_read16(PORTDIO_INEN)
#define bfin_write_PORTDIO_INEN(val)   bfin_write16(PORTDIO_INEN, val)
#define bfin_read_PORTEIO_FER()        bfin_read16(PORTEIO_FER)
#define bfin_write_PORTEIO_FER(val)    bfin_write16(PORTEIO_FER, val)
#define bfin_read_PORTEIO()            bfin_read16(PORTEIO)
#define bfin_write_PORTEIO(val)        bfin_write16(PORTEIO, val)
#define bfin_read_PORTEIO_CLEAR()      bfin_read16(PORTEIO_CLEAR)
#define bfin_write_PORTEIO_CLEAR(val)  bfin_write16(PORTEIO_CLEAR, val)
#define bfin_read_PORTEIO_SET()        bfin_read16(PORTEIO_SET)
#define bfin_write_PORTEIO_SET(val)    bfin_write16(PORTEIO_SET, val)
#define bfin_read_PORTEIO_TOGGLE()     bfin_read16(PORTEIO_TOGGLE)
#define bfin_write_PORTEIO_TOGGLE(val) bfin_write16(PORTEIO_TOGGLE, val)
#define bfin_read_PORTEIO_DIR()        bfin_read16(PORTEIO_DIR)
#define bfin_write_PORTEIO_DIR(val)    bfin_write16(PORTEIO_DIR, val)
#define bfin_read_PORTEIO_INEN()       bfin_read16(PORTEIO_INEN)
#define bfin_write_PORTEIO_INEN(val)   bfin_write16(PORTEIO_INEN, val)
#define bfin_read_EBIU_AMGCTL()        bfin_read16(EBIU_AMGCTL)
#define bfin_write_EBIU_AMGCTL(val)    bfin_write16(EBIU_AMGCTL, val)
#define bfin_read_EBIU_AMBCTL0()       bfin_read32(EBIU_AMBCTL0)
#define bfin_write_EBIU_AMBCTL0(val)   bfin_write32(EBIU_AMBCTL0, val)
#define bfin_read_EBIU_AMBCTL1()       bfin_read32(EBIU_AMBCTL1)
#define bfin_write_EBIU_AMBCTL1(val)   bfin_write32(EBIU_AMBCTL1, val)
#define bfin_read_EBIU_SDGCTL()        bfin_read32(EBIU_SDGCTL)
#define bfin_write_EBIU_SDGCTL(val)    bfin_write32(EBIU_SDGCTL, val)
#define bfin_read_EBIU_SDBCTL()        bfin_read16(EBIU_SDBCTL)
#define bfin_write_EBIU_SDBCTL(val)    bfin_write16(EBIU_SDBCTL, val)
#define bfin_read_EBIU_SDRRC()         bfin_read16(EBIU_SDRRC)
#define bfin_write_EBIU_SDRRC(val)     bfin_write16(EBIU_SDRRC, val)
#define bfin_read_EBIU_SDSTAT()        bfin_read16(EBIU_SDSTAT)
#define bfin_write_EBIU_SDSTAT(val)    bfin_write16(EBIU_SDSTAT, val)
#define bfin_read_DMA0_TC_PER()        bfin_read16(DMA0_TC_PER)
#define bfin_write_DMA0_TC_PER(val)    bfin_write16(DMA0_TC_PER, val)
#define bfin_read_DMA0_TC_CNT()        bfin_read16(DMA0_TC_CNT)
#define bfin_write_DMA0_TC_CNT(val)    bfin_write16(DMA0_TC_CNT, val)
#define bfin_read_DMA0_NEXT_DESC_PTR() bfin_readPTR(DMA0_NEXT_DESC_PTR)
#define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_writePTR(DMA0_NEXT_DESC_PTR, val)
#define bfin_read_DMA0_START_ADDR()    bfin_readPTR(DMA0_START_ADDR)
#define bfin_write_DMA0_START_ADDR(val) bfin_writePTR(DMA0_START_ADDR, val)
#define bfin_read_DMA0_CONFIG()        bfin_read16(DMA0_CONFIG)
#define bfin_write_DMA0_CONFIG(val)    bfin_write16(DMA0_CONFIG, val)
#define bfin_read_DMA0_X_COUNT()       bfin_read16(DMA0_X_COUNT)
#define bfin_write_DMA0_X_COUNT(val)   bfin_write16(DMA0_X_COUNT, val)
#define bfin_read_DMA0_X_MODIFY()      bfin_read16(DMA0_X_MODIFY)
#define bfin_write_DMA0_X_MODIFY(val)  bfin_write16(DMA0_X_MODIFY, val)
#define bfin_read_DMA0_Y_COUNT()       bfin_read16(DMA0_Y_COUNT)
#define bfin_write_DMA0_Y_COUNT(val)   bfin_write16(DMA0_Y_COUNT, val)
#define bfin_read_DMA0_Y_MODIFY()      bfin_read16(DMA0_Y_MODIFY)
#define bfin_write_DMA0_Y_MODIFY(val)  bfin_write16(DMA0_Y_MODIFY, val)
#define bfin_read_DMA0_CURR_DESC_PTR() bfin_readPTR(DMA0_CURR_DESC_PTR)
#define bfin_write_DMA0_CURR_DESC_PTR(val) bfin_writePTR(DMA0_CURR_DESC_PTR, val)
#define bfin_read_DMA0_CURR_ADDR()     bfin_readPTR(DMA0_CURR_ADDR)
#define bfin_write_DMA0_CURR_ADDR(val) bfin_writePTR(DMA0_CURR_ADDR, val)
#define bfin_read_DMA0_IRQ_STATUS()    bfin_read16(DMA0_IRQ_STATUS)
#define bfin_write_DMA0_IRQ_STATUS(val) bfin_write16(DMA0_IRQ_STATUS, val)
#define bfin_read_DMA0_PERIPHERAL_MAP() bfin_read16(DMA0_PERIPHERAL_MAP)
#define bfin_write_DMA0_PERIPHERAL_MAP(val) bfin_write16(DMA0_PERIPHERAL_MAP, val)
#define bfin_read_DMA0_CURR_X_COUNT()  bfin_read16(DMA0_CURR_X_COUNT)
#define bfin_write_DMA0_CURR_X_COUNT(val) bfin_write16(DMA0_CURR_X_COUNT, val)
#define bfin_read_DMA0_CURR_Y_COUNT()  bfin_read16(DMA0_CURR_Y_COUNT)
#define bfin_write_DMA0_CURR_Y_COUNT(val) bfin_write16(DMA0_CURR_Y_COUNT, val)
#define bfin_read_DMA1_NEXT_DESC_PTR() bfin_readPTR(DMA1_NEXT_DESC_PTR)
#define bfin_write_DMA1_NEXT_DESC_PTR(val) bfin_writePTR(DMA1_NEXT_DESC_PTR, val)
#define bfin_read_DMA1_START_ADDR()    bfin_readPTR(DMA1_START_ADDR)
#define bfin_write_DMA1_START_ADDR(val) bfin_writePTR(DMA1_START_ADDR, val)
#define bfin_read_DMA1_CONFIG()        bfin_read16(DMA1_CONFIG)
#define bfin_write_DMA1_CONFIG(val)    bfin_write16(DMA1_CONFIG, val)
#define bfin_read_DMA1_X_COUNT()       bfin_read16(DMA1_X_COUNT)
#define bfin_write_DMA1_X_COUNT(val)   bfin_write16(DMA1_X_COUNT, val)
#define bfin_read_DMA1_X_MODIFY()      bfin_read16(DMA1_X_MODIFY)
#define bfin_write_DMA1_X_MODIFY(val)  bfin_write16(DMA1_X_MODIFY, val)
#define bfin_read_DMA1_Y_COUNT()       bfin_read16(DMA1_Y_COUNT)
#define bfin_write_DMA1_Y_COUNT(val)   bfin_write16(DMA1_Y_COUNT, val)
#define bfin_read_DMA1_Y_MODIFY()      bfin_read16(DMA1_Y_MODIFY)
#define bfin_write_DMA1_Y_MODIFY(val)  bfin_write16(DMA1_Y_MODIFY, val)
#define bfin_read_DMA1_CURR_DESC_PTR() bfin_readPTR(DMA1_CURR_DESC_PTR)
#define bfin_write_DMA1_CURR_DESC_PTR(val) bfin_writePTR(DMA1_CURR_DESC_PTR, val)
#define bfin_read_DMA1_CURR_ADDR()     bfin_readPTR(DMA1_CURR_ADDR)
#define bfin_write_DMA1_CURR_ADDR(val) bfin_writePTR(DMA1_CURR_ADDR, val)
#define bfin_read_DMA1_IRQ_STATUS()    bfin_read16(DMA1_IRQ_STATUS)
#define bfin_write_DMA1_IRQ_STATUS(val) bfin_write16(DMA1_IRQ_STATUS, val)
#define bfin_read_DMA1_PERIPHERAL_MAP() bfin_read16(DMA1_PERIPHERAL_MAP)
#define bfin_write_DMA1_PERIPHERAL_MAP(val) bfin_write16(DMA1_PERIPHERAL_MAP, val)
#define bfin_read_DMA1_CURR_X_COUNT()  bfin_read16(DMA1_CURR_X_COUNT)
#define bfin_write_DMA1_CURR_X_COUNT(val) bfin_write16(DMA1_CURR_X_COUNT, val)
#define bfin_read_DMA1_CURR_Y_COUNT()  bfin_read16(DMA1_CURR_Y_COUNT)
#define bfin_write_DMA1_CURR_Y_COUNT(val) bfin_write16(DMA1_CURR_Y_COUNT, val)
#define bfin_read_DMA2_NEXT_DESC_PTR() bfin_readPTR(DMA2_NEXT_DESC_PTR)
#define bfin_write_DMA2_NEXT_DESC_PTR(val) bfin_writePTR(DMA2_NEXT_DESC_PTR, val)
#define bfin_read_DMA2_START_ADDR()    bfin_readPTR(DMA2_START_ADDR)
#define bfin_write_DMA2_START_ADDR(val) bfin_writePTR(DMA2_START_ADDR, val)
#define bfin_read_DMA2_CONFIG()        bfin_read16(DMA2_CONFIG)
#define bfin_write_DMA2_CONFIG(val)    bfin_write16(DMA2_CONFIG, val)
#define bfin_read_DMA2_X_COUNT()       bfin_read16(DMA2_X_COUNT)
#define bfin_write_DMA2_X_COUNT(val)   bfin_write16(DMA2_X_COUNT, val)
#define bfin_read_DMA2_X_MODIFY()      bfin_read16(DMA2_X_MODIFY)
#define bfin_write_DMA2_X_MODIFY(val)  bfin_write16(DMA2_X_MODIFY, val)
#define bfin_read_DMA2_Y_COUNT()       bfin_read16(DMA2_Y_COUNT)
#define bfin_write_DMA2_Y_COUNT(val)   bfin_write16(DMA2_Y_COUNT, val)
#define bfin_read_DMA2_Y_MODIFY()      bfin_read16(DMA2_Y_MODIFY)
#define bfin_write_DMA2_Y_MODIFY(val)  bfin_write16(DMA2_Y_MODIFY, val)
#define bfin_read_DMA2_CURR_DESC_PTR() bfin_readPTR(DMA2_CURR_DESC_PTR)
#define bfin_write_DMA2_CURR_DESC_PTR(val) bfin_writePTR(DMA2_CURR_DESC_PTR, val)
#define bfin_read_DMA2_CURR_ADDR()     bfin_readPTR(DMA2_CURR_ADDR)
#define bfin_write_DMA2_CURR_ADDR(val) bfin_writePTR(DMA2_CURR_ADDR, val)
#define bfin_read_DMA2_IRQ_STATUS()    bfin_read16(DMA2_IRQ_STATUS)
#define bfin_write_DMA2_IRQ_STATUS(val) bfin_write16(DMA2_IRQ_STATUS, val)
#define bfin_read_DMA2_PERIPHERAL_MAP() bfin_read16(DMA2_PERIPHERAL_MAP)
#define bfin_write_DMA2_PERIPHERAL_MAP(val) bfin_write16(DMA2_PERIPHERAL_MAP, val)
#define bfin_read_DMA2_CURR_X_COUNT()  bfin_read16(DMA2_CURR_X_COUNT)
#define bfin_write_DMA2_CURR_X_COUNT(val) bfin_write16(DMA2_CURR_X_COUNT, val)
#define bfin_read_DMA2_CURR_Y_COUNT()  bfin_read16(DMA2_CURR_Y_COUNT)
#define bfin_write_DMA2_CURR_Y_COUNT(val) bfin_write16(DMA2_CURR_Y_COUNT, val)
#define bfin_read_DMA3_NEXT_DESC_PTR() bfin_readPTR(DMA3_NEXT_DESC_PTR)
#define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_writePTR(DMA3_NEXT_DESC_PTR, val)
#define bfin_read_DMA3_START_ADDR()    bfin_readPTR(DMA3_START_ADDR)
#define bfin_write_DMA3_START_ADDR(val) bfin_writePTR(DMA3_START_ADDR, val)
#define bfin_read_DMA3_CONFIG()        bfin_read16(DMA3_CONFIG)
#define bfin_write_DMA3_CONFIG(val)    bfin_write16(DMA3_CONFIG, val)
#define bfin_read_DMA3_X_COUNT()       bfin_read16(DMA3_X_COUNT)
#define bfin_write_DMA3_X_COUNT(val)   bfin_write16(DMA3_X_COUNT, val)
#define bfin_read_DMA3_X_MODIFY()      bfin_read16(DMA3_X_MODIFY)
#define bfin_write_DMA3_X_MODIFY(val)  bfin_write16(DMA3_X_MODIFY, val)
#define bfin_read_DMA3_Y_COUNT()       bfin_read16(DMA3_Y_COUNT)
#define bfin_write_DMA3_Y_COUNT(val)   bfin_write16(DMA3_Y_COUNT, val)
#define bfin_read_DMA3_Y_MODIFY()      bfin_read16(DMA3_Y_MODIFY)
#define bfin_write_DMA3_Y_MODIFY(val)  bfin_write16(DMA3_Y_MODIFY, val)
#define bfin_read_DMA3_CURR_DESC_PTR() bfin_readPTR(DMA3_CURR_DESC_PTR)
#define bfin_write_DMA3_CURR_DESC_PTR(val) bfin_writePTR(DMA3_CURR_DESC_PTR, val)
#define bfin_read_DMA3_CURR_ADDR()     bfin_readPTR(DMA3_CURR_ADDR)
#define bfin_write_DMA3_CURR_ADDR(val) bfin_writePTR(DMA3_CURR_ADDR, val)
#define bfin_read_DMA3_IRQ_STATUS()    bfin_read16(DMA3_IRQ_STATUS)
#define bfin_write_DMA3_IRQ_STATUS(val) bfin_write16(DMA3_IRQ_STATUS, val)
#define bfin_read_DMA3_PERIPHERAL_MAP() bfin_read16(DMA3_PERIPHERAL_MAP)
#define bfin_write_DMA3_PERIPHERAL_MAP(val) bfin_write16(DMA3_PERIPHERAL_MAP, val)
#define bfin_read_DMA3_CURR_X_COUNT()  bfin_read16(DMA3_CURR_X_COUNT)
#define bfin_write_DMA3_CURR_X_COUNT(val) bfin_write16(DMA3_CURR_X_COUNT, val)
#define bfin_read_DMA3_CURR_Y_COUNT()  bfin_read16(DMA3_CURR_Y_COUNT)
#define bfin_write_DMA3_CURR_Y_COUNT(val) bfin_write16(DMA3_CURR_Y_COUNT, val)
#define bfin_read_DMA4_NEXT_DESC_PTR() bfin_readPTR(DMA4_NEXT_DESC_PTR)
#define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_writePTR(DMA4_NEXT_DESC_PTR, val)
#define bfin_read_DMA4_START_ADDR()    bfin_readPTR(DMA4_START_ADDR)
#define bfin_write_DMA4_START_ADDR(val) bfin_writePTR(DMA4_START_ADDR, val)
#define bfin_read_DMA4_CONFIG()        bfin_read16(DMA4_CONFIG)
#define bfin_write_DMA4_CONFIG(val)    bfin_write16(DMA4_CONFIG, val)
#define bfin_read_DMA4_X_COUNT()       bfin_read16(DMA4_X_COUNT)
#define bfin_write_DMA4_X_COUNT(val)   bfin_write16(DMA4_X_COUNT, val)
#define bfin_read_DMA4_X_MODIFY()      bfin_read16(DMA4_X_MODIFY)
#define bfin_write_DMA4_X_MODIFY(val)  bfin_write16(DMA4_X_MODIFY, val)
#define bfin_read_DMA4_Y_COUNT()       bfin_read16(DMA4_Y_COUNT)
#define bfin_write_DMA4_Y_COUNT(val)   bfin_write16(DMA4_Y_COUNT, val)
#define bfin_read_DMA4_Y_MODIFY()      bfin_read16(DMA4_Y_MODIFY)
#define bfin_write_DMA4_Y_MODIFY(val)  bfin_write16(DMA4_Y_MODIFY, val)
#define bfin_read_DMA4_CURR_DESC_PTR() bfin_readPTR(DMA4_CURR_DESC_PTR)
#define bfin_write_DMA4_CURR_DESC_PTR(val) bfin_writePTR(DMA4_CURR_DESC_PTR, val)
#define bfin_read_DMA4_CURR_ADDR()     bfin_readPTR(DMA4_CURR_ADDR)
#define bfin_write_DMA4_CURR_ADDR(val) bfin_writePTR(DMA4_CURR_ADDR, val)
#define bfin_read_DMA4_IRQ_STATUS()    bfin_read16(DMA4_IRQ_STATUS)
#define bfin_write_DMA4_IRQ_STATUS(val) bfin_write16(DMA4_IRQ_STATUS, val)
#define bfin_read_DMA4_PERIPHERAL_MAP() bfin_read16(DMA4_PERIPHERAL_MAP)
#define bfin_write_DMA4_PERIPHERAL_MAP(val) bfin_write16(DMA4_PERIPHERAL_MAP, val)
#define bfin_read_DMA4_CURR_X_COUNT()  bfin_read16(DMA4_CURR_X_COUNT)
#define bfin_write_DMA4_CURR_X_COUNT(val) bfin_write16(DMA4_CURR_X_COUNT, val)
#define bfin_read_DMA4_CURR_Y_COUNT()  bfin_read16(DMA4_CURR_Y_COUNT)
#define bfin_write_DMA4_CURR_Y_COUNT(val) bfin_write16(DMA4_CURR_Y_COUNT, val)
#define bfin_read_DMA5_NEXT_DESC_PTR() bfin_readPTR(DMA5_NEXT_DESC_PTR)
#define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_writePTR(DMA5_NEXT_DESC_PTR, val)
#define bfin_read_DMA5_START_ADDR()    bfin_readPTR(DMA5_START_ADDR)
#define bfin_write_DMA5_START_ADDR(val) bfin_writePTR(DMA5_START_ADDR, val)
#define bfin_read_DMA5_CONFIG()        bfin_read16(DMA5_CONFIG)
#define bfin_write_DMA5_CONFIG(val)    bfin_write16(DMA5_CONFIG, val)
#define bfin_read_DMA5_X_COUNT()       bfin_read16(DMA5_X_COUNT)
#define bfin_write_DMA5_X_COUNT(val)   bfin_write16(DMA5_X_COUNT, val)
#define bfin_read_DMA5_X_MODIFY()      bfin_read16(DMA5_X_MODIFY)
#define bfin_write_DMA5_X_MODIFY(val)  bfin_write16(DMA5_X_MODIFY, val)
#define bfin_read_DMA5_Y_COUNT()       bfin_read16(DMA5_Y_COUNT)
#define bfin_write_DMA5_Y_COUNT(val)   bfin_write16(DMA5_Y_COUNT, val)
#define bfin_read_DMA5_Y_MODIFY()      bfin_read16(DMA5_Y_MODIFY)
#define bfin_write_DMA5_Y_MODIFY(val)  bfin_write16(DMA5_Y_MODIFY, val)
#define bfin_read_DMA5_CURR_DESC_PTR() bfin_readPTR(DMA5_CURR_DESC_PTR)
#define bfin_write_DMA5_CURR_DESC_PTR(val) bfin_writePTR(DMA5_CURR_DESC_PTR, val)
#define bfin_read_DMA5_CURR_ADDR()     bfin_readPTR(DMA5_CURR_ADDR)
#define bfin_write_DMA5_CURR_ADDR(val) bfin_writePTR(DMA5_CURR_ADDR, val)
#define bfin_read_DMA5_IRQ_STATUS()    bfin_read16(DMA5_IRQ_STATUS)
#define bfin_write_DMA5_IRQ_STATUS(val) bfin_write16(DMA5_IRQ_STATUS, val)
#define bfin_read_DMA5_PERIPHERAL_MAP() bfin_read16(DMA5_PERIPHERAL_MAP)
#define bfin_write_DMA5_PERIPHERAL_MAP(val) bfin_write16(DMA5_PERIPHERAL_MAP, val)
#define bfin_read_DMA5_CURR_X_COUNT()  bfin_read16(DMA5_CURR_X_COUNT)
#define bfin_write_DMA5_CURR_X_COUNT(val) bfin_write16(DMA5_CURR_X_COUNT, val)
#define bfin_read_DMA5_CURR_Y_COUNT()  bfin_read16(DMA5_CURR_Y_COUNT)
#define bfin_write_DMA5_CURR_Y_COUNT(val) bfin_write16(DMA5_CURR_Y_COUNT, val)
#define bfin_read_DMA6_NEXT_DESC_PTR() bfin_readPTR(DMA6_NEXT_DESC_PTR)
#define bfin_write_DMA6_NEXT_DESC_PTR(val) bfin_writePTR(DMA6_NEXT_DESC_PTR, val)
#define bfin_read_DMA6_START_ADDR()    bfin_readPTR(DMA6_START_ADDR)
#define bfin_write_DMA6_START_ADDR(val) bfin_writePTR(DMA6_START_ADDR, val)
#define bfin_read_DMA6_CONFIG()        bfin_read16(DMA6_CONFIG)
#define bfin_write_DMA6_CONFIG(val)    bfin_write16(DMA6_CONFIG, val)
#define bfin_read_DMA6_X_COUNT()       bfin_read16(DMA6_X_COUNT)
#define bfin_write_DMA6_X_COUNT(val)   bfin_write16(DMA6_X_COUNT, val)
#define bfin_read_DMA6_X_MODIFY()      bfin_read16(DMA6_X_MODIFY)
#define bfin_write_DMA6_X_MODIFY(val)  bfin_write16(DMA6_X_MODIFY, val)
#define bfin_read_DMA6_Y_COUNT()       bfin_read16(DMA6_Y_COUNT)
#define bfin_write_DMA6_Y_COUNT(val)   bfin_write16(DMA6_Y_COUNT, val)
#define bfin_read_DMA6_Y_MODIFY()      bfin_read16(DMA6_Y_MODIFY)
#define bfin_write_DMA6_Y_MODIFY(val)  bfin_write16(DMA6_Y_MODIFY, val)
#define bfin_read_DMA6_CURR_DESC_PTR() bfin_readPTR(DMA6_CURR_DESC_PTR)
#define bfin_write_DMA6_CURR_DESC_PTR(val) bfin_writePTR(DMA6_CURR_DESC_PTR, val)
#define bfin_read_DMA6_CURR_ADDR()     bfin_readPTR(DMA6_CURR_ADDR)
#define bfin_write_DMA6_CURR_ADDR(val) bfin_writePTR(DMA6_CURR_ADDR, val)
#define bfin_read_DMA6_IRQ_STATUS()    bfin_read16(DMA6_IRQ_STATUS)
#define bfin_write_DMA6_IRQ_STATUS(val) bfin_write16(DMA6_IRQ_STATUS, val)
#define bfin_read_DMA6_PERIPHERAL_MAP() bfin_read16(DMA6_PERIPHERAL_MAP)
#define bfin_write_DMA6_PERIPHERAL_MAP(val) bfin_write16(DMA6_PERIPHERAL_MAP, val)
#define bfin_read_DMA6_CURR_X_COUNT()  bfin_read16(DMA6_CURR_X_COUNT)
#define bfin_write_DMA6_CURR_X_COUNT(val) bfin_write16(DMA6_CURR_X_COUNT, val)
#define bfin_read_DMA6_CURR_Y_COUNT()  bfin_read16(DMA6_CURR_Y_COUNT)
#define bfin_write_DMA6_CURR_Y_COUNT(val) bfin_write16(DMA6_CURR_Y_COUNT, val)
#define bfin_read_DMA7_NEXT_DESC_PTR() bfin_readPTR(DMA7_NEXT_DESC_PTR)
#define bfin_write_DMA7_NEXT_DESC_PTR(val) bfin_writePTR(DMA7_NEXT_DESC_PTR, val)
#define bfin_read_DMA7_START_ADDR()    bfin_readPTR(DMA7_START_ADDR)
#define bfin_write_DMA7_START_ADDR(val) bfin_writePTR(DMA7_START_ADDR, val)
#define bfin_read_DMA7_CONFIG()        bfin_read16(DMA7_CONFIG)
#define bfin_write_DMA7_CONFIG(val)    bfin_write16(DMA7_CONFIG, val)
#define bfin_read_DMA7_X_COUNT()       bfin_read16(DMA7_X_COUNT)
#define bfin_write_DMA7_X_COUNT(val)   bfin_write16(DMA7_X_COUNT, val)
#define bfin_read_DMA7_X_MODIFY()      bfin_read16(DMA7_X_MODIFY)
#define bfin_write_DMA7_X_MODIFY(val)  bfin_write16(DMA7_X_MODIFY, val)
#define bfin_read_DMA7_Y_COUNT()       bfin_read16(DMA7_Y_COUNT)
#define bfin_write_DMA7_Y_COUNT(val)   bfin_write16(DMA7_Y_COUNT, val)
#define bfin_read_DMA7_Y_MODIFY()      bfin_read16(DMA7_Y_MODIFY)
#define bfin_write_DMA7_Y_MODIFY(val)  bfin_write16(DMA7_Y_MODIFY, val)
#define bfin_read_DMA7_CURR_DESC_PTR() bfin_readPTR(DMA7_CURR_DESC_PTR)
#define bfin_write_DMA7_CURR_DESC_PTR(val) bfin_writePTR(DMA7_CURR_DESC_PTR, val)
#define bfin_read_DMA7_CURR_ADDR()     bfin_readPTR(DMA7_CURR_ADDR)
#define bfin_write_DMA7_CURR_ADDR(val) bfin_writePTR(DMA7_CURR_ADDR, val)
#define bfin_read_DMA7_IRQ_STATUS()    bfin_read16(DMA7_IRQ_STATUS)
#define bfin_write_DMA7_IRQ_STATUS(val) bfin_write16(DMA7_IRQ_STATUS, val)
#define bfin_read_DMA7_PERIPHERAL_MAP() bfin_read16(DMA7_PERIPHERAL_MAP)
#define bfin_write_DMA7_PERIPHERAL_MAP(val) bfin_write16(DMA7_PERIPHERAL_MAP, val)
#define bfin_read_DMA7_CURR_X_COUNT()  bfin_read16(DMA7_CURR_X_COUNT)
#define bfin_write_DMA7_CURR_X_COUNT(val) bfin_write16(DMA7_CURR_X_COUNT, val)
#define bfin_read_DMA7_CURR_Y_COUNT()  bfin_read16(DMA7_CURR_Y_COUNT)
#define bfin_write_DMA7_CURR_Y_COUNT(val) bfin_write16(DMA7_CURR_Y_COUNT, val)
#define bfin_read_DMA1_TC_PER()        bfin_read16(DMA1_TC_PER)
#define bfin_write_DMA1_TC_PER(val)    bfin_write16(DMA1_TC_PER, val)
#define bfin_read_DMA1_TC_CNT()        bfin_read16(DMA1_TC_CNT)
#define bfin_write_DMA1_TC_CNT(val)    bfin_write16(DMA1_TC_CNT, val)
#define bfin_read_DMA8_NEXT_DESC_PTR() bfin_readPTR(DMA8_NEXT_DESC_PTR)
#define bfin_write_DMA8_NEXT_DESC_PTR(val) bfin_writePTR(DMA8_NEXT_DESC_PTR, val)
#define bfin_read_DMA8_START_ADDR()    bfin_readPTR(DMA8_START_ADDR)
#define bfin_write_DMA8_START_ADDR(val) bfin_writePTR(DMA8_START_ADDR, val)
#define bfin_read_DMA8_CONFIG()        bfin_read16(DMA8_CONFIG)
#define bfin_write_DMA8_CONFIG(val)    bfin_write16(DMA8_CONFIG, val)
#define bfin_read_DMA8_X_COUNT()       bfin_read16(DMA8_X_COUNT)
#define bfin_write_DMA8_X_COUNT(val)   bfin_write16(DMA8_X_COUNT, val)
#define bfin_read_DMA8_X_MODIFY()      bfin_read16(DMA8_X_MODIFY)
#define bfin_write_DMA8_X_MODIFY(val)  bfin_write16(DMA8_X_MODIFY, val)
#define bfin_read_DMA8_Y_COUNT()       bfin_read16(DMA8_Y_COUNT)
#define bfin_write_DMA8_Y_COUNT(val)   bfin_write16(DMA8_Y_COUNT, val)
#define bfin_read_DMA8_Y_MODIFY()      bfin_read16(DMA8_Y_MODIFY)
#define bfin_write_DMA8_Y_MODIFY(val)  bfin_write16(DMA8_Y_MODIFY, val)
#define bfin_read_DMA8_CURR_DESC_PTR() bfin_readPTR(DMA8_CURR_DESC_PTR)
#define bfin_write_DMA8_CURR_DESC_PTR(val) bfin_writePTR(DMA8_CURR_DESC_PTR, val)
#define bfin_read_DMA8_CURR_ADDR()     bfin_readPTR(DMA8_CURR_ADDR)
#define bfin_write_DMA8_CURR_ADDR(val) bfin_writePTR(DMA8_CURR_ADDR, val)
#define bfin_read_DMA8_IRQ_STATUS()    bfin_read16(DMA8_IRQ_STATUS)
#define bfin_write_DMA8_IRQ_STATUS(val) bfin_write16(DMA8_IRQ_STATUS, val)
#define bfin_read_DMA8_PERIPHERAL_MAP() bfin_read16(DMA8_PERIPHERAL_MAP)
#define bfin_write_DMA8_PERIPHERAL_MAP(val) bfin_write16(DMA8_PERIPHERAL_MAP, val)
#define bfin_read_DMA8_CURR_X_COUNT()  bfin_read16(DMA8_CURR_X_COUNT)
#define bfin_write_DMA8_CURR_X_COUNT(val) bfin_write16(DMA8_CURR_X_COUNT, val)
#define bfin_read_DMA8_CURR_Y_COUNT()  bfin_read16(DMA8_CURR_Y_COUNT)
#define bfin_write_DMA8_CURR_Y_COUNT(val) bfin_write16(DMA8_CURR_Y_COUNT, val)
#define bfin_read_DMA9_NEXT_DESC_PTR() bfin_readPTR(DMA9_NEXT_DESC_PTR)
#define bfin_write_DMA9_NEXT_DESC_PTR(val) bfin_writePTR(DMA9_NEXT_DESC_PTR, val)
#define bfin_read_DMA9_START_ADDR()    bfin_readPTR(DMA9_START_ADDR)
#define bfin_write_DMA9_START_ADDR(val) bfin_writePTR(DMA9_START_ADDR, val)
#define bfin_read_DMA9_CONFIG()        bfin_read16(DMA9_CONFIG)
#define bfin_write_DMA9_CONFIG(val)    bfin_write16(DMA9_CONFIG, val)
#define bfin_read_DMA9_X_COUNT()       bfin_read16(DMA9_X_COUNT)
#define bfin_write_DMA9_X_COUNT(val)   bfin_write16(DMA9_X_COUNT, val)
#define bfin_read_DMA9_X_MODIFY()      bfin_read16(DMA9_X_MODIFY)
#define bfin_write_DMA9_X_MODIFY(val)  bfin_write16(DMA9_X_MODIFY, val)
#define bfin_read_DMA9_Y_COUNT()       bfin_read16(DMA9_Y_COUNT)
#define bfin_write_DMA9_Y_COUNT(val)   bfin_write16(DMA9_Y_COUNT, val)
#define bfin_read_DMA9_Y_MODIFY()      bfin_read16(DMA9_Y_MODIFY)
#define bfin_write_DMA9_Y_MODIFY(val)  bfin_write16(DMA9_Y_MODIFY, val)
#define bfin_read_DMA9_CURR_DESC_PTR() bfin_readPTR(DMA9_CURR_DESC_PTR)
#define bfin_write_DMA9_CURR_DESC_PTR(val) bfin_writePTR(DMA9_CURR_DESC_PTR, val)
#define bfin_read_DMA9_CURR_ADDR()     bfin_readPTR(DMA9_CURR_ADDR)
#define bfin_write_DMA9_CURR_ADDR(val) bfin_writePTR(DMA9_CURR_ADDR, val)
#define bfin_read_DMA9_IRQ_STATUS()    bfin_read16(DMA9_IRQ_STATUS)
#define bfin_write_DMA9_IRQ_STATUS(val) bfin_write16(DMA9_IRQ_STATUS, val)
#define bfin_read_DMA9_PERIPHERAL_MAP() bfin_read16(DMA9_PERIPHERAL_MAP)
#define bfin_write_DMA9_PERIPHERAL_MAP(val) bfin_write16(DMA9_PERIPHERAL_MAP, val)
#define bfin_read_DMA9_CURR_X_COUNT()  bfin_read16(DMA9_CURR_X_COUNT)
#define bfin_write_DMA9_CURR_X_COUNT(val) bfin_write16(DMA9_CURR_X_COUNT, val)
#define bfin_read_DMA9_CURR_Y_COUNT()  bfin_read16(DMA9_CURR_Y_COUNT)
#define bfin_write_DMA9_CURR_Y_COUNT(val) bfin_write16(DMA9_CURR_Y_COUNT, val)
#define bfin_read_DMA10_NEXT_DESC_PTR() bfin_readPTR(DMA10_NEXT_DESC_PTR)
#define bfin_write_DMA10_NEXT_DESC_PTR(val) bfin_writePTR(DMA10_NEXT_DESC_PTR, val)
#define bfin_read_DMA10_START_ADDR()   bfin_readPTR(DMA10_START_ADDR)
#define bfin_write_DMA10_START_ADDR(val) bfin_writePTR(DMA10_START_ADDR, val)
#define bfin_read_DMA10_CONFIG()       bfin_read16(DMA10_CONFIG)
#define bfin_write_DMA10_CONFIG(val)   bfin_write16(DMA10_CONFIG, val)
#define bfin_read_DMA10_X_COUNT()      bfin_read16(DMA10_X_COUNT)
#define bfin_write_DMA10_X_COUNT(val)  bfin_write16(DMA10_X_COUNT, val)
#define bfin_read_DMA10_X_MODIFY()     bfin_read16(DMA10_X_MODIFY)
#define bfin_write_DMA10_X_MODIFY(val) bfin_write16(DMA10_X_MODIFY, val)
#define bfin_read_DMA10_Y_COUNT()      bfin_read16(DMA10_Y_COUNT)
#define bfin_write_DMA10_Y_COUNT(val)  bfin_write16(DMA10_Y_COUNT, val)
#define bfin_read_DMA10_Y_MODIFY()     bfin_read16(DMA10_Y_MODIFY)
#define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
#define bfin_read_DMA10_CURR_DESC_PTR() bfin_readPTR(DMA10_CURR_DESC_PTR)
#define bfin_write_DMA10_CURR_DESC_PTR(val) bfin_writePTR(DMA10_CURR_DESC_PTR, val)
#define bfin_read_DMA10_CURR_ADDR()    bfin_readPTR(DMA10_CURR_ADDR)
#define bfin_write_DMA10_CURR_ADDR(val) bfin_writePTR(DMA10_CURR_ADDR, val)
#define bfin_read_DMA10_IRQ_STATUS()   bfin_read16(DMA10_IRQ_STATUS)
#define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
#define bfin_read_DMA10_PERIPHERAL_MAP() bfin_read16(DMA10_PERIPHERAL_MAP)
#define bfin_write_DMA10_PERIPHERAL_MAP(val) bfin_write16(DMA10_PERIPHERAL_MAP, val)
#define bfin_read_DMA10_CURR_X_COUNT() bfin_read16(DMA10_CURR_X_COUNT)
#define bfin_write_DMA10_CURR_X_COUNT(val) bfin_write16(DMA10_CURR_X_COUNT, val)
#define bfin_read_DMA10_CURR_Y_COUNT() bfin_read16(DMA10_CURR_Y_COUNT)
#define bfin_write_DMA10_CURR_Y_COUNT(val) bfin_write16(DMA10_CURR_Y_COUNT, val)
#define bfin_read_DMA11_NEXT_DESC_PTR() bfin_readPTR(DMA11_NEXT_DESC_PTR)
#define bfin_write_DMA11_NEXT_DESC_PTR(val) bfin_writePTR(DMA11_NEXT_DESC_PTR, val)
#define bfin_read_DMA11_START_ADDR()   bfin_readPTR(DMA11_START_ADDR)
#define bfin_write_DMA11_START_ADDR(val) bfin_writePTR(DMA11_START_ADDR, val)
#define bfin_read_DMA11_CONFIG()       bfin_read16(DMA11_CONFIG)
#define bfin_write_DMA11_CONFIG(val)   bfin_write16(DMA11_CONFIG, val)
#define bfin_read_DMA11_X_COUNT()      bfin_read16(DMA11_X_COUNT)
#define bfin_write_DMA11_X_COUNT(val)  bfin_write16(DMA11_X_COUNT, val)
#define bfin_read_DMA11_X_MODIFY()     bfin_read16(DMA11_X_MODIFY)
#define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
#define bfin_read_DMA11_Y_COUNT()      bfin_read16(DMA11_Y_COUNT)
#define bfin_write_DMA11_Y_COUNT(val)  bfin_write16(DMA11_Y_COUNT, val)
#define bfin_read_DMA11_Y_MODIFY()     bfin_read16(DMA11_Y_MODIFY)
#define bfin_write_DMA11_Y_MODIFY(val) bfin_write16(DMA11_Y_MODIFY, val)
#define bfin_read_DMA11_CURR_DESC_PTR() bfin_readPTR(DMA11_CURR_DESC_PTR)
#define bfin_write_DMA11_CURR_DESC_PTR(val) bfin_writePTR(DMA11_CURR_DESC_PTR, val)
#define bfin_read_DMA11_CURR_ADDR()    bfin_readPTR(DMA11_CURR_ADDR)
#define bfin_write_DMA11_CURR_ADDR(val) bfin_writePTR(DMA11_CURR_ADDR, val)
#define bfin_read_DMA11_IRQ_STATUS()   bfin_read16(DMA11_IRQ_STATUS)
#define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
#define bfin_read_DMA11_PERIPHERAL_MAP() bfin_read16(DMA11_PERIPHERAL_MAP)
#define bfin_write_DMA11_PERIPHERAL_MAP(val) bfin_write16(DMA11_PERIPHERAL_MAP, val)
#define bfin_read_DMA11_CURR_X_COUNT() bfin_read16(DMA11_CURR_X_COUNT)
#define bfin_write_DMA11_CURR_X_COUNT(val) bfin_write16(DMA11_CURR_X_COUNT, val)
#define bfin_read_DMA11_CURR_Y_COUNT() bfin_read16(DMA11_CURR_Y_COUNT)
#define bfin_write_DMA11_CURR_Y_COUNT(val) bfin_write16(DMA11_CURR_Y_COUNT, val)
#define bfin_read_DMA12_NEXT_DESC_PTR() bfin_readPTR(DMA12_NEXT_DESC_PTR)
#define bfin_write_DMA12_NEXT_DESC_PTR(val) bfin_writePTR(DMA12_NEXT_DESC_PTR, val)
#define bfin_read_DMA12_START_ADDR()   bfin_readPTR(DMA12_START_ADDR)
#define bfin_write_DMA12_START_ADDR(val) bfin_writePTR(DMA12_START_ADDR, val)
#define bfin_read_DMA12_CONFIG()       bfin_read16(DMA12_CONFIG)
#define bfin_write_DMA12_CONFIG(val)   bfin_write16(DMA12_CONFIG, val)
#define bfin_read_DMA12_X_COUNT()      bfin_read16(DMA12_X_COUNT)
#define bfin_write_DMA12_X_COUNT(val)  bfin_write16(DMA12_X_COUNT, val)
#define bfin_read_DMA12_X_MODIFY()     bfin_read16(DMA12_X_MODIFY)
#define bfin_write_DMA12_X_MODIFY(val) bfin_write16(DMA12_X_MODIFY, val)
#define bfin_read_DMA12_Y_COUNT()      bfin_read16(DMA12_Y_COUNT)
#define bfin_write_DMA12_Y_COUNT(val)  bfin_write16(DMA12_Y_COUNT, val)
#define bfin_read_DMA12_Y_MODIFY()     bfin_read16(DMA12_Y_MODIFY)
#define bfin_write_DMA12_Y_MODIFY(val) bfin_write16(DMA12_Y_MODIFY, val)
#define bfin_read_DMA12_CURR_DESC_PTR() bfin_readPTR(DMA12_CURR_DESC_PTR)
#define bfin_write_DMA12_CURR_DESC_PTR(val) bfin_writePTR(DMA12_CURR_DESC_PTR, val)
#define bfin_read_DMA12_CURR_ADDR()    bfin_readPTR(DMA12_CURR_ADDR)
#define bfin_write_DMA12_CURR_ADDR(val) bfin_writePTR(DMA12_CURR_ADDR, val)
#define bfin_read_DMA12_IRQ_STATUS()   bfin_read16(DMA12_IRQ_STATUS)
#define bfin_write_DMA12_IRQ_STATUS(val) bfin_write16(DMA12_IRQ_STATUS, val)
#define bfin_read_DMA12_PERIPHERAL_MAP() bfin_read16(DMA12_PERIPHERAL_MAP)
#define bfin_write_DMA12_PERIPHERAL_MAP(val) bfin_write16(DMA12_PERIPHERAL_MAP, val)
#define bfin_read_DMA12_CURR_X_COUNT() bfin_read16(DMA12_CURR_X_COUNT)
#define bfin_write_DMA12_CURR_X_COUNT(val) bfin_write16(DMA12_CURR_X_COUNT, val)
#define bfin_read_DMA12_CURR_Y_COUNT() bfin_read16(DMA12_CURR_Y_COUNT)
#define bfin_write_DMA12_CURR_Y_COUNT(val) bfin_write16(DMA12_CURR_Y_COUNT, val)
#define bfin_read_DMA13_NEXT_DESC_PTR() bfin_readPTR(DMA13_NEXT_DESC_PTR)
#define bfin_write_DMA13_NEXT_DESC_PTR(val) bfin_writePTR(DMA13_NEXT_DESC_PTR, val)
#define bfin_read_DMA13_START_ADDR()   bfin_readPTR(DMA13_START_ADDR)
#define bfin_write_DMA13_START_ADDR(val) bfin_writePTR(DMA13_START_ADDR, val)
#define bfin_read_DMA13_CONFIG()       bfin_read16(DMA13_CONFIG)
#define bfin_write_DMA13_CONFIG(val)   bfin_write16(DMA13_CONFIG, val)
#define bfin_read_DMA13_X_COUNT()      bfin_read16(DMA13_X_COUNT)
#define bfin_write_DMA13_X_COUNT(val)  bfin_write16(DMA13_X_COUNT, val)
#define bfin_read_DMA13_X_MODIFY()     bfin_read16(DMA13_X_MODIFY)
#define bfin_write_DMA13_X_MODIFY(val) bfin_write16(DMA13_X_MODIFY, val)
#define bfin_read_DMA13_Y_COUNT()      bfin_read16(DMA13_Y_COUNT)
#define bfin_write_DMA13_Y_COUNT(val)  bfin_write16(DMA13_Y_COUNT, val)
#define bfin_read_DMA13_Y_MODIFY()     bfin_read16(DMA13_Y_MODIFY)
#define bfin_write_DMA13_Y_MODIFY(val) bfin_write16(DMA13_Y_MODIFY, val)
#define bfin_read_DMA13_CURR_DESC_PTR() bfin_readPTR(DMA13_CURR_DESC_PTR)
#define bfin_write_DMA13_CURR_DESC_PTR(val) bfin_writePTR(DMA13_CURR_DESC_PTR, val)
#define bfin_read_DMA13_CURR_ADDR()    bfin_readPTR(DMA13_CURR_ADDR)
#define bfin_write_DMA13_CURR_ADDR(val) bfin_writePTR(DMA13_CURR_ADDR, val)
#define bfin_read_DMA13_IRQ_STATUS()   bfin_read16(DMA13_IRQ_STATUS)
#define bfin_write_DMA13_IRQ_STATUS(val) bfin_write16(DMA13_IRQ_STATUS, val)
#define bfin_read_DMA13_PERIPHERAL_MAP() bfin_read16(DMA13_PERIPHERAL_MAP)
#define bfin_write_DMA13_PERIPHERAL_MAP(val) bfin_write16(DMA13_PERIPHERAL_MAP, val)
#define bfin_read_DMA13_CURR_X_COUNT() bfin_read16(DMA13_CURR_X_COUNT)
#define bfin_write_DMA13_CURR_X_COUNT(val) bfin_write16(DMA13_CURR_X_COUNT, val)
#define bfin_read_DMA13_CURR_Y_COUNT() bfin_read16(DMA13_CURR_Y_COUNT)
#define bfin_write_DMA13_CURR_Y_COUNT(val) bfin_write16(DMA13_CURR_Y_COUNT, val)
#define bfin_read_DMA14_NEXT_DESC_PTR() bfin_readPTR(DMA14_NEXT_DESC_PTR)
#define bfin_write_DMA14_NEXT_DESC_PTR(val) bfin_writePTR(DMA14_NEXT_DESC_PTR, val)
#define bfin_read_DMA14_START_ADDR()   bfin_readPTR(DMA14_START_ADDR)
#define bfin_write_DMA14_START_ADDR(val) bfin_writePTR(DMA14_START_ADDR, val)
#define bfin_read_DMA14_CONFIG()       bfin_read16(DMA14_CONFIG)
#define bfin_write_DMA14_CONFIG(val)   bfin_write16(DMA14_CONFIG, val)
#define bfin_read_DMA14_X_COUNT()      bfin_read16(DMA14_X_COUNT)
#define bfin_write_DMA14_X_COUNT(val)  bfin_write16(DMA14_X_COUNT, val)
#define bfin_read_DMA14_X_MODIFY()     bfin_read16(DMA14_X_MODIFY)
#define bfin_write_DMA14_X_MODIFY(val) bfin_write16(DMA14_X_MODIFY, val)
#define bfin_read_DMA14_Y_COUNT()      bfin_read16(DMA14_Y_COUNT)
#define bfin_write_DMA14_Y_COUNT(val)  bfin_write16(DMA14_Y_COUNT, val)
#define bfin_read_DMA14_Y_MODIFY()     bfin_read16(DMA14_Y_MODIFY)
#define bfin_write_DMA14_Y_MODIFY(val) bfin_write16(DMA14_Y_MODIFY, val)
#define bfin_read_DMA14_CURR_DESC_PTR() bfin_readPTR(DMA14_CURR_DESC_PTR)
#define bfin_write_DMA14_CURR_DESC_PTR(val) bfin_writePTR(DMA14_CURR_DESC_PTR, val)
#define bfin_read_DMA14_CURR_ADDR()    bfin_readPTR(DMA14_CURR_ADDR)
#define bfin_write_DMA14_CURR_ADDR(val) bfin_writePTR(DMA14_CURR_ADDR, val)
#define bfin_read_DMA14_IRQ_STATUS()   bfin_read16(DMA14_IRQ_STATUS)
#define bfin_write_DMA14_IRQ_STATUS(val) bfin_write16(DMA14_IRQ_STATUS, val)
#define bfin_read_DMA14_PERIPHERAL_MAP() bfin_read16(DMA14_PERIPHERAL_MAP)
#define bfin_write_DMA14_PERIPHERAL_MAP(val) bfin_write16(DMA14_PERIPHERAL_MAP, val)
#define bfin_read_DMA14_CURR_X_COUNT() bfin_read16(DMA14_CURR_X_COUNT)
#define bfin_write_DMA14_CURR_X_COUNT(val) bfin_write16(DMA14_CURR_X_COUNT, val)
#define bfin_read_DMA14_CURR_Y_COUNT() bfin_read16(DMA14_CURR_Y_COUNT)
#define bfin_write_DMA14_CURR_Y_COUNT(val) bfin_write16(DMA14_CURR_Y_COUNT, val)
#define bfin_read_DMA15_NEXT_DESC_PTR() bfin_readPTR(DMA15_NEXT_DESC_PTR)
#define bfin_write_DMA15_NEXT_DESC_PTR(val) bfin_writePTR(DMA15_NEXT_DESC_PTR, val)
#define bfin_read_DMA15_START_ADDR()   bfin_readPTR(DMA15_START_ADDR)
#define bfin_write_DMA15_START_ADDR(val) bfin_writePTR(DMA15_START_ADDR, val)
#define bfin_read_DMA15_CONFIG()       bfin_read16(DMA15_CONFIG)
#define bfin_write_DMA15_CONFIG(val)   bfin_write16(DMA15_CONFIG, val)
#define bfin_read_DMA15_X_COUNT()      bfin_read16(DMA15_X_COUNT)
#define bfin_write_DMA15_X_COUNT(val)  bfin_write16(DMA15_X_COUNT, val)
#define bfin_read_DMA15_X_MODIFY()     bfin_read16(DMA15_X_MODIFY)
#define bfin_write_DMA15_X_MODIFY(val) bfin_write16(DMA15_X_MODIFY, val)
#define bfin_read_DMA15_Y_COUNT()      bfin_read16(DMA15_Y_COUNT)
#define bfin_write_DMA15_Y_COUNT(val)  bfin_write16(DMA15_Y_COUNT, val)
#define bfin_read_DMA15_Y_MODIFY()     bfin_read16(DMA15_Y_MODIFY)
#define bfin_write_DMA15_Y_MODIFY(val) bfin_write16(DMA15_Y_MODIFY, val)
#define bfin_read_DMA15_CURR_DESC_PTR() bfin_readPTR(DMA15_CURR_DESC_PTR)
#define bfin_write_DMA15_CURR_DESC_PTR(val) bfin_writePTR(DMA15_CURR_DESC_PTR, val)
#define bfin_read_DMA15_CURR_ADDR()    bfin_readPTR(DMA15_CURR_ADDR)
#define bfin_write_DMA15_CURR_ADDR(val) bfin_writePTR(DMA15_CURR_ADDR, val)
#define bfin_read_DMA15_IRQ_STATUS()   bfin_read16(DMA15_IRQ_STATUS)
#define bfin_write_DMA15_IRQ_STATUS(val) bfin_write16(DMA15_IRQ_STATUS, val)
#define bfin_read_DMA15_PERIPHERAL_MAP() bfin_read16(DMA15_PERIPHERAL_MAP)
#define bfin_write_DMA15_PERIPHERAL_MAP(val) bfin_write16(DMA15_PERIPHERAL_MAP, val)
#define bfin_read_DMA15_CURR_X_COUNT() bfin_read16(DMA15_CURR_X_COUNT)
#define bfin_write_DMA15_CURR_X_COUNT(val) bfin_write16(DMA15_CURR_X_COUNT, val)
#define bfin_read_DMA15_CURR_Y_COUNT() bfin_read16(DMA15_CURR_Y_COUNT)
#define bfin_write_DMA15_CURR_Y_COUNT(val) bfin_write16(DMA15_CURR_Y_COUNT, val)
#define bfin_read_DMA16_NEXT_DESC_PTR() bfin_readPTR(DMA16_NEXT_DESC_PTR)
#define bfin_write_DMA16_NEXT_DESC_PTR(val) bfin_writePTR(DMA16_NEXT_DESC_PTR, val)
#define bfin_read_DMA16_START_ADDR()   bfin_readPTR(DMA16_START_ADDR)
#define bfin_write_DMA16_START_ADDR(val) bfin_writePTR(DMA16_START_ADDR, val)
#define bfin_read_DMA16_CONFIG()       bfin_read16(DMA16_CONFIG)
#define bfin_write_DMA16_CONFIG(val)   bfin_write16(DMA16_CONFIG, val)
#define bfin_read_DMA16_X_COUNT()      bfin_read16(DMA16_X_COUNT)
#define bfin_write_DMA16_X_COUNT(val)  bfin_write16(DMA16_X_COUNT, val)
#define bfin_read_DMA16_X_MODIFY()     bfin_read16(DMA16_X_MODIFY)
#define bfin_write_DMA16_X_MODIFY(val) bfin_write16(DMA16_X_MODIFY, val)
#define bfin_read_DMA16_Y_COUNT()      bfin_read16(DMA16_Y_COUNT)
#define bfin_write_DMA16_Y_COUNT(val)  bfin_write16(DMA16_Y_COUNT, val)
#define bfin_read_DMA16_Y_MODIFY()     bfin_read16(DMA16_Y_MODIFY)
#define bfin_write_DMA16_Y_MODIFY(val) bfin_write16(DMA16_Y_MODIFY, val)
#define bfin_read_DMA16_CURR_DESC_PTR() bfin_readPTR(DMA16_CURR_DESC_PTR)
#define bfin_write_DMA16_CURR_DESC_PTR(val) bfin_writePTR(DMA16_CURR_DESC_PTR, val)
#define bfin_read_DMA16_CURR_ADDR()    bfin_readPTR(DMA16_CURR_ADDR)
#define bfin_write_DMA16_CURR_ADDR(val) bfin_writePTR(DMA16_CURR_ADDR, val)
#define bfin_read_DMA16_IRQ_STATUS()   bfin_read16(DMA16_IRQ_STATUS)
#define bfin_write_DMA16_IRQ_STATUS(val) bfin_write16(DMA16_IRQ_STATUS, val)
#define bfin_read_DMA16_PERIPHERAL_MAP() bfin_read16(DMA16_PERIPHERAL_MAP)
#define bfin_write_DMA16_PERIPHERAL_MAP(val) bfin_write16(DMA16_PERIPHERAL_MAP, val)
#define bfin_read_DMA16_CURR_X_COUNT() bfin_read16(DMA16_CURR_X_COUNT)
#define bfin_write_DMA16_CURR_X_COUNT(val) bfin_write16(DMA16_CURR_X_COUNT, val)
#define bfin_read_DMA16_CURR_Y_COUNT() bfin_read16(DMA16_CURR_Y_COUNT)
#define bfin_write_DMA16_CURR_Y_COUNT(val) bfin_write16(DMA16_CURR_Y_COUNT, val)
#define bfin_read_DMA17_NEXT_DESC_PTR() bfin_readPTR(DMA17_NEXT_DESC_PTR)
#define bfin_write_DMA17_NEXT_DESC_PTR(val) bfin_writePTR(DMA17_NEXT_DESC_PTR, val)
#define bfin_read_DMA17_START_ADDR()   bfin_readPTR(DMA17_START_ADDR)
#define bfin_write_DMA17_START_ADDR(val) bfin_writePTR(DMA17_START_ADDR, val)
#define bfin_read_DMA17_CONFIG()       bfin_read16(DMA17_CONFIG)
#define bfin_write_DMA17_CONFIG(val)   bfin_write16(DMA17_CONFIG, val)
#define bfin_read_DMA17_X_COUNT()      bfin_read16(DMA17_X_COUNT)
#define bfin_write_DMA17_X_COUNT(val)  bfin_write16(DMA17_X_COUNT, val)
#define bfin_read_DMA17_X_MODIFY()     bfin_read16(DMA17_X_MODIFY)
#define bfin_write_DMA17_X_MODIFY(val) bfin_write16(DMA17_X_MODIFY, val)
#define bfin_read_DMA17_Y_COUNT()      bfin_read16(DMA17_Y_COUNT)
#define bfin_write_DMA17_Y_COUNT(val)  bfin_write16(DMA17_Y_COUNT, val)
#define bfin_read_DMA17_Y_MODIFY()     bfin_read16(DMA17_Y_MODIFY)
#define bfin_write_DMA17_Y_MODIFY(val) bfin_write16(DMA17_Y_MODIFY, val)
#define bfin_read_DMA17_CURR_DESC_PTR() bfin_readPTR(DMA17_CURR_DESC_PTR)
#define bfin_write_DMA17_CURR_DESC_PTR(val) bfin_writePTR(DMA17_CURR_DESC_PTR, val)
#define bfin_read_DMA17_CURR_ADDR()    bfin_readPTR(DMA17_CURR_ADDR)
#define bfin_write_DMA17_CURR_ADDR(val) bfin_writePTR(DMA17_CURR_ADDR, val)
#define bfin_read_DMA17_IRQ_STATUS()   bfin_read16(DMA17_IRQ_STATUS)
#define bfin_write_DMA17_IRQ_STATUS(val) bfin_write16(DMA17_IRQ_STATUS, val)
#define bfin_read_DMA17_PERIPHERAL_MAP() bfin_read16(DMA17_PERIPHERAL_MAP)
#define bfin_write_DMA17_PERIPHERAL_MAP(val) bfin_write16(DMA17_PERIPHERAL_MAP, val)
#define bfin_read_DMA17_CURR_X_COUNT() bfin_read16(DMA17_CURR_X_COUNT)
#define bfin_write_DMA17_CURR_X_COUNT(val) bfin_write16(DMA17_CURR_X_COUNT, val)
#define bfin_read_DMA17_CURR_Y_COUNT() bfin_read16(DMA17_CURR_Y_COUNT)
#define bfin_write_DMA17_CURR_Y_COUNT(val) bfin_write16(DMA17_CURR_Y_COUNT, val)
#define bfin_read_DMA18_NEXT_DESC_PTR() bfin_readPTR(DMA18_NEXT_DESC_PTR)
#define bfin_write_DMA18_NEXT_DESC_PTR(val) bfin_writePTR(DMA18_NEXT_DESC_PTR, val)
#define bfin_read_DMA18_START_ADDR()   bfin_readPTR(DMA18_START_ADDR)
#define bfin_write_DMA18_START_ADDR(val) bfin_writePTR(DMA18_START_ADDR, val)
#define bfin_read_DMA18_CONFIG()       bfin_read16(DMA18_CONFIG)
#define bfin_write_DMA18_CONFIG(val)   bfin_write16(DMA18_CONFIG, val)
#define bfin_read_DMA18_X_COUNT()      bfin_read16(DMA18_X_COUNT)
#define bfin_write_DMA18_X_COUNT(val)  bfin_write16(DMA18_X_COUNT, val)
#define bfin_read_DMA18_X_MODIFY()     bfin_read16(DMA18_X_MODIFY)
#define bfin_write_DMA18_X_MODIFY(val) bfin_write16(DMA18_X_MODIFY, val)
#define bfin_read_DMA18_Y_COUNT()      bfin_read16(DMA18_Y_COUNT)
#define bfin_write_DMA18_Y_COUNT(val)  bfin_write16(DMA18_Y_COUNT, val)
#define bfin_read_DMA18_Y_MODIFY()     bfin_read16(DMA18_Y_MODIFY)
#define bfin_write_DMA18_Y_MODIFY(val) bfin_write16(DMA18_Y_MODIFY, val)
#define bfin_read_DMA18_CURR_DESC_PTR() bfin_readPTR(DMA18_CURR_DESC_PTR)
#define bfin_write_DMA18_CURR_DESC_PTR(val) bfin_writePTR(DMA18_CURR_DESC_PTR, val)
#define bfin_read_DMA18_CURR_ADDR()    bfin_readPTR(DMA18_CURR_ADDR)
#define bfin_write_DMA18_CURR_ADDR(val) bfin_writePTR(DMA18_CURR_ADDR, val)
#define bfin_read_DMA18_IRQ_STATUS()   bfin_read16(DMA18_IRQ_STATUS)
#define bfin_write_DMA18_IRQ_STATUS(val) bfin_write16(DMA18_IRQ_STATUS, val)
#define bfin_read_DMA18_PERIPHERAL_MAP() bfin_read16(DMA18_PERIPHERAL_MAP)
#define bfin_write_DMA18_PERIPHERAL_MAP(val) bfin_write16(DMA18_PERIPHERAL_MAP, val)
#define bfin_read_DMA18_CURR_X_COUNT() bfin_read16(DMA18_CURR_X_COUNT)
#define bfin_write_DMA18_CURR_X_COUNT(val) bfin_write16(DMA18_CURR_X_COUNT, val)
#define bfin_read_DMA18_CURR_Y_COUNT() bfin_read16(DMA18_CURR_Y_COUNT)
#define bfin_write_DMA18_CURR_Y_COUNT(val) bfin_write16(DMA18_CURR_Y_COUNT, val)
#define bfin_read_DMA19_NEXT_DESC_PTR() bfin_readPTR(DMA19_NEXT_DESC_PTR)
#define bfin_write_DMA19_NEXT_DESC_PTR(val) bfin_writePTR(DMA19_NEXT_DESC_PTR, val)
#define bfin_read_DMA19_START_ADDR()   bfin_readPTR(DMA19_START_ADDR)
#define bfin_write_DMA19_START_ADDR(val) bfin_writePTR(DMA19_START_ADDR, val)
#define bfin_read_DMA19_CONFIG()       bfin_read16(DMA19_CONFIG)
#define bfin_write_DMA19_CONFIG(val)   bfin_write16(DMA19_CONFIG, val)
#define bfin_read_DMA19_X_COUNT()      bfin_read16(DMA19_X_COUNT)
#define bfin_write_DMA19_X_COUNT(val)  bfin_write16(DMA19_X_COUNT, val)
#define bfin_read_DMA19_X_MODIFY()     bfin_read16(DMA19_X_MODIFY)
#define bfin_write_DMA19_X_MODIFY(val) bfin_write16(DMA19_X_MODIFY, val)
#define bfin_read_DMA19_Y_COUNT()      bfin_read16(DMA19_Y_COUNT)
#define bfin_write_DMA19_Y_COUNT(val)  bfin_write16(DMA19_Y_COUNT, val)
#define bfin_read_DMA19_Y_MODIFY()     bfin_read16(DMA19_Y_MODIFY)
#define bfin_write_DMA19_Y_MODIFY(val) bfin_write16(DMA19_Y_MODIFY, val)
#define bfin_read_DMA19_CURR_DESC_PTR() bfin_readPTR(DMA19_CURR_DESC_PTR)
#define bfin_write_DMA19_CURR_DESC_PTR(val) bfin_writePTR(DMA19_CURR_DESC_PTR, val)
#define bfin_read_DMA19_CURR_ADDR()    bfin_readPTR(DMA19_CURR_ADDR)
#define bfin_write_DMA19_CURR_ADDR(val) bfin_writePTR(DMA19_CURR_ADDR, val)
#define bfin_read_DMA19_IRQ_STATUS()   bfin_read16(DMA19_IRQ_STATUS)
#define bfin_write_DMA19_IRQ_STATUS(val) bfin_write16(DMA19_IRQ_STATUS, val)
#define bfin_read_DMA19_PERIPHERAL_MAP() bfin_read16(DMA19_PERIPHERAL_MAP)
#define bfin_write_DMA19_PERIPHERAL_MAP(val) bfin_write16(DMA19_PERIPHERAL_MAP, val)
#define bfin_read_DMA19_CURR_X_COUNT() bfin_read16(DMA19_CURR_X_COUNT)
#define bfin_write_DMA19_CURR_X_COUNT(val) bfin_write16(DMA19_CURR_X_COUNT, val)
#define bfin_read_DMA19_CURR_Y_COUNT() bfin_read16(DMA19_CURR_Y_COUNT)
#define bfin_write_DMA19_CURR_Y_COUNT(val) bfin_write16(DMA19_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA0_D0_NEXT_DESC_PTR)
#define bfin_write_MDMA0_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_D0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_D0_START_ADDR() bfin_readPTR(MDMA0_D0_START_ADDR)
#define bfin_write_MDMA0_D0_START_ADDR(val) bfin_writePTR(MDMA0_D0_START_ADDR, val)
#define bfin_read_MDMA0_D0_CONFIG()    bfin_read16(MDMA0_D0_CONFIG)
#define bfin_write_MDMA0_D0_CONFIG(val) bfin_write16(MDMA0_D0_CONFIG, val)
#define bfin_read_MDMA0_D0_X_COUNT()   bfin_read16(MDMA0_D0_X_COUNT)
#define bfin_write_MDMA0_D0_X_COUNT(val) bfin_write16(MDMA0_D0_X_COUNT, val)
#define bfin_read_MDMA0_D0_X_MODIFY()  bfin_read16(MDMA0_D0_X_MODIFY)
#define bfin_write_MDMA0_D0_X_MODIFY(val) bfin_write16(MDMA0_D0_X_MODIFY, val)
#define bfin_read_MDMA0_D0_Y_COUNT()   bfin_read16(MDMA0_D0_Y_COUNT)
#define bfin_write_MDMA0_D0_Y_COUNT(val) bfin_write16(MDMA0_D0_Y_COUNT, val)
#define bfin_read_MDMA0_D0_Y_MODIFY()  bfin_read16(MDMA0_D0_Y_MODIFY)
#define bfin_write_MDMA0_D0_Y_MODIFY(val) bfin_write16(MDMA0_D0_Y_MODIFY, val)
#define bfin_read_MDMA0_D0_CURR_DESC_PTR() bfin_readPTR(MDMA0_D0_CURR_DESC_PTR)
#define bfin_write_MDMA0_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_D0_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_D0_CURR_ADDR() bfin_readPTR(MDMA0_D0_CURR_ADDR)
#define bfin_write_MDMA0_D0_CURR_ADDR(val) bfin_writePTR(MDMA0_D0_CURR_ADDR, val)
#define bfin_read_MDMA0_D0_IRQ_STATUS() bfin_read16(MDMA0_D0_IRQ_STATUS)
#define bfin_write_MDMA0_D0_IRQ_STATUS(val) bfin_write16(MDMA0_D0_IRQ_STATUS, val)
#define bfin_read_MDMA0_D0_PERIPHERAL_MAP() bfin_read16(MDMA0_D0_PERIPHERAL_MAP)
#define bfin_write_MDMA0_D0_PERIPHERAL_MAP(val) bfin_write16(MDMA0_D0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_D0_CURR_X_COUNT() bfin_read16(MDMA0_D0_CURR_X_COUNT)
#define bfin_write_MDMA0_D0_CURR_X_COUNT(val) bfin_write16(MDMA0_D0_CURR_X_COUNT, val)
#define bfin_read_MDMA0_D0_CURR_Y_COUNT() bfin_read16(MDMA0_D0_CURR_Y_COUNT)
#define bfin_write_MDMA0_D0_CURR_Y_COUNT(val) bfin_write16(MDMA0_D0_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA0_S0_NEXT_DESC_PTR)
#define bfin_write_MDMA0_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_S0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_S0_START_ADDR() bfin_readPTR(MDMA0_S0_START_ADDR)
#define bfin_write_MDMA0_S0_START_ADDR(val) bfin_writePTR(MDMA0_S0_START_ADDR, val)
#define bfin_read_MDMA0_S0_CONFIG()    bfin_read16(MDMA0_S0_CONFIG)
#define bfin_write_MDMA0_S0_CONFIG(val) bfin_write16(MDMA0_S0_CONFIG, val)
#define bfin_read_MDMA0_S0_X_COUNT()   bfin_read16(MDMA0_S0_X_COUNT)
#define bfin_write_MDMA0_S0_X_COUNT(val) bfin_write16(MDMA0_S0_X_COUNT, val)
#define bfin_read_MDMA0_S0_X_MODIFY()  bfin_read16(MDMA0_S0_X_MODIFY)
#define bfin_write_MDMA0_S0_X_MODIFY(val) bfin_write16(MDMA0_S0_X_MODIFY, val)
#define bfin_read_MDMA0_S0_Y_COUNT()   bfin_read16(MDMA0_S0_Y_COUNT)
#define bfin_write_MDMA0_S0_Y_COUNT(val) bfin_write16(MDMA0_S0_Y_COUNT, val)
#define bfin_read_MDMA0_S0_Y_MODIFY()  bfin_read16(MDMA0_S0_Y_MODIFY)
#define bfin_write_MDMA0_S0_Y_MODIFY(val) bfin_write16(MDMA0_S0_Y_MODIFY, val)
#define bfin_read_MDMA0_S0_CURR_DESC_PTR() bfin_readPTR(MDMA0_S0_CURR_DESC_PTR)
#define bfin_write_MDMA0_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_S0_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_S0_CURR_ADDR() bfin_readPTR(MDMA0_S0_CURR_ADDR)
#define bfin_write_MDMA0_S0_CURR_ADDR(val) bfin_writePTR(MDMA0_S0_CURR_ADDR, val)
#define bfin_read_MDMA0_S0_IRQ_STATUS() bfin_read16(MDMA0_S0_IRQ_STATUS)
#define bfin_write_MDMA0_S0_IRQ_STATUS(val) bfin_write16(MDMA0_S0_IRQ_STATUS, val)
#define bfin_read_MDMA0_S0_PERIPHERAL_MAP() bfin_read16(MDMA0_S0_PERIPHERAL_MAP)
#define bfin_write_MDMA0_S0_PERIPHERAL_MAP(val) bfin_write16(MDMA0_S0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_S0_CURR_X_COUNT() bfin_read16(MDMA0_S0_CURR_X_COUNT)
#define bfin_write_MDMA0_S0_CURR_X_COUNT(val) bfin_write16(MDMA0_S0_CURR_X_COUNT, val)
#define bfin_read_MDMA0_S0_CURR_Y_COUNT() bfin_read16(MDMA0_S0_CURR_Y_COUNT)
#define bfin_write_MDMA0_S0_CURR_Y_COUNT(val) bfin_write16(MDMA0_S0_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA0_D1_NEXT_DESC_PTR)
#define bfin_write_MDMA0_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_D1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_D1_START_ADDR() bfin_readPTR(MDMA0_D1_START_ADDR)
#define bfin_write_MDMA0_D1_START_ADDR(val) bfin_writePTR(MDMA0_D1_START_ADDR, val)
#define bfin_read_MDMA0_D1_CONFIG()    bfin_read16(MDMA0_D1_CONFIG)
#define bfin_write_MDMA0_D1_CONFIG(val) bfin_write16(MDMA0_D1_CONFIG, val)
#define bfin_read_MDMA0_D1_X_COUNT()   bfin_read16(MDMA0_D1_X_COUNT)
#define bfin_write_MDMA0_D1_X_COUNT(val) bfin_write16(MDMA0_D1_X_COUNT, val)
#define bfin_read_MDMA0_D1_X_MODIFY()  bfin_read16(MDMA0_D1_X_MODIFY)
#define bfin_write_MDMA0_D1_X_MODIFY(val) bfin_write16(MDMA0_D1_X_MODIFY, val)
#define bfin_read_MDMA0_D1_Y_COUNT()   bfin_read16(MDMA0_D1_Y_COUNT)
#define bfin_write_MDMA0_D1_Y_COUNT(val) bfin_write16(MDMA0_D1_Y_COUNT, val)
#define bfin_read_MDMA0_D1_Y_MODIFY()  bfin_read16(MDMA0_D1_Y_MODIFY)
#define bfin_write_MDMA0_D1_Y_MODIFY(val) bfin_write16(MDMA0_D1_Y_MODIFY, val)
#define bfin_read_MDMA0_D1_CURR_DESC_PTR() bfin_readPTR(MDMA0_D1_CURR_DESC_PTR)
#define bfin_write_MDMA0_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_D1_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_D1_CURR_ADDR() bfin_readPTR(MDMA0_D1_CURR_ADDR)
#define bfin_write_MDMA0_D1_CURR_ADDR(val) bfin_writePTR(MDMA0_D1_CURR_ADDR, val)
#define bfin_read_MDMA0_D1_IRQ_STATUS() bfin_read16(MDMA0_D1_IRQ_STATUS)
#define bfin_write_MDMA0_D1_IRQ_STATUS(val) bfin_write16(MDMA0_D1_IRQ_STATUS, val)
#define bfin_read_MDMA0_D1_PERIPHERAL_MAP() bfin_read16(MDMA0_D1_PERIPHERAL_MAP)
#define bfin_write_MDMA0_D1_PERIPHERAL_MAP(val) bfin_write16(MDMA0_D1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_D1_CURR_X_COUNT() bfin_read16(MDMA0_D1_CURR_X_COUNT)
#define bfin_write_MDMA0_D1_CURR_X_COUNT(val) bfin_write16(MDMA0_D1_CURR_X_COUNT, val)
#define bfin_read_MDMA0_D1_CURR_Y_COUNT() bfin_read16(MDMA0_D1_CURR_Y_COUNT)
#define bfin_write_MDMA0_D1_CURR_Y_COUNT(val) bfin_write16(MDMA0_D1_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA0_S1_NEXT_DESC_PTR)
#define bfin_write_MDMA0_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_S1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_S1_START_ADDR() bfin_readPTR(MDMA0_S1_START_ADDR)
#define bfin_write_MDMA0_S1_START_ADDR(val) bfin_writePTR(MDMA0_S1_START_ADDR, val)
#define bfin_read_MDMA0_S1_CONFIG()    bfin_read16(MDMA0_S1_CONFIG)
#define bfin_write_MDMA0_S1_CONFIG(val) bfin_write16(MDMA0_S1_CONFIG, val)
#define bfin_read_MDMA0_S1_X_COUNT()   bfin_read16(MDMA0_S1_X_COUNT)
#define bfin_write_MDMA0_S1_X_COUNT(val) bfin_write16(MDMA0_S1_X_COUNT, val)
#define bfin_read_MDMA0_S1_X_MODIFY()  bfin_read16(MDMA0_S1_X_MODIFY)
#define bfin_write_MDMA0_S1_X_MODIFY(val) bfin_write16(MDMA0_S1_X_MODIFY, val)
#define bfin_read_MDMA0_S1_Y_COUNT()   bfin_read16(MDMA0_S1_Y_COUNT)
#define bfin_write_MDMA0_S1_Y_COUNT(val) bfin_write16(MDMA0_S1_Y_COUNT, val)
#define bfin_read_MDMA0_S1_Y_MODIFY()  bfin_read16(MDMA0_S1_Y_MODIFY)
#define bfin_write_MDMA0_S1_Y_MODIFY(val) bfin_write16(MDMA0_S1_Y_MODIFY, val)
#define bfin_read_MDMA0_S1_CURR_DESC_PTR() bfin_readPTR(MDMA0_S1_CURR_DESC_PTR)
#define bfin_write_MDMA0_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_S1_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_S1_CURR_ADDR() bfin_readPTR(MDMA0_S1_CURR_ADDR)
#define bfin_write_MDMA0_S1_CURR_ADDR(val) bfin_writePTR(MDMA0_S1_CURR_ADDR, val)
#define bfin_read_MDMA0_S1_IRQ_STATUS() bfin_read16(MDMA0_S1_IRQ_STATUS)
#define bfin_write_MDMA0_S1_IRQ_STATUS(val) bfin_write16(MDMA0_S1_IRQ_STATUS, val)
#define bfin_read_MDMA0_S1_PERIPHERAL_MAP() bfin_read16(MDMA0_S1_PERIPHERAL_MAP)
#define bfin_write_MDMA0_S1_PERIPHERAL_MAP(val) bfin_write16(MDMA0_S1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_S1_CURR_X_COUNT() bfin_read16(MDMA0_S1_CURR_X_COUNT)
#define bfin_write_MDMA0_S1_CURR_X_COUNT(val) bfin_write16(MDMA0_S1_CURR_X_COUNT, val)
#define bfin_read_MDMA0_S1_CURR_Y_COUNT() bfin_read16(MDMA0_S1_CURR_Y_COUNT)
#define bfin_write_MDMA0_S1_CURR_Y_COUNT(val) bfin_write16(MDMA0_S1_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA1_D0_NEXT_DESC_PTR)
#define bfin_write_MDMA1_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_D0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_D0_START_ADDR() bfin_readPTR(MDMA1_D0_START_ADDR)
#define bfin_write_MDMA1_D0_START_ADDR(val) bfin_writePTR(MDMA1_D0_START_ADDR, val)
#define bfin_read_MDMA1_D0_CONFIG()    bfin_read16(MDMA1_D0_CONFIG)
#define bfin_write_MDMA1_D0_CONFIG(val) bfin_write16(MDMA1_D0_CONFIG, val)
#define bfin_read_MDMA1_D0_X_COUNT()   bfin_read16(MDMA1_D0_X_COUNT)
#define bfin_write_MDMA1_D0_X_COUNT(val) bfin_write16(MDMA1_D0_X_COUNT, val)
#define bfin_read_MDMA1_D0_X_MODIFY()  bfin_read16(MDMA1_D0_X_MODIFY)
#define bfin_write_MDMA1_D0_X_MODIFY(val) bfin_write16(MDMA1_D0_X_MODIFY, val)
#define bfin_read_MDMA1_D0_Y_COUNT()   bfin_read16(MDMA1_D0_Y_COUNT)
#define bfin_write_MDMA1_D0_Y_COUNT(val) bfin_write16(MDMA1_D0_Y_COUNT, val)
#define bfin_read_MDMA1_D0_Y_MODIFY()  bfin_read16(MDMA1_D0_Y_MODIFY)
#define bfin_write_MDMA1_D0_Y_MODIFY(val) bfin_write16(MDMA1_D0_Y_MODIFY, val)
#define bfin_read_MDMA1_D0_CURR_DESC_PTR() bfin_readPTR(MDMA1_D0_CURR_DESC_PTR)
#define bfin_write_MDMA1_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_D0_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_D0_CURR_ADDR() bfin_readPTR(MDMA1_D0_CURR_ADDR)
#define bfin_write_MDMA1_D0_CURR_ADDR(val) bfin_writePTR(MDMA1_D0_CURR_ADDR, val)
#define bfin_read_MDMA1_D0_IRQ_STATUS() bfin_read16(MDMA1_D0_IRQ_STATUS)
#define bfin_write_MDMA1_D0_IRQ_STATUS(val) bfin_write16(MDMA1_D0_IRQ_STATUS, val)
#define bfin_read_MDMA1_D0_PERIPHERAL_MAP() bfin_read16(MDMA1_D0_PERIPHERAL_MAP)
#define bfin_write_MDMA1_D0_PERIPHERAL_MAP(val) bfin_write16(MDMA1_D0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_D0_CURR_X_COUNT() bfin_read16(MDMA1_D0_CURR_X_COUNT)
#define bfin_write_MDMA1_D0_CURR_X_COUNT(val) bfin_write16(MDMA1_D0_CURR_X_COUNT, val)
#define bfin_read_MDMA1_D0_CURR_Y_COUNT() bfin_read16(MDMA1_D0_CURR_Y_COUNT)
#define bfin_write_MDMA1_D0_CURR_Y_COUNT(val) bfin_write16(MDMA1_D0_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA1_S0_NEXT_DESC_PTR)
#define bfin_write_MDMA1_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_S0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_S0_START_ADDR() bfin_readPTR(MDMA1_S0_START_ADDR)
#define bfin_write_MDMA1_S0_START_ADDR(val) bfin_writePTR(MDMA1_S0_START_ADDR, val)
#define bfin_read_MDMA1_S0_CONFIG()    bfin_read16(MDMA1_S0_CONFIG)
#define bfin_write_MDMA1_S0_CONFIG(val) bfin_write16(MDMA1_S0_CONFIG, val)
#define bfin_read_MDMA1_S0_X_COUNT()   bfin_read16(MDMA1_S0_X_COUNT)
#define bfin_write_MDMA1_S0_X_COUNT(val) bfin_write16(MDMA1_S0_X_COUNT, val)
#define bfin_read_MDMA1_S0_X_MODIFY()  bfin_read16(MDMA1_S0_X_MODIFY)
#define bfin_write_MDMA1_S0_X_MODIFY(val) bfin_write16(MDMA1_S0_X_MODIFY, val)
#define bfin_read_MDMA1_S0_Y_COUNT()   bfin_read16(MDMA1_S0_Y_COUNT)
#define bfin_write_MDMA1_S0_Y_COUNT(val) bfin_write16(MDMA1_S0_Y_COUNT, val)
#define bfin_read_MDMA1_S0_Y_MODIFY()  bfin_read16(MDMA1_S0_Y_MODIFY)
#define bfin_write_MDMA1_S0_Y_MODIFY(val) bfin_write16(MDMA1_S0_Y_MODIFY, val)
#define bfin_read_MDMA1_S0_CURR_DESC_PTR() bfin_readPTR(MDMA1_S0_CURR_DESC_PTR)
#define bfin_write_MDMA1_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_S0_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_S0_CURR_ADDR() bfin_readPTR(MDMA1_S0_CURR_ADDR)
#define bfin_write_MDMA1_S0_CURR_ADDR(val) bfin_writePTR(MDMA1_S0_CURR_ADDR, val)
#define bfin_read_MDMA1_S0_IRQ_STATUS() bfin_read16(MDMA1_S0_IRQ_STATUS)
#define bfin_write_MDMA1_S0_IRQ_STATUS(val) bfin_write16(MDMA1_S0_IRQ_STATUS, val)
#define bfin_read_MDMA1_S0_PERIPHERAL_MAP() bfin_read16(MDMA1_S0_PERIPHERAL_MAP)
#define bfin_write_MDMA1_S0_PERIPHERAL_MAP(val) bfin_write16(MDMA1_S0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_S0_CURR_X_COUNT() bfin_read16(MDMA1_S0_CURR_X_COUNT)
#define bfin_write_MDMA1_S0_CURR_X_COUNT(val) bfin_write16(MDMA1_S0_CURR_X_COUNT, val)
#define bfin_read_MDMA1_S0_CURR_Y_COUNT() bfin_read16(MDMA1_S0_CURR_Y_COUNT)
#define bfin_write_MDMA1_S0_CURR_Y_COUNT(val) bfin_write16(MDMA1_S0_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA1_D1_NEXT_DESC_PTR)
#define bfin_write_MDMA1_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_D1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_D1_START_ADDR() bfin_readPTR(MDMA1_D1_START_ADDR)
#define bfin_write_MDMA1_D1_START_ADDR(val) bfin_writePTR(MDMA1_D1_START_ADDR, val)
#define bfin_read_MDMA1_D1_CONFIG()    bfin_read16(MDMA1_D1_CONFIG)
#define bfin_write_MDMA1_D1_CONFIG(val) bfin_write16(MDMA1_D1_CONFIG, val)
#define bfin_read_MDMA1_D1_X_COUNT()   bfin_read16(MDMA1_D1_X_COUNT)
#define bfin_write_MDMA1_D1_X_COUNT(val) bfin_write16(MDMA1_D1_X_COUNT, val)
#define bfin_read_MDMA1_D1_X_MODIFY()  bfin_read16(MDMA1_D1_X_MODIFY)
#define bfin_write_MDMA1_D1_X_MODIFY(val) bfin_write16(MDMA1_D1_X_MODIFY, val)
#define bfin_read_MDMA1_D1_Y_COUNT()   bfin_read16(MDMA1_D1_Y_COUNT)
#define bfin_write_MDMA1_D1_Y_COUNT(val) bfin_write16(MDMA1_D1_Y_COUNT, val)
#define bfin_read_MDMA1_D1_Y_MODIFY()  bfin_read16(MDMA1_D1_Y_MODIFY)
#define bfin_write_MDMA1_D1_Y_MODIFY(val) bfin_write16(MDMA1_D1_Y_MODIFY, val)
#define bfin_read_MDMA1_D1_CURR_DESC_PTR() bfin_readPTR(MDMA1_D1_CURR_DESC_PTR)
#define bfin_write_MDMA1_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_D1_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_D1_CURR_ADDR() bfin_readPTR(MDMA1_D1_CURR_ADDR)
#define bfin_write_MDMA1_D1_CURR_ADDR(val) bfin_writePTR(MDMA1_D1_CURR_ADDR, val)
#define bfin_read_MDMA1_D1_IRQ_STATUS() bfin_read16(MDMA1_D1_IRQ_STATUS)
#define bfin_write_MDMA1_D1_IRQ_STATUS(val) bfin_write16(MDMA1_D1_IRQ_STATUS, val)
#define bfin_read_MDMA1_D1_PERIPHERAL_MAP() bfin_read16(MDMA1_D1_PERIPHERAL_MAP)
#define bfin_write_MDMA1_D1_PERIPHERAL_MAP(val) bfin_write16(MDMA1_D1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_D1_CURR_X_COUNT() bfin_read16(MDMA1_D1_CURR_X_COUNT)
#define bfin_write_MDMA1_D1_CURR_X_COUNT(val) bfin_write16(MDMA1_D1_CURR_X_COUNT, val)
#define bfin_read_MDMA1_D1_CURR_Y_COUNT() bfin_read16(MDMA1_D1_CURR_Y_COUNT)
#define bfin_write_MDMA1_D1_CURR_Y_COUNT(val) bfin_write16(MDMA1_D1_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA1_S1_NEXT_DESC_PTR)
#define bfin_write_MDMA1_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_S1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_S1_START_ADDR() bfin_readPTR(MDMA1_S1_START_ADDR)
#define bfin_write_MDMA1_S1_START_ADDR(val) bfin_writePTR(MDMA1_S1_START_ADDR, val)
#define bfin_read_MDMA1_S1_CONFIG()    bfin_read16(MDMA1_S1_CONFIG)
#define bfin_write_MDMA1_S1_CONFIG(val) bfin_write16(MDMA1_S1_CONFIG, val)
#define bfin_read_MDMA1_S1_X_COUNT()   bfin_read16(MDMA1_S1_X_COUNT)
#define bfin_write_MDMA1_S1_X_COUNT(val) bfin_write16(MDMA1_S1_X_COUNT, val)
#define bfin_read_MDMA1_S1_X_MODIFY()  bfin_read16(MDMA1_S1_X_MODIFY)
#define bfin_write_MDMA1_S1_X_MODIFY(val) bfin_write16(MDMA1_S1_X_MODIFY, val)
#define bfin_read_MDMA1_S1_Y_COUNT()   bfin_read16(MDMA1_S1_Y_COUNT)
#define bfin_write_MDMA1_S1_Y_COUNT(val) bfin_write16(MDMA1_S1_Y_COUNT, val)
#define bfin_read_MDMA1_S1_Y_MODIFY()  bfin_read16(MDMA1_S1_Y_MODIFY)
#define bfin_write_MDMA1_S1_Y_MODIFY(val) bfin_write16(MDMA1_S1_Y_MODIFY, val)
#define bfin_read_MDMA1_S1_CURR_DESC_PTR() bfin_readPTR(MDMA1_S1_CURR_DESC_PTR)
#define bfin_write_MDMA1_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_S1_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_S1_CURR_ADDR() bfin_readPTR(MDMA1_S1_CURR_ADDR)
#define bfin_write_MDMA1_S1_CURR_ADDR(val) bfin_writePTR(MDMA1_S1_CURR_ADDR, val)
#define bfin_read_MDMA1_S1_IRQ_STATUS() bfin_read16(MDMA1_S1_IRQ_STATUS)
#define bfin_write_MDMA1_S1_IRQ_STATUS(val) bfin_write16(MDMA1_S1_IRQ_STATUS, val)
#define bfin_read_MDMA1_S1_PERIPHERAL_MAP() bfin_read16(MDMA1_S1_PERIPHERAL_MAP)
#define bfin_write_MDMA1_S1_PERIPHERAL_MAP(val) bfin_write16(MDMA1_S1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_S1_CURR_X_COUNT() bfin_read16(MDMA1_S1_CURR_X_COUNT)
#define bfin_write_MDMA1_S1_CURR_X_COUNT(val) bfin_write16(MDMA1_S1_CURR_X_COUNT, val)
#define bfin_read_MDMA1_S1_CURR_Y_COUNT() bfin_read16(MDMA1_S1_CURR_Y_COUNT)
#define bfin_write_MDMA1_S1_CURR_Y_COUNT(val) bfin_write16(MDMA1_S1_CURR_Y_COUNT, val)

#define bfin_read_MDMA_S0_CONFIG()  bfin_read_MDMA0_S0_CONFIG()
#define bfin_write_MDMA_S0_CONFIG(val) bfin_write_MDMA0_S0_CONFIG(val)
#define bfin_read_MDMA_S0_IRQ_STATUS()  bfin_read_MDMA0_S0_IRQ_STATUS()
#define bfin_write_MDMA_S0_IRQ_STATUS(val) bfin_write_MDMA0_S0_IRQ_STATUS(val)
#define bfin_read_MDMA_S0_X_MODIFY()  bfin_read_MDMA0_S0_X_MODIFY()
#define bfin_write_MDMA_S0_X_MODIFY(val) bfin_write_MDMA0_S0_X_MODIFY(val)
#define bfin_read_MDMA_S0_Y_MODIFY()  bfin_read_MDMA0_S0_Y_MODIFY()
#define bfin_write_MDMA_S0_Y_MODIFY(val) bfin_write_MDMA0_S0_Y_MODIFY(val)
#define bfin_read_MDMA_S0_X_COUNT()  bfin_read_MDMA0_S0_X_COUNT()
#define bfin_write_MDMA_S0_X_COUNT(val) bfin_write_MDMA0_S0_X_COUNT(val)
#define bfin_read_MDMA_S0_Y_COUNT()  bfin_read_MDMA0_S0_Y_COUNT()
#define bfin_write_MDMA_S0_Y_COUNT(val) bfin_write_MDMA0_S0_Y_COUNT(val)
#define bfin_read_MDMA_S0_START_ADDR()  bfin_read_MDMA0_S0_START_ADDR()
#define bfin_write_MDMA_S0_START_ADDR(val) bfin_write_MDMA0_S0_START_ADDR(val)
#define bfin_read_MDMA_D0_CONFIG()  bfin_read_MDMA0_D0_CONFIG()
#define bfin_write_MDMA_D0_CONFIG(val) bfin_write_MDMA0_D0_CONFIG(val)
#define bfin_read_MDMA_D0_IRQ_STATUS()  bfin_read_MDMA0_D0_IRQ_STATUS()
#define bfin_write_MDMA_D0_IRQ_STATUS(val) bfin_write_MDMA0_D0_IRQ_STATUS(val)
#define bfin_read_MDMA_D0_X_MODIFY()  bfin_read_MDMA0_D0_X_MODIFY()
#define bfin_write_MDMA_D0_X_MODIFY(val) bfin_write_MDMA0_D0_X_MODIFY(val)
#define bfin_read_MDMA_D0_Y_MODIFY()  bfin_read_MDMA0_D0_Y_MODIFY()
#define bfin_write_MDMA_D0_Y_MODIFY(val) bfin_write_MDMA0_D0_Y_MODIFY(val)
#define bfin_read_MDMA_D0_X_COUNT()  bfin_read_MDMA0_D0_X_COUNT()
#define bfin_write_MDMA_D0_X_COUNT(val) bfin_write_MDMA0_D0_X_COUNT(val)
#define bfin_read_MDMA_D0_Y_COUNT()  bfin_read_MDMA0_D0_Y_COUNT()
#define bfin_write_MDMA_D0_Y_COUNT(val) bfin_write_MDMA0_D0_Y_COUNT(val)
#define bfin_read_MDMA_D0_START_ADDR()  bfin_read_MDMA0_D0_START_ADDR()
#define bfin_write_MDMA_D0_START_ADDR(val) bfin_write_MDMA0_D0_START_ADDR(val)

#define bfin_read_MDMA_S1_CONFIG()  bfin_read_MDMA0_S1_CONFIG()
#define bfin_write_MDMA_S1_CONFIG(val) bfin_write_MDMA0_S1_CONFIG(val)
#define bfin_read_MDMA_S1_IRQ_STATUS()  bfin_read_MDMA0_S1_IRQ_STATUS()
#define bfin_write_MDMA_S1_IRQ_STATUS(val) bfin_write_MDMA0_S1_IRQ_STATUS(val)
#define bfin_read_MDMA_S1_X_MODIFY()  bfin_read_MDMA0_S1_X_MODIFY()
#define bfin_write_MDMA_S1_X_MODIFY(val) bfin_write_MDMA0_S1_X_MODIFY(val)
#define bfin_read_MDMA_S1_Y_MODIFY()  bfin_read_MDMA0_S1_Y_MODIFY()
#define bfin_write_MDMA_S1_Y_MODIFY(val) bfin_write_MDMA0_S1_Y_MODIFY(val)
#define bfin_read_MDMA_S1_X_COUNT()  bfin_read_MDMA0_S1_X_COUNT()
#define bfin_write_MDMA_S1_X_COUNT(val) bfin_write_MDMA0_S1_X_COUNT(val)
#define bfin_read_MDMA_S1_Y_COUNT()  bfin_read_MDMA0_S1_Y_COUNT()
#define bfin_write_MDMA_S1_Y_COUNT(val) bfin_write_MDMA0_S1_Y_COUNT(val)
#define bfin_read_MDMA_S1_START_ADDR()  bfin_read_MDMA0_S1_START_ADDR()
#define bfin_write_MDMA_S1_START_ADDR(val) bfin_write_MDMA0_S1_START_ADDR(val)
#define bfin_read_MDMA_D1_CONFIG()  bfin_read_MDMA0_D1_CONFIG()
#define bfin_write_MDMA_D1_CONFIG(val) bfin_write_MDMA0_D1_CONFIG(val)
#define bfin_read_MDMA_D1_IRQ_STATUS()  bfin_read_MDMA0_D1_IRQ_STATUS()
#define bfin_write_MDMA_D1_IRQ_STATUS(val) bfin_write_MDMA0_D1_IRQ_STATUS(val)
#define bfin_read_MDMA_D1_X_MODIFY()  bfin_read_MDMA0_D1_X_MODIFY()
#define bfin_write_MDMA_D1_X_MODIFY(val) bfin_write_MDMA0_D1_X_MODIFY(val)
#define bfin_read_MDMA_D1_Y_MODIFY()  bfin_read_MDMA0_D1_Y_MODIFY()
#define bfin_write_MDMA_D1_Y_MODIFY(val) bfin_write_MDMA0_D1_Y_MODIFY(val)
#define bfin_read_MDMA_D1_X_COUNT()  bfin_read_MDMA0_D1_X_COUNT()
#define bfin_write_MDMA_D1_X_COUNT(val) bfin_write_MDMA0_D1_X_COUNT(val)
#define bfin_read_MDMA_D1_Y_COUNT()  bfin_read_MDMA0_D1_Y_COUNT()
#define bfin_write_MDMA_D1_Y_COUNT(val) bfin_write_MDMA0_D1_Y_COUNT(val)
#define bfin_read_MDMA_D1_START_ADDR()  bfin_read_MDMA0_D1_START_ADDR()
#define bfin_write_MDMA_D1_START_ADDR(val) bfin_write_MDMA0_D1_START_ADDR(val)

#define bfin_read_PPI_CONTROL()        bfin_read16(PPI_CONTROL)
#define bfin_write_PPI_CONTROL(val)    bfin_write16(PPI_CONTROL, val)
#define bfin_read_PPI_STATUS()         bfin_read16(PPI_STATUS)
#define bfin_write_PPI_STATUS(val)     bfin_write16(PPI_STATUS, val)
#define bfin_clear_PPI_STATUS()        bfin_read_PPI_STATUS()
#define bfin_read_PPI_DELAY()          bfin_read16(PPI_DELAY)
#define bfin_write_PPI_DELAY(val)      bfin_write16(PPI_DELAY, val)
#define bfin_read_PPI_COUNT()          bfin_read16(PPI_COUNT)
#define bfin_write_PPI_COUNT(val)      bfin_write16(PPI_COUNT, val)
#define bfin_read_PPI_FRAME()          bfin_read16(PPI_FRAME)
#define bfin_write_PPI_FRAME(val)      bfin_write16(PPI_FRAME, val)
#define bfin_read_TWI0_CLKDIV()        bfin_read16(TWI0_CLKDIV)
#define bfin_write_TWI0_CLKDIV(val)    bfin_write16(TWI0_CLKDIV, val)
#define bfin_read_TWI0_CONTROL()       bfin_read16(TWI0_CONTROL)
#define bfin_write_TWI0_CONTROL(val)   bfin_write16(TWI0_CONTROL, val)
#define bfin_read_TWI0_SLAVE_CTRL()    bfin_read16(TWI0_SLAVE_CTRL)
#define bfin_write_TWI0_SLAVE_CTRL(val) bfin_write16(TWI0_SLAVE_CTRL, val)
#define bfin_read_TWI0_SLAVE_STAT()    bfin_read16(TWI0_SLAVE_STAT)
#define bfin_write_TWI0_SLAVE_STAT(val) bfin_write16(TWI0_SLAVE_STAT, val)
#define bfin_read_TWI0_SLAVE_ADDR()    bfin_read16(TWI0_SLAVE_ADDR)
#define bfin_write_TWI0_SLAVE_ADDR(val) bfin_write16(TWI0_SLAVE_ADDR, val)
#define bfin_read_TWI0_MASTER_CTL()    bfin_read16(TWI0_MASTER_CTL)
#define bfin_write_TWI0_MASTER_CTL(val) bfin_write16(TWI0_MASTER_CTL, val)
#define bfin_read_TWI0_MASTER_STAT()   bfin_read16(TWI0_MASTER_STAT)
#define bfin_write_TWI0_MASTER_STAT(val) bfin_write16(TWI0_MASTER_STAT, val)
#define bfin_read_TWI0_MASTER_ADDR()   bfin_read16(TWI0_MASTER_ADDR)
#define bfin_write_TWI0_MASTER_ADDR(val) bfin_write16(TWI0_MASTER_ADDR, val)
#define bfin_read_TWI0_INT_STAT()      bfin_read16(TWI0_INT_STAT)
#define bfin_write_TWI0_INT_STAT(val)  bfin_write16(TWI0_INT_STAT, val)
#define bfin_read_TWI0_INT_MASK()      bfin_read16(TWI0_INT_MASK)
#define bfin_write_TWI0_INT_MASK(val)  bfin_write16(TWI0_INT_MASK, val)
#define bfin_read_TWI0_FIFO_CTL()      bfin_read16(TWI0_FIFO_CTL)
#define bfin_write_TWI0_FIFO_CTL(val)  bfin_write16(TWI0_FIFO_CTL, val)
#define bfin_read_TWI0_FIFO_STAT()     bfin_read16(TWI0_FIFO_STAT)
#define bfin_write_TWI0_FIFO_STAT(val) bfin_write16(TWI0_FIFO_STAT, val)
#define bfin_read_TWI0_XMT_DATA8()     bfin_read16(TWI0_XMT_DATA8)
#define bfin_write_TWI0_XMT_DATA8(val) bfin_write16(TWI0_XMT_DATA8, val)
#define bfin_read_TWI0_XMT_DATA16()    bfin_read16(TWI0_XMT_DATA16)
#define bfin_write_TWI0_XMT_DATA16(val) bfin_write16(TWI0_XMT_DATA16, val)
#define bfin_read_TWI0_RCV_DATA8()     bfin_read16(TWI0_RCV_DATA8)
#define bfin_write_TWI0_RCV_DATA8(val) bfin_write16(TWI0_RCV_DATA8, val)
#define bfin_read_TWI0_RCV_DATA16()    bfin_read16(TWI0_RCV_DATA16)
#define bfin_write_TWI0_RCV_DATA16(val) bfin_write16(TWI0_RCV_DATA16, val)
#define bfin_read_TWI1_CLKDIV()        bfin_read16(TWI1_CLKDIV)
#define bfin_write_TWI1_CLKDIV(val)    bfin_write16(TWI1_CLKDIV, val)
#define bfin_read_TWI1_CONTROL()       bfin_read16(TWI1_CONTROL)
#define bfin_write_TWI1_CONTROL(val)   bfin_write16(TWI1_CONTROL, val)
#define bfin_read_TWI1_SLAVE_CTRL()    bfin_read16(TWI1_SLAVE_CTRL)
#define bfin_write_TWI1_SLAVE_CTRL(val) bfin_write16(TWI1_SLAVE_CTRL, val)
#define bfin_read_TWI1_SLAVE_STAT()    bfin_read16(TWI1_SLAVE_STAT)
#define bfin_write_TWI1_SLAVE_STAT(val) bfin_write16(TWI1_SLAVE_STAT, val)
#define bfin_read_TWI1_SLAVE_ADDR()    bfin_read16(TWI1_SLAVE_ADDR)
#define bfin_write_TWI1_SLAVE_ADDR(val) bfin_write16(TWI1_SLAVE_ADDR, val)
#define bfin_read_TWI1_MASTER_CTL()    bfin_read16(TWI1_MASTER_CTL)
#define bfin_write_TWI1_MASTER_CTL(val) bfin_write16(TWI1_MASTER_CTL, val)
#define bfin_read_TWI1_MASTER_STAT()   bfin_read16(TWI1_MASTER_STAT)
#define bfin_write_TWI1_MASTER_STAT(val) bfin_write16(TWI1_MASTER_STAT, val)
#define bfin_read_TWI1_MASTER_ADDR()   bfin_read16(TWI1_MASTER_ADDR)
#define bfin_write_TWI1_MASTER_ADDR(val) bfin_write16(TWI1_MASTER_ADDR, val)
#define bfin_read_TWI1_INT_STAT()      bfin_read16(TWI1_INT_STAT)
#define bfin_write_TWI1_INT_STAT(val)  bfin_write16(TWI1_INT_STAT, val)
#define bfin_read_TWI1_INT_MASK()      bfin_read16(TWI1_INT_MASK)
#define bfin_write_TWI1_INT_MASK(val)  bfin_write16(TWI1_INT_MASK, val)
#define bfin_read_TWI1_FIFO_CTL()      bfin_read16(TWI1_FIFO_CTL)
#define bfin_write_TWI1_FIFO_CTL(val)  bfin_write16(TWI1_FIFO_CTL, val)
#define bfin_read_TWI1_FIFO_STAT()     bfin_read16(TWI1_FIFO_STAT)
#define bfin_write_TWI1_FIFO_STAT(val) bfin_write16(TWI1_FIFO_STAT, val)
#define bfin_read_TWI1_XMT_DATA8()     bfin_read16(TWI1_XMT_DATA8)
#define bfin_write_TWI1_XMT_DATA8(val) bfin_write16(TWI1_XMT_DATA8, val)
#define bfin_read_TWI1_XMT_DATA16()    bfin_read16(TWI1_XMT_DATA16)
#define bfin_write_TWI1_XMT_DATA16(val) bfin_write16(TWI1_XMT_DATA16, val)
#define bfin_read_TWI1_RCV_DATA8()     bfin_read16(TWI1_RCV_DATA8)
#define bfin_write_TWI1_RCV_DATA8(val) bfin_write16(TWI1_RCV_DATA8, val)
#define bfin_read_TWI1_RCV_DATA16()    bfin_read16(TWI1_RCV_DATA16)
#define bfin_write_TWI1_RCV_DATA16(val) bfin_write16(TWI1_RCV_DATA16, val)
#define bfin_read_CAN_MC1()            bfin_read16(CAN_MC1)
#define bfin_write_CAN_MC1(val)        bfin_write16(CAN_MC1, val)
#define bfin_read_CAN_MD1()            bfin_read16(CAN_MD1)
#define bfin_write_CAN_MD1(val)        bfin_write16(CAN_MD1, val)
#define bfin_read_CAN_TRS1()           bfin_read16(CAN_TRS1)
#define bfin_write_CAN_TRS1(val)       bfin_write16(CAN_TRS1, val)
#define bfin_read_CAN_TRR1()           bfin_read16(CAN_TRR1)
#define bfin_write_CAN_TRR1(val)       bfin_write16(CAN_TRR1, val)
#define bfin_read_CAN_TA1()            bfin_read16(CAN_TA1)
#define bfin_write_CAN_TA1(val)        bfin_write16(CAN_TA1, val)
#define bfin_read_CAN_AA1()            bfin_read16(CAN_AA1)
#define bfin_write_CAN_AA1(val)        bfin_write16(CAN_AA1, val)
#define bfin_read_CAN_RMP1()           bfin_read16(CAN_RMP1)
#define bfin_write_CAN_RMP1(val)       bfin_write16(CAN_RMP1, val)
#define bfin_read_CAN_RML1()           bfin_read16(CAN_RML1)
#define bfin_write_CAN_RML1(val)       bfin_write16(CAN_RML1, val)
#define bfin_read_CAN_MBTIF1()         bfin_read16(CAN_MBTIF1)
#define bfin_write_CAN_MBTIF1(val)     bfin_write16(CAN_MBTIF1, val)
#define bfin_read_CAN_MBRIF1()         bfin_read16(CAN_MBRIF1)
#define bfin_write_CAN_MBRIF1(val)     bfin_write16(CAN_MBRIF1, val)
#define bfin_read_CAN_MBIM1()          bfin_read16(CAN_MBIM1)
#define bfin_write_CAN_MBIM1(val)      bfin_write16(CAN_MBIM1, val)
#define bfin_read_CAN_RFH1()           bfin_read16(CAN_RFH1)
#define bfin_write_CAN_RFH1(val)       bfin_write16(CAN_RFH1, val)
#define bfin_read_CAN_OPSS1()          bfin_read16(CAN_OPSS1)
#define bfin_write_CAN_OPSS1(val)      bfin_write16(CAN_OPSS1, val)
#define bfin_read_CAN_MC2()            bfin_read16(CAN_MC2)
#define bfin_write_CAN_MC2(val)        bfin_write16(CAN_MC2, val)
#define bfin_read_CAN_MD2()            bfin_read16(CAN_MD2)
#define bfin_write_CAN_MD2(val)        bfin_write16(CAN_MD2, val)
#define bfin_read_CAN_TRS2()           bfin_read16(CAN_TRS2)
#define bfin_write_CAN_TRS2(val)       bfin_write16(CAN_TRS2, val)
#define bfin_read_CAN_TRR2()           bfin_read16(CAN_TRR2)
#define bfin_write_CAN_TRR2(val)       bfin_write16(CAN_TRR2, val)
#define bfin_read_CAN_TA2()            bfin_read16(CAN_TA2)
#define bfin_write_CAN_TA2(val)        bfin_write16(CAN_TA2, val)
#define bfin_read_CAN_AA2()            bfin_read16(CAN_AA2)
#define bfin_write_CAN_AA2(val)        bfin_write16(CAN_AA2, val)
#define bfin_read_CAN_RMP2()           bfin_read16(CAN_RMP2)
#define bfin_write_CAN_RMP2(val)       bfin_write16(CAN_RMP2, val)
#define bfin_read_CAN_RML2()           bfin_read16(CAN_RML2)
#define bfin_write_CAN_RML2(val)       bfin_write16(CAN_RML2, val)
#define bfin_read_CAN_MBTIF2()         bfin_read16(CAN_MBTIF2)
#define bfin_write_CAN_MBTIF2(val)     bfin_write16(CAN_MBTIF2, val)
#define bfin_read_CAN_MBRIF2()         bfin_read16(CAN_MBRIF2)
#define bfin_write_CAN_MBRIF2(val)     bfin_write16(CAN_MBRIF2, val)
#define bfin_read_CAN_MBIM2()          bfin_read16(CAN_MBIM2)
#define bfin_write_CAN_MBIM2(val)      bfin_write16(CAN_MBIM2, val)
#define bfin_read_CAN_RFH2()           bfin_read16(CAN_RFH2)
#define bfin_write_CAN_RFH2(val)       bfin_write16(CAN_RFH2, val)
#define bfin_read_CAN_OPSS2()          bfin_read16(CAN_OPSS2)
#define bfin_write_CAN_OPSS2(val)      bfin_write16(CAN_OPSS2, val)
#define bfin_read_CAN_CLOCK()          bfin_read16(CAN_CLOCK)
#define bfin_write_CAN_CLOCK(val)      bfin_write16(CAN_CLOCK, val)
#define bfin_read_CAN_TIMING()         bfin_read16(CAN_TIMING)
#define bfin_write_CAN_TIMING(val)     bfin_write16(CAN_TIMING, val)
#define bfin_read_CAN_DEBUG()          bfin_read16(CAN_DEBUG)
#define bfin_write_CAN_DEBUG(val)      bfin_write16(CAN_DEBUG, val)
#define bfin_read_CAN_STATUS()         bfin_read16(CAN_STATUS)
#define bfin_write_CAN_STATUS(val)     bfin_write16(CAN_STATUS, val)
#define bfin_read_CAN_CEC()            bfin_read16(CAN_CEC)
#define bfin_write_CAN_CEC(val)        bfin_write16(CAN_CEC, val)
#define bfin_read_CAN_GIS()            bfin_read16(CAN_GIS)
#define bfin_write_CAN_GIS(val)        bfin_write16(CAN_GIS, val)
#define bfin_read_CAN_GIM()            bfin_read16(CAN_GIM)
#define bfin_write_CAN_GIM(val)        bfin_write16(CAN_GIM, val)
#define bfin_read_CAN_GIF()            bfin_read16(CAN_GIF)
#define bfin_write_CAN_GIF(val)        bfin_write16(CAN_GIF, val)
#define bfin_read_CAN_CONTROL()        bfin_read16(CAN_CONTROL)
#define bfin_write_CAN_CONTROL(val)    bfin_write16(CAN_CONTROL, val)
#define bfin_read_CAN_INTR()           bfin_read16(CAN_INTR)
#define bfin_write_CAN_INTR(val)       bfin_write16(CAN_INTR, val)
#define bfin_read_CAN_VERSION()        bfin_read16(CAN_VERSION)
#define bfin_write_CAN_VERSION(val)    bfin_write16(CAN_VERSION, val)
#define bfin_read_CAN_MBTD()           bfin_read16(CAN_MBTD)
#define bfin_write_CAN_MBTD(val)       bfin_write16(CAN_MBTD, val)
#define bfin_read_CAN_EWR()            bfin_read16(CAN_EWR)
#define bfin_write_CAN_EWR(val)        bfin_write16(CAN_EWR, val)
#define bfin_read_CAN_ESR()            bfin_read16(CAN_ESR)
#define bfin_write_CAN_ESR(val)        bfin_write16(CAN_ESR, val)
#define bfin_read_CAN_UCREG()          bfin_read16(CAN_UCREG)
#define bfin_write_CAN_UCREG(val)      bfin_write16(CAN_UCREG, val)
#define bfin_read_CAN_UCCNT()          bfin_read16(CAN_UCCNT)
#define bfin_write_CAN_UCCNT(val)      bfin_write16(CAN_UCCNT, val)
#define bfin_read_CAN_UCRC()           bfin_read16(CAN_UCRC)
#define bfin_write_CAN_UCRC(val)       bfin_write16(CAN_UCRC, val)
#define bfin_read_CAN_UCCNF()          bfin_read16(CAN_UCCNF)
#define bfin_write_CAN_UCCNF(val)      bfin_write16(CAN_UCCNF, val)
#define bfin_read_CAN_VERSION2()       bfin_read16(CAN_VERSION2)
#define bfin_write_CAN_VERSION2(val)   bfin_write16(CAN_VERSION2, val)
#define bfin_read_CAN_AM00L()          bfin_read16(CAN_AM00L)
#define bfin_write_CAN_AM00L(val)      bfin_write16(CAN_AM00L, val)
#define bfin_read_CAN_AM00H()          bfin_read16(CAN_AM00H)
#define bfin_write_CAN_AM00H(val)      bfin_write16(CAN_AM00H, val)
#define bfin_read_CAN_AM01L()          bfin_read16(CAN_AM01L)
#define bfin_write_CAN_AM01L(val)      bfin_write16(CAN_AM01L, val)
#define bfin_read_CAN_AM01H()          bfin_read16(CAN_AM01H)
#define bfin_write_CAN_AM01H(val)      bfin_write16(CAN_AM01H, val)
#define bfin_read_CAN_AM02L()          bfin_read16(CAN_AM02L)
#define bfin_write_CAN_AM02L(val)      bfin_write16(CAN_AM02L, val)
#define bfin_read_CAN_AM02H() yright 20bfin_read16(CA/*
 * C)
#define08-200write_g Devices(valpyright* Licensedalog Devices, GPL-Inc.
 *
 * Lic9 An under t3Lopyright 2008-2009 Analog Devic3L Inc.
 *
 * Licensed under t3L GPL-2 or later.
 */

#ifndef _3LEF_BF538_H
#define _CDEF_BF538_H
Copyright 2008-2009 Analog Devic3s Inc.
 *
 * Licensed under t3e GPL-2 or later.
 */

#ifndef _3DEF_BF538_H
#define _CDEF_BF538_H4
#include <asm/blackfin.h>

/*in4lude all Core registers and b4t definitions*/
#include "defBF549.h"

/*include core specific reg4Copyright 2008-2009 Analog Devic4s Inc.
 *
 * Licensed under t4e GPL-2 or later.
 */

#ifndef _4DEF_BF538_H
#define _CDEF_BF538_H5
#include <asm/blackfin.h>

/*in5lude all Core registers and b5t definitions*/
#include "defBF559.h"

/*include core specific reg5Copyright 2008-2009 Analog Devic5s Inc.
 *
 * Licensed under t5e GPL-2 or later.
 */

#ifndef _5DEF_BF538_H
#define _CDEF_BF538_H6
#include <asm/blackfin.h>

/*in6lude all Core registers and b6t definitions*/
#include "defBF569.h"

/*include core specific reg6Copyright 2008-2009 Analog Devic6s Inc.
 *
 * Licensed under t6e GPL-2 or later.
 */

#ifndef _6DEF_BF538_H
#define _CDEF_BF538_H7
#include <asm/blackfin.h>

/*in7lude all Core registers and b7t definitions*/
#include "defBF579.h"

/*include core specific reg7Copyright 2008-2009 Analog Devic7s Inc.
 *
 * Licensed under t7e GPL-2 or later.
 */

#ifndef _7DEF_BF538_H
#define _CDEF_BF538_H8
#include <asm/blackfin.h>

/*in8lude all Core registers and b8t definitions*/
#include "defBF589.h"

/*include core specific reg8Copyright 2008-2009 Analog Devic8s Inc.
 *
 * Licensed under t8e GPL-2 or later.
 */

#ifndef _8DEF_BF538_H
#define _CDEF_BF538_H9
#include <asm/blackfin.h>

/*in9lude all Core registers and b9t definitions*/
#include "defBF599.h"

/*include core specific reg9Copyright 2008-2009 Analog Devic9s Inc.
 *
 * Licensed under t9e GPL-2 or later.
 */

#ifndef _9DEF_BF538_H
#define _CDEF_BF538_10
#include <asm/blackfin.h>

/*i10lude all Core registers and n_wrGPL-2 or later.
 */

#ifndef 109.h"

/*include core specific re10Copyright 2008-2009 Analog Devi10s Inc.
 *
 * Licensed under writn_read32(SIC_ISR1)
#define bfinin_write_SIC_ISR0(val)       bfin1write32(SIC_ISR0, val)
#define b1in_read_SIC_ISR1()           1fin_read32(SIC_ISR1)
#define bfi1_write_SIC_ISR1(val)       bfin_w1ite32(SIC_ISR1, val)
#define bfi1_read_SIC_ISR(x)           bf1n_read32(SIC_ISR0 + x * (SIC_ISR1in_write_SIC_ISR0(val)       bfin2write32(SIC_ISR0, val)
#define b2in_read_SIC_ISR1()           2fin_read32(SIC_ISR1)
#define bfi2_write_SIC_ISR1(val)       bfin_w Copyright 2008-2009 Analog Devi1es Inc.
 *
 * Licensed under R0 + val)
#define bfin_read_SIC_IWRin_write_SIC_ISR0(val)       bfin

#include <asm/blackfin.h>

/*i1clude all Core registers and finen_read32(SIC_ISR1)
#define bfi39.h"

/*include core specific re1ister pointer definitions*/
#inc1ude <asm/cdef_LPBlackfin.h>

ne bfin_write_SIC_IAR0(val)       bin_write_SIC_ISR0(val)       bfinin_read_PLL_CTL()            bfi1_read16(PLL_CTL)
#define bfin bfin_read32(SIC_ISR1)
#define bfiad16(PLL_DIV)
#define bfin_write_1LL_DIV(val)        bfin_write16(1LL_DIV, val)
#define bfin_reafin_write_SIC_IAR2(val)       bfin_in_write_SIC_ISR0(val)       bfinT()           bfin_read16(PLL_ST1T)
#define bfin_write_PLL_STAn_ren_read32(SIC_ISR1)
#define bfi, val)
#define bfin_read_PLL_LOCK1NT()        bfin_read16(PLL_LOCK1NT)
#define bfin_write_PLL_LOreade_SIC_IAR4(val)       bfin_writin_write_SIC_ISR0(val)       bfinD()             bfin_read32(CHIP1D)
#define bfin_write_CHIPID(ad_Sn_read32(SIC_ISR1)
#define bfival)
#define bfin_read_SWRST()   1          bfin_read16(SWRST)
#de1ine bfin_write_SWRST(val)    _WDOC_IAR6(val)       bfin_write32(in_write_SIC_ISR0(val)       bfin  bfin_read16(SYSCR)
#define bfi1_write_SYSCR(val)          bfDOG_n_read32(SIC_ISR1)
#define bfin_read_SIC_RVECT()          bfin_1eadPTR(SIC_RVECT)
#define bfin_w1ite_SIC_RVECT(val)      bfin_G_STNT(val)       bfin_write32(WDOGin_write_SIC_ISR0(val)       bfin_read32(SIC_IMASK0)
#define bfin1write_SIC_IMASK0(val)     bfi_STAn_read32(SIC_ISR1)
#define bfi bfin_read_SIC_IMASK1()         b1in_read32(SIC_IMASK1)
#define bf1n_write_SIC_IMASK1(val)     bCTL((val)       bfin_write32(RTC_STin_write_SIC_ISR0(val)       bfinfin_read32(SIC_IMASK0 + x * (SIC1IMASK1 - SIC_IMASK0))
#defineAT()n_read32(SIC_ISR1)
#define bfiin_write32(SIC_IMASK0 + x * (SIC_1MASK1 - SIC_IMASK0), val)
#defin1 bfin_read_SIC_ISR0()        NT()al)      bfin_write16(RTC_ISTATDEF_BF538_H
#define _CDEF_BF538_2_write32(SIC_ISR0, val)
#define 2fin_read_SIC_ISR1()          RM()GPL-2 or later.
 */

#ifndef 2n_write_SIC_ISR1(val)       bfin_2rite32(SIC_ISR1, val)
#define bf2n_read_SIC_ISR(x)           bN() al)      bfin_write32(RTC_ALARM, val)
#define bfin_read_RTC_ALARSIC_ISR(x, val)     bfin_write322SIC_ISR0 + x * (SIC_ISR1 - SI()  al)      bfin_write32(RTC_ALARC_IWR0()           bfin_read32(SI2_IWR0)
#define bfin_write_SIC_IW20(val)       bfin_write32(SIC()  )      bfin_write16(UART0_THR, , val)
#define bfin_read_RTC_ALARWR1)
#define bfin_write_SIC_IWR12val)       bfin_write32(SIC_I()  al)      bfin_write32(RTC_ALARR(x)           bfin_read32(SIC_IW2 Copyright 2008-2009 Analog Devi2es Inc.
 *
 * Licensed under ()  )      bfin_write16(UART0_DLL, , val)
#define bfin_read_RTC_ALAR

#include <asm/blackfin.h>

/*i2clude all Core registers and ()  al)      bfin_write32(RTC_ALAR39.h"

/*include core specific re2ister pointer definitions*/
#inc2ude <asm/cdef_LPBlackfin.h>

()  )      bfin_write16(UART0_IER, , val)
#define bfin_read_RTC_ALARin_read_PLL_CTL()            bfi2_read16(PLL_CTL)
#define bfin()  al)      bfin_write32(RTC_ALARad16(PLL_DIV)
#define bfin_write_2LL_DIV(val)        bfin_write16(2LL_DIV, val)
#define bfin_rea()  )      bfin_write16(UART0_LCR, , val)
#define bfin_read_RTC_ALART()           bfin_read16(PLL_ST2T)
#define bfin_write_PLL_STA()  al)      bfin_write32(RTC_ALAR, val)
#define bfin_read_PLL_LOCK2NT()        bfin_read16(PLL_LOCK2NT)
#define bfin_write_PLL_LO()  )      bfin_write16(UART0_LSR, , val)
#define bfin_read_RTC_ALARD()             bfin_read32(CHIP2D)
#define bfin_write_CHIPID(L() al)      bfin_write32(RTC_ALARval)
#define bfin_read_SWRST()   2          bfin_read16(SWRST)
#de2ine bfin_write_SWRST(val)    HR()al)     bfin_write16(UART0_GCTL, val)
#define bfin_read_RTC_ALAR  bfin_read16(SYSCR)
#define bfi2_write_SYSCR(val)          bfBR()al)      bfin_write32(RTC_ALARn_read_SIC_RVECT()          bfin_2eadPTR(SIC_RVECT)
#define bfin_w2ite_SIC_RVECT(val)      bfin_LL()al)      bfin_write16(UART1_RBR, val)
#define bfin_read_RTC_ALAR_read32(SIC_IMASK0)
#define bfin2write_SIC_IMASK0(val)     bfiLH()al)      bfin_write32(RTC_ALAR bfin_read_SIC_IMASK1()         b2in_read32(SIC_IMASK1)
#define bf2n_write_SIC_IMASK1(val)     bER()al)      bfin_write16(UART1_DLH, val)
#define bfin_read_RTC_ALARfin_read32(SIC_IMASK0 + x * (SIC2IMASK1 - SIC_IMASK0))
#defineIR()al)      bfin_write32(RTC_ALARin_write32(SIC_IMASK0 + x * (SIC_2MASK1 - SIC_IMASK0), val)
#defin2 bfin_read_SIC_ISR0()        CR()al)      bfin_write16(UART1_IIRDEF_BF538_H
#define _CDEF_BF538_3_write32(SIC_ISR0, val)
#define 3fin_read_SIC_ISR1()          CR()GPL-2 or later.
 */

#ifndef 3n_write_SIC_ISR1(val)       bfin_3rite32(SIC_ISR1, val)
#define bf3n_read_SIC_ISR(x)           bSR()al)      bfin_write16(UART1_MCR, val)
#define bfin_read_UART1_MCSIC_ISR(x, val)     bfin_write323SIC_ISR0 + x * (SIC_ISR1 - SICR()al)      bfin_write16(UART1_MCC_IWR0()           bfin_read32(SI3_IWR0)
#define bfin_write_SIC_IW30(val)       bfin_write32(SICCTL(al)      bfin_write16(UART1_SCRDEF_BF538_H
#define _CDEF_BF53MB00_DATA0opyrigh8-2009 Analog DeT2_THR()   Inc.
 *
 * Licensed undeT2_THR()   GPL-2ater.
 */

#ifndeT2_THR()  L, val)
#define bfin_read_UART2_THR() 1        bfin_read16(UART2_THR)
#1efine bfin_write_UART2_THR(val)   1  bfin_write16(UART2_THR, val)
#1L, val)
#define bfin_read_UART2_THR() 2        bfin_read16(UART2_THR)
#2efine bfin_write_UART2_THR(val)   2  bfin_write16(UART2_THR, val)
#2L, val)
#define bfin_read_UART2_THR() 3        bfin_read16(UART2_THR)
#3efine bfin_write_UART2_THR(val)   3  bfin_write16(UART2_THR, val)
#3L, val)
#define bfin_read_UART2_THLENGTCopyrig bfin_read16(UART2_THine bfefine bfin_write_UART2_THR(valine bfi bfin_write16(UART2_THR, vaine bfL, val)
#define bfin_read_UART2_THTIMESTAMP(in_writ_read16(UART2_THe_UART2_Iefine bfin_write_UART2_THR(vale_UART2_II bfin_write16(UART2_THR, vae_UART2_IL, val)
#define bfin_read_UART2_THID        rite_UART2_IER(val)    IDdefine bfin_write_UART2_THR(valbfinGPL-2 o_write16(UART2_THR, vaIDdefine bfin_read_UART2_RBR()       IDfin_read16(UART2_LCR, val)
#definn_write_UART2_RBR(val)      bfiritein_read16(UART2_MCR)
#define bfn_read_UART2_DLL()          bfin_1HR()          bfin_read16(UART2_16(UARTefine bfin_write_UART2_THR(v16(UART2 bfin_write16(UART2_THR, 16(UARTe_UART2_LSR(val)      bfin_write16(UARfin_read16(UART2_RBR)
#defiCR, valT2_SCR()          bfin_read16(UARTite16(UART2_RBR, val)
#defiTL)
#dee_UART2_LSR(val)      bfin_write16(UAR(UART2_DLL)
#define bfin_wr
#definT2_SCR()          bfin_read16(UART2_DLL, val)
#define bfin_ree bfin_e_UART2_LSR(val)      bfin_write16(UAR)
#define bfin_write_UART2_n_read_T2_SCR()          bfin_read16(UART)
#define bfin_read_UART2_I_SPI0_Fe_UART2_LSR(val)      bfin_write16ine bfin_write_UART2_IER(val)  STAT()  T2_SCR()          bfin_read16(ne bfin_read_UART2_IIR()        al)     e_UART2_LSR(val)      bfin_write16e_UART2_IIR(val)      bfin_writ   bfin_reaT2_SCR()          bfin_read16(T2_LCR()          bfin_read16(UART2ite16(SPI0_e_UART2_LSR(val)      bfin_write16bfin_write16(UART2_LCR, val)
#dBR)
#T2_SCR()          bfin_read16(  bfin_read16(UART2_MCR)
#defin val)R()          bfin_read16(SPI0_RDBR)
te16(UART2_MCR, val)
#define efine     bfin_write16(SPI0_RDBR, valead16(UART2_LSR)
#define bfin#defiL, val)
#define bfin_read_UART2_2HR()          bfin_read16(UART2_e bfin_efine bfin_write_UART2_THR(ve bfin_w bfin_write16(UART2_THR, e bfin_ bfin_read16(SPI0_SHADOW)
#define bfinfin_read16(UART2_RBR)
#defiite_SPIite16(SPI0_SHADOW, val)
#define bfite16(UART2_RBR, val)
#defid_SPI1_ bfin_read16(SPI0_SHADOW)
#define bfin(UART2_DLL)
#define bfin_wr(val)  ite16(SPI0_SHADOW, val)
#define bf2_DLL, val)
#define bfin_re)       bfin_read16(SPI0_SHADOW)
#define bfin)
#define bfin_write_UART2_ bfin_wite16(SPI0_SHADOW, val)
#define bf)
#define bfin_read_UART2_I bfin_r bfin_read16(SPI0_SHADOW)
#define ine bfin_write_UART2_IER(val)  e16(SPI1ite16(SPI0_SHADOW, val)
#definne bfin_read_UART2_IIR()        6(SPI1_R bfin_read16(SPI0_SHADOW)
#define e_UART2_IIR(val)      bfin_writ, val)
#defite16(SPI0_SHADOW, val)
#definT2_LCR()          bfin_read16(UART2fine bfin_w bfin_read16(SPI0_SHADOW)
#define bfin_write16(UART2_LCR, val)
#dad_SPite16(SPI0_SHADOW, val)
#defin  bfin_read16(UART2_MCR)
#define_SPI(SPI1_BAUD, val)
#define bfin_read_Ste16(UART2_MCR, val)
#define _SPI2I1_SHADOW)
#define bfin_write_SPead16(UART2_LSR)
#define bfin2_CTLL, val)
#define bfin_read_UART2_3HR()          bfin_read16(UART2_G()    efine bfin_write_UART2_THR(vG()      bfin_write16(UART2_THR, G()    , val)
#define bfin_read_SPI2_FLG()   fin_read16(UART2_RBR)
#defi  bfin_ine bfin_write_SPI2_FLG(val)      ite16(UART2_RBR, val)
#defi_write1, val)
#define bfin_read_SPI2_FLG()   (UART2_DLL)
#define bfin_wrd16(SPIine bfin_write_SPI2_FLG(val)      2_DLL, val)
#define bfin_rePI2_TDB, val)
#define bfin_read_SPI2_FLG()   )
#define bfin_write_UART2_DBR)
#dine bfin_write_SPI2_FLG(val)      )
#define bfin_read_UART2_Ival)
#d, val)
#define bfin_read_SPI2_FLG(ine bfin_write_UART2_IER(val)  ne bfin_ine bfin_write_SPI2_FLG(val)  ne bfin_read_UART2_IIR()        e bfin_r, val)
#define bfin_read_SPI2_FLG(e_UART2_IIR(val)      bfin_writte_SPI2_SHAine bfin_write_SPI2_FLG(val)  T2_LCR()          bfin_read16(UART2TIMER0_CONF, val)
#define bfin_read_SPI2_FLG(bfin_write16(UART2_LCR, val)
#d(val)ine bfin_write_SPI2_FLG(val)    bfin_read16(UART2_MCR)
#definOUNTE#define bfin_write_TIMER0_CONFIG(valte16(UART2_MCR, val)
#define NTER()
#define bfin_read_TIMER0_COUNTead16(UART2_LSR)
#define bfinR0_PEL, val)
#define bfin_read_UART2_4HR()          bfin_read16(UART2_PERIOD(efine bfin_write_UART2_THR(vPERIOD(v bfin_write16(UART2_THR, PERIOD(RIOD)
#define bfin_write_TIMER0_PERIODfin_read16(UART2_RBR)
#defiTH(val) val)
#define bfin_read_TIMER0_WIDite16(UART2_RBR, val)
#defiONFIG()RIOD)
#define bfin_write_TIMER0_PERIOD(UART2_DLL)
#define bfin_wr(val)   val)
#define bfin_read_TIMER0_WID2_DLL, val)
#define bfin_reNTER() RIOD)
#define bfin_write_TIMER0_PERIOD)
#define bfin_write_UART2_(val) b val)
#define bfin_read_TIMER0_WID)
#define bfin_read_UART2_IIOD()  RIOD)
#define bfin_write_TIMER0_PEine bfin_write_UART2_IER(val)  al)  bfi val)
#define bfin_read_TIMER0ne bfin_read_UART2_IIR()        )       RIOD)
#define bfin_write_TIMER0_PEe_UART2_IIR(val)      bfin_writfin_write32 val)
#define bfin_read_TIMER0T2_LCR()          bfin_read16(UART2in_read16(TRIOD)
#define bfin_write_TIMER0_PEbfin_write16(UART2_LCR, val)
#dER2_C val)
#define bfin_read_TIMER0  bfin_read16(UART2_MCR)
#defin2(TIMR2_CONFIG(val)  bfin_write16(TIMER2_te16(UART2_MCR, val)
#define TIMERER2_COUNTER()     bfin_read32(TIead16(UART2_LSR)
#define bfinead32L, val)
#define bfin_read_UART2_5HR()          bfin_read16(UART2_32(TIMEefine bfin_write_UART2_THR(v32(TIMER bfin_write16(UART2_THR, 32(TIMEe_TIMER2_PERIOD(val)  bfin_write32(TIMfin_read16(UART2_RBR)
#defiTIMER2__TIMER2_WIDTH()       bfin_read32(ite16(UART2_RBR, val)
#defi6(TIMERe_TIMER2_PERIOD(val)  bfin_write32(TIM(UART2_DLL)
#define bfin_wrR_ENABL_TIMER2_WIDTH()       bfin_read32(2_DLL, val)
#define bfin_reMER_DISe_TIMER2_PERIOD(val)  bfin_write32(TIM)
#define bfin_write_UART2_ISABLE,_TIMER2_WIDTH()       bfin_read32()
#define bfin_read_UART2_IR_STATUe_TIMER2_PERIOD(val)  bfin_write32ine bfin_write_UART2_IER(val)  US, val)_TIMER2_WIDTH()       bfin_reane bfin_read_UART2_IIR()        R1)
#defe_TIMER2_PERIOD(val)  bfin_write32e_UART2_IIR(val)      bfin_writ#define bfi_TIMER2_WIDTH()       bfin_reaT2_LCR()          bfin_read16(UART2bfin_write_e_TIMER2_PERIOD(val)  bfin_write32bfin_write16(UART2_LCR, val)
#dSPORT_TIMER2_WIDTH()       bfin_rea  bfin_read16(UART2_MCR)
#define_SPOT0_TCR2, val)
#define bfin_read_SPORte16(UART2_MCR, val)
#define ead_S0_TCLKDIV)
#define bfin_write_SPead16(UART2_LSR)
#define bfinrite_L, val)
#define bfin_read_UART2_6HR()          bfin_read16(UART2__read_Sefine bfin_write_UART2_THR(v_read_SP bfin_write16(UART2_THR, _read_SSPORT0_TFSDIV, val)
#define bfin_read_fin_read16(UART2_RBR)
#defiT0_RX()PORT0_TX)
#define bfin_write_SPORTite16(UART2_RBR, val)
#defi(val)  SPORT0_TFSDIV, val)
#define bfin_read_(UART2_DLL)
#define bfin_wr       PORT0_TX)
#define bfin_write_SPORT2_DLL, val)
#define bfin_re   bfinSPORT0_TFSDIV, val)
#define bfin_read_)
#define bfin_write_UART2_ bfin_rPORT0_TX)
#define bfin_write_SPORT)
#define bfin_read_UART2_In_writeSPORT0_TFSDIV, val)
#define bfin_rine bfin_write_UART2_IER(val)  read16(SPORT0_TX)
#define bfin_write_Sne bfin_read_UART2_IIR()        ite16(SPSPORT0_TFSDIV, val)
#define bfin_re_UART2_IIR(val)      bfin_writd16(SPORT0_PORT0_TX)
#define bfin_write_ST2_LCR()          bfin_read16(UART2PORT0_RFSDISPORT0_TFSDIV, val)
#define bfin_rbfin_write16(UART2_LCR, val)
#dT)
#dPORT0_TX)
#define bfin_write_S  bfin_read16(UART2_MCR)
#defin, val()        bfin_read16(SPORT0_STAT)
#te16(UART2_MCR, val)
#define 
#def    bfin_write16(SPORT0_STAT, vaead16(UART2_LSR)
#define bfinval)
L, val)
#define bfin_read_UART2_7HR()          bfin_read16(UART2_#defineefine bfin_write_UART2_THR(v#define  bfin_write16(UART2_THR, #define      bfin_read16(SPORT0_MCMC1)
#definfin_read16(UART2_RBR)
#defiine bfifin_write16(SPORT0_MCMC1, val)
#deite16(UART2_RBR, val)
#defidefine       bfin_read16(SPORT0_MCMC1)
#defin(UART2_DLL)
#define bfin_wrbfin_wrfin_write16(SPORT0_MCMC1, val)
#de2_DLL, val)
#define bfin_rene bfin      bfin_read16(SPORT0_MCMC1)
#defin)
#define bfin_write_UART2__write_fin_write16(SPORT0_MCMC1, val)
#de)
#define bfin_read_UART2_Ifin_rea      bfin_read16(SPORT0_MCMC1)
#dine bfin_write_UART2_IER(val)  te_SPORTfin_write16(SPORT0_MCMC1, val)ne bfin_read_UART2_IIR()        ead_SPOR      bfin_read16(SPORT0_MCMC1)
#de_UART2_IIR(val)      bfin_writT0_MTCS3(vafin_write16(SPORT0_MCMC1, val)T2_LCR()          bfin_read16(UART2_MRCS0()         bfin_read16(SPORT0_MCMC1)
#dbfin_write16(UART2_LCR, val)
#dbfin_fin_write16(SPORT0_MCMC1, val)  bfin_read16(UART2_MCR)
#defin      bfin_write_SPORT0_MRCS0(val)   bfinte16(UART2_MCR, val)
#define bfin_e bfin_read_SPORT0_MRCS1()      ead16(UART2_LSR)
#define bfin     L, val)
#define bfin_read_UART2_8HR()          bfin_read16(UART2_bfin_wrefine bfin_write_UART2_THR(vbfin_wri bfin_write16(UART2_THR, bfin_wr bfin_write_SPORT0_MRCS2(val)   bfin_wfin_read16(UART2_RBR)
#defi_write3bfin_read_SPORT0_MRCS3()       bfiite16(UART2_RBR, val)
#defifin_rea bfin_write_SPORT0_MRCS2(val)   bfin_w(UART2_DLL)
#define bfin_wre16(SPObfin_read_SPORT0_MRCS3()       bfi2_DLL, val)
#define bfin_read16(SP bfin_write_SPORT0_MRCS2(val)   bfin_w)
#define bfin_write_UART2_ORT1_TCbfin_read_SPORT0_MRCS3()       bfi)
#define bfin_read_UART2_IPORT1_T bfin_write_SPORT0_MRCS2(val)   bfine bfin_write_UART2_IER(val)  1_TCLKDIbfin_read_SPORT0_MRCS3()      ne bfin_read_UART2_IIR()        ORT1_TFS bfin_write_SPORT0_MRCS2(val)   bfe_UART2_IIR(val)      bfin_writSDIV, val)
bfin_read_SPORT0_MRCS3()      T2_LCR()          bfin_read16(UART2
#define bf bfin_write_SPORT0_MRCS2(val)   bfbfin_write16(UART2_LCR, val)
#dn_reabfin_read_SPORT0_MRCS3()        bfin_read16(UART2_MCR)
#definite_Ste32(SPORT1_TX, val)
#define bfin_rete16(UART2_MCR, val)
#define _SPOR2(SPORT1_RX)
#define bfin_write_ead16(UART2_LSR)
#define bfinSPORTL, val)
#define bfin_read_UART2_9HR()          bfin_read16(UART2_PORT1_Refine bfin_write_UART2_THR(vPORT1_RC bfin_write16(UART2_THR, PORT1_R1_RCR1, val)
#define bfin_read_SPORT1_fin_read16(UART2_RBR)
#defiRCLKDIVCR2)
#define bfin_write_SPORT1_RCRite16(UART2_RBR, val)
#defiRCLKDIV1_RCR1, val)
#define bfin_read_SPORT1_(UART2_DLL)
#define bfin_wrRFSDIV(CR2)
#define bfin_write_SPORT1_RCR2_DLL, val)
#define bfin_reFSDIV(v1_RCR1, val)
#define bfin_read_SPORT1_)
#define bfin_write_UART2_AT()   CR2)
#define bfin_write_SPORT1_RCR)
#define bfin_read_UART2_Ival)   1_RCR1, val)
#define bfin_read_SPOine bfin_write_UART2_IER(val)        bfCR2)
#define bfin_write_SPORT1ne bfin_read_UART2_IIR()         bfin_wr1_RCR1, val)
#define bfin_read_SPOe_UART2_IIR(val)      bfin_writn_read16(SPCR2)
#define bfin_write_SPORT1T2_LCR()          bfin_read16(UART216(SPORT1_M1_RCR1, val)
#define bfin_read_SPObfin_write16(UART2_LCR, val)
#dMCMC2CR2)
#define bfin_write_SPORT1  bfin_read16(UART2_MCR)
#definMCMC2CMC2()       bfin_read16(SPORT1_MCMCte16(UART2_MCR, val)
#define MTCS0(val)   bfin_write16(SPORT1_MCMCead16(UART2_LSR)
#define bfinMTCS0L, val)
#define bfin_read_UART21THR()          bfin_read16(UART2_MTCS1)
efine bfin_write_UART2_THR(_MTCS1)
# bfin_write16(UART2_THR,_MTCS1)
TCS1()       bfin_read32(SPORT1_MTCS1)fin_read16(UART2_RBR)
#defS2)
#defal)   bfin_write32(SPORT1_MTCS1, vite16(UART2_RBR, val)
#def, val)
#TCS1()       bfin_read32(SPORT1_MTCS1)(UART2_DLL)
#define bfin_w#define al)   bfin_write32(SPORT1_MTCS1, v2_DLL, val)
#define bfin_rl)
#defiTCS1()       bfin_read32(SPORT1_MTCS1))
#define bfin_write_UART2ine bfinal)   bfin_write32(SPORT1_MTCS1, v)
#define bfin_read_UART2_define bTCS1()       bfin_read32(SPORT1_MTine bfin_write_UART2_IER(val) bfin_writal)   bfin_write32(SPORT1_MTCSne bfin_read_UART2_IIR()       e bfin_reTCS1()       bfin_read32(SPORT1_MTe_UART2_IIR(val)      bfin_wriite_SPORT1_Mal)   bfin_write32(SPORT1_MTCST2_LCR()          bfin_read16(UARTd_SPORT1_MRCTCS1()       bfin_read32(SPORT1_MTbfin_write16(UART2_LCR, val)
#(val) al)   bfin_write32(SPORT1_MTCS  bfin_read16(UART2_MCR)
#defiCR1() #define bfin_write_SPORT1_MRCS3(val)te16(UART2_MCR, val)
#defineal)   
#define bfin_read_SPORT2_TCR1()ead16(UART2_LSR)
#define bfi2()   TCS1()       bfin_read32(SPORT1_16(UART2_LSR, val)
#define bfin_)    bfial)   bfin_write32(SPORT1_MT6(UART2_SCR)
#define bfin_write_()     bfine bfin_write_SPORT2_TCR2(val)    bffine bfin_write_SPORT1_MTCSGCTL()         bfin_read16(UART2_G) bfin_wrin_read16(SPORT2_TCLKDIV)
#defiefine bfin_write_SPORT2_TCR2(val)    bf bfin_write_SPORT1_MTCS3(va       bfin_read16(SPI0_CTL)
#defi bfin_wriin_read16(SPORT2_TCLKDIV)
#defi  bfin_read32(SPORT1_MRCS0)
#defin_read_SPI0_FLG()           bfinwrite32( bfin_read_SPORT2_TX()          bfbfin_read_SPORT1_MRCS1()   (SPI0_FLG, val)
#define bfin_read_SPI01STAT()          bfin_read16(SPI0ORT2_RX,  bfin_read_SPORT2_TX()        fin_read_SPORT1_MRCS2()       bfal)
#define bfin_read_SPI0_TDBR()      1   bfin_read16(SPI0_TDBR)
#definval)
#define bfin_read_SPORT2_TX()        PORT1_MRCS3()       bfin_read32(SPOad_SPI0_RDBR()          bfin_read16(SPI0_R1BR)
#define bfin_write_SPI0_RDBRread_S bfin_read_SPORT2_TX()        ()        bfin_read16(SPORT2_TC()          bfin_read16(SPI0_BAUD)
#rite1  bfin_write16(SPORT2_TCR1, v    bfin_write16(SPI0_BAUD, val)fin_reaSPORT2_RCLKDIV(val) bfin_write1efine bfin_write_SPORT2_TCR2(val)e bfin_write_SPI0_SHADOW(val)    bfin_re16(SPORT2_RFSDIV)
#define bfine bfin_read_SPI1_CTL()        n_write_e16(SPORT2_RFSDIV, val)
#define bfin_rfine bfin_write_SPORT1_MTCSe16(SPI1_CTL, val)
#define bfin_reread_SPORPORT2_STAT(val)    bfin_write16te16(SPORT2_RFSDIV, val)
#define bfin_r bfin_write_SPORT1_MTCS3(va, val)
#define bfin_read_SPI1_STATPORT2_MCMPORT2_STAT(val)    bfin_write16  bfin_read32(SPORT1_MRCS0)
#defi bfin_write16(SPI1_STAT, val)
#d2_MCMC2(MC1)
#define bfin_write_SPORT2_MCMbfin_read_SPORT1_MRCS1()   fin_write_SPI1_TDBR(val)      bfin_wri1e16(SPI1_TDBR, val)
#define bfinCS0()    MC1)
#define bfin_write_SPORT2fin_read_SPORT1_MRCS2()       bfI1_RDBR(val)      bfin_write16(SPI1_RDB1, val)
#define bfin_read_SPI1_BA     bfin_reMC1)
#define bfin_write_SPORT2PORT1_MRCS3()       bfin_read32(SPOfin_write16(SPI1_BAUD, val)
#define bfin_r1ad_SPI1_SHADOW()        bfin_rea(SPORTMC1)
#define bfin_write_SPORT2()        bfin_read16(SPORT2_TC6(SPI1_SHADOW, val)
#define bfin_rearead_  bfin_write16(SPORT2_TCR1, v(SPI2_CTL)
#define bfin_write_SP(SPORT2_MTCS2, val)
#define bfin_read_efine bfin_write_SPORT2_TCR2(val)G()           bfin_read16(SPI2_F(SPORT2_2_MTCS3(val)   bfin_write32(       bfin_write16(SPI2_FLG, vaPORT2_MRPORT2_MRCS0()       bfin_read32(SPORT2fine bfin_write_SPORT1_MTCSbfin_write_SPI2_STAT(val)      bfiRT2_MRCS1S0, val)
#define bfin_read_SPORSPORT2_MRCS0()       bfin_read32(SPORT2 bfin_write_SPORT1_MTCS3(va_SPI2_TDBR(val)      bfin_write16(MRCS2)
#dS0, val)
#define bfin_read_SPOR  bfin_read32(SPORT1_MRCS0)
#defiDBR)
#define bfin_write_SPI2_RDB3)
#defil)   bfin_write32(SPORT2_MRCS2, vabfin_read_SPORT1_MRCS1()   )          bfin_read16(SPI2_BAUD)
#def1ne bfin_write_SPI2_BAUD(val)    efine bfil)   bfin_write32(SPORT2_MRCS2fin_read_SPORT1_MRCS2()       bffin_read16(SPI2_SHADOW)
#define bfin_wr1te_SPI2_SHADOW(val)    bfin_writn_write_SPORl)   bfin_write32(SPORT2_MRCS2PORT1_MRCS3()       bfin_read32(SPOR0_CONFIG)
#define bfin_write_TIMER0_CONFI1(val)  bfin_write16(TIMER0_CONFITCLKDIl)   bfin_write32(SPORT2_MRCS2()        bfin_read16(SPORT2_TCOUNTER)
#define bfin_write_TIMER0_COPORT3  bfin_write16(SPORT2_TCR1, vNTER, val)
#define bfin_read_TIMT3_TFSDFSDIV()      bfin_read16(SPORT3efine bfin_write_SPORT2_TCR2(val)PERIOD(val)  bfin_write32(TIMER0_TX(val)DIV, val)
#define bfin_read_R0_WIDTH()       bfin_read32(TIMRX()    3_TX)
#define bfin_write_SPORT3_TX(valfine bfin_write_SPORT1_MTCSTH, val)
#define bfin_read_TIMER1_    bfin_     bfin_read32(SPORT3_RX)
#deT3_TX)
#define bfin_write_SPORT3_TX(val bfin_write_SPORT1_MTCS3(va, val)
#define bfin_read_TIMER1_CO_write16(     bfin_read32(SPORT3_RX)
#de  bfin_read32(SPORT1_MRCS0)
#defi(val) bfin_write32(TIMER1_COUNTE16(SPORTead_SPORT3_RCR2()        bfin_readbfin_read_SPORT1_MRCS1()   IOD)
#define bfin_write_TIMER1_PERIOD(1al)  bfin_write32(TIMER1_PERIOD,SPORT3_RCead_SPORT3_RCR2()        bfin_fin_read_SPORT1_MRCS2()       bf#define bfin_write_TIMER1_WIDTH(val)   1fin_write32(TIMER1_WIDTH, val)
#T3_RFSDIV, vead_SPORT3_RCR2()        bfin_PORT1_MRCS3()       bfin_read32(SPO_write_TIMER2_CONFIG(val)  bfin_write16(TI1ER2_CONFIG, val)
#define bfin_reefine ead_SPORT3_RCR2()        bfin_()        bfin_read16(SPORT2_TCite_TIMER2_COUNTER(val) bfin_write32  bfi  bfin_write16(SPORT2_TCR1, v_read_TIMER2_PERIOD()      bfin_ine bfin_write_SPORT3_CHNL(val)    bfiefine bfin_write_SPORT2_TCR2(val)32(TIMER2_PERIOD, val)
#define bine bfin_read16(SPORT3_MCMC1)
#definead32(TIMER2_WIDTH)
#define bfin bfin_wrwrite16(SPORT3_MCMC1, val)
#define bfifine bfin_write_SPORT1_MTCSead_TIMER_ENABLE()       bfin_readbfin_readte_SPORT3_MCMC2(val)   bfin_wri_write16(SPORT3_MCMC1, val)
#define bfi bfin_write_SPORT1_MTCS3(vaTIMER_DISABLE()      bfin_read16(T_read_SPOte_SPORT3_MCMC2(val)   bfin_wri  bfin_read32(SPORT1_MRCS0)
#defiISABLE, val)
#define bfin_read_Td_SPORT3ORT3_MTCS1)
#define bfin_write_SPObfin_read_SPORT1_MRCS1()   R_STATUS(val)   bfin_write16(TIMER_STA1US, val)
#define bfin_read_SPORTORT3_MTCSORT3_MTCS1)
#define bfin_writefin_read_SPORT1_MRCS2()       bf(val)    bfin_write16(SPORT0_TCR1, val)1#define bfin_read_SPORT0_TCR2() CS0()       ORT3_MTCS1)
#define bfin_writePORT1_MRCS3()       bfin_read32(SPOrite16(SPORT0_TCR2, val)
#define bfin_read1SPORT0_TCLKDIV()     bfin_read16_read3ORT3_MTCS1)
#define bfin_write()        bfin_read16(SPORT2_TC6(SPORT0_TCLKDIV, val)
#define bfin_e bfi  bfin_write16(SPORT2_TCR1, vd16(SPORT0_TFSDIV)
#define bfin__read32(SPORT3_MRCS1, val)
#define bfiefine bfin_write_SPORT2_TCR2(val)_read_SPORT0_TX()          bfin__read32(e_SPORT3_MRCS2(val)   bfin_w_SPORT0_TX(val)      bfin_write3ite32(SP_read_SPORT3_MRCS3()       bfin_read32fine bfin_write_SPORT1_MTCST0_RX)
#define bfin_write_SPORT0_Rd16(PORTFRT3_MRCS3, val)
#define bfin_ren_read_SPORT3_MRCS3()       bfin_read32 bfin_write_SPORT1_MTCS3(vadefine bfin_write_SPORT0_RCR1(val)EAR)
#defRT3_MRCS3, val)
#define bfin_re  bfin_read32(SPORT1_MRCS0)
#defi bfin_read16(SPORT0_RCR2)
#defin
#define)  bfin_write16(PORTFIO_CLEAR, valbfin_read_SPORT1_MRCS1()   ne bfin_read_SPORT0_RCLKDIV()     bfin1read16(SPORT0_RCLKDIV)
#define befine bfi)  bfin_write16(PORTFIO_CLEAR,fin_read_SPORT1_MRCS2()       bf bfin_read_SPORT0_RFSDIV()      bfin_re1d16(SPORT0_RFSDIV)
#define bfin_e bfin_write)  bfin_write16(PORTFIO_CLEAR,PORT1_MRCS3()       bfin_read32(SPOSPORT0_STAT()        bfin_read16(SPORT0_ST1T)
#define bfin_write_SPORT0_STAwrite_)  bfin_write16(PORTFIO_CLEAR,()        bfin_read16(SPORT2_TCHNL()        bfin_read16(SPORT0_CHNLKA_SE  bfin_write16(SPORT2_TCR1, val)    bfin_write16(SPORT0_CHNL,ET)
#define bfin_read_PORTFIO_MASKA_SEefine bfin_write_SPORT2_TCR2(val)#define bfin_write_SPORT0_MCMC1(PORTFIO_T(val) bfin_write16(PORTFIO_l)
#define bfin_read_SPORT0_MCMCfin_writFIO_MASKA_TOGGLE() bfin_read16(PORTFIOfine bfin_write_SPORT1_MTCS  bfin_write16(SPORT0_MCMC2, val)
      bfi16(PORTFIO_MASKA_TOGGLE, val)
#TFIO_MASKA_TOGGLE() bfin_read16(PORTFIO bfin_write_SPORT1_MTCS3(vain_write32(SPORT0_MTCS0, val)
#defAR() bfin16(PORTFIO_MASKA_TOGGLE, val)
#  bfin_read32(SPORT1_MRCS0)
#defi_write_SPORT0_MTCS1(val)   bfin_ORTFIO_Mfine bfin_write_PORTFIO_MASKB_CLEAbfin_read_SPORT1_MRCS1()   n_read32(SPORT0_MTCS2)
#define bfin_wr1te_SPORT0_MTCS2(val)   bfin_writin_read_Pfine bfin_write_PORTFIO_MASKB_fin_read_SPORT1_MRCS2()       bf32(SPORT0_MTCS3)
#define bfin_write_SPO1T0_MTCS3(val)   bfin_write32(SPO, val)
#defifine bfin_write_PORTFIO_MASKB_PORT1_MRCS3()       bfin_read32(SPOS0)
#define bfin_write_SPORT0_MRCS0(val)  1bfin_write32(SPORT0_MRCS0, val)
n_readfine bfin_write_PORTFIO_MASKB_()        bfin_read16(SPORT2_TCefine bfin_write_SPORT0_MRCS1(val)  write  bfin_write16(SPORT2_TCR1, vdefine bfin_read_SPORT0_MRCS2() fin_rea_PORTFIO_POLAR(val)  bfin_writeefine bfin_write_SPORT2_TCR2(val)bfin_write32(SPORT0_MRCS2, val)
fin_read16(PORTFIO_EDGE)
#define bfi   bfin_read32(SPORT0_MRCS3)
#de_write_P16(PORTFIO_EDGE, val)
#define bfin_reafine bfin_write_SPORT1_MTCSne bfin_read_SPORT1_TCR1()        read_PORTRTFIO_BOTH(val)   bfin_write16(e16(PORTFIO_EDGE, val)
#define bfin_rea bfin_write_SPORT1_MTCS3(van_read_SPORT1_TCR2()        bfin_r_PORTCIO_RTFIO_BOTH(val)   bfin_write16(  bfin_read32(SPORT1_MRCS0)
#defiORT1_TCR2, val)
#define bfin_reaIO()    _FER)
#define bfin_write_PORTCIO_Fbfin_read_SPORT1_MRCS1()   _SPORT1_TCLKDIV(val) bfin_write16(SPOR11_TCLKDIV, val)
#define bfin_rea  bfin_re_FER)
#define bfin_write_PORTCfin_read_SPORT1_MRCS2()       bfORT1_TFSDIV(val)  bfin_write16(SPORT1_T1SDIV, val)
#define bfin_read_SPOn_read16(POR_FER)
#define bfin_write_PORTCPORT1_MRCS3()       bfin_read32(SPO   bfin_write32(SPORT1_TX, val)
#define bf1n_read_SPORT1_RX()          bfinOGGLE)_FER)
#define bfin_write_PORTC()        bfin_read16(SPORT2_TCe32(SPORT1_RX, val)
#define bfin_reaORTCI  bfin_write16(SPORT2_TCR1, v(SPORT1_RCR1)
#define bfin_writeIO_DIR), val)
#define bfin_read_PORTCIefine bfin_write_SPORT2_TCR2(val)PORT1_RCR2()        bfin_read16(_INEN)
#val)    bfin_write16(PORTCIOT1_RCR2(val)    bfin_write16(SPONEN, valNEN()       bfin_read16(PORTCIO_INEN)
fine bfin_write_SPORT1_MTCSRCLKDIV)
#define bfin_write_SPORT1)
#define
#define bfin_read_PORTDIO_FER(INEN()       bfin_read16(PORTCIO_INEN)
 bfin_write_SPORT1_MTCS3(vaRFSDIV)
#define bfin_write_SPORT1_bfin_writ
#define bfin_read_PORTDIO_FER(  bfin_read32(SPORT1_MRCS0)
#defiAT()        bfin_read16(SPORT1_Ste_PORTD16(PORTDIO, val)
#define bfin_readbfin_read_SPORT1_MRCS1()    val)
#define bfin_read_SPORT1_CHNL() 1      bfin_read16(SPORT1_CHNL)
#ORTDIO_SE16(PORTDIO, val)
#define bfin_fin_read_SPORT1_MRCS2()       bfefine bfin_read_SPORT1_MCMC1()       bf1n_read16(SPORT1_MCMC1)
#define b_TOGGLE(val)16(PORTDIO, val)
#define bfin_PORT1_MRCS3()       bfin_read32(SPOad_SPORT1_MCMC2()       bfin_read16(SPORT11MCMC2)
#define bfin_write_SPORT1in_wri16(PORTDIO, val)
#define bfin_()        bfin_read16(SPORT2_TCRT1_MTCS0()       bfin_read32(SPORT1ne bf  bfin_write16(SPORT2_TCR1, vMTCS0(val)   bfin_write32(SPORT1n_writeread16(PORTDIO_INEN)
#define bfefine bfin_write_SPORT2_TCR2(val2THR()          bfin_read16(UART2_write16efine bfin_write_UART2_THR(_write16( bfin_write16(UART2_THR,_write16_write_PORTEIO_FER(val)    bfin_write1fin_read16(UART2_RBR)
#defORTEIO, ead_PORTEIO()            bfin_readfine bfin_read_PORTDIO()  EIO_CLEA_write_PORTEIO_FER(val)    bfin_write1(UART2_DLL)
#define bfin_wLEAR, vaead_PORTEIO()            bfin_read_PORTDIO_CLEAR()      bfinO_SET)
#_write_PORTEIO_FER(val)    bfin_write1)
#define bfin_write_UART2val)
#deead_PORTEIO()            bfin_read)
#define bfin_read_UART2_LE)
#def_write_PORTEIO_FER(val)    bfin_wrine bfin_write_UART2_IER(val) val)
#defead_PORTEIO()            bfin_ne bfin_read_UART2_IIR()       #define b_write_PORTEIO_FER(val)    bfin_wre_UART2_IIR(val)      bfin_wriine bfin_reaead_PORTEIO()            bfin_T2_LCR()          bfin_read16(UARTn_write_PORT_write_PORTEIO_FER(val)    bfin_wrbfin_write16(UART2_LCR, val)
#IU_AMGead_PORTEIO()            bfin_  bfin_read16(UART2_MCR)
#defiU_AMGCINEN, val)
#define bfin_read_EBIU_AMte16(UART2_MCR, val)
#define_AMBCTCTL)
#define bfin_write_EBIU_AMGn_read16(PORTEIO_FER)
#defin_AMBCT_write_PORTEIO_FER(val)    bfin_16(UART2_LSR, val)
#define bfin__AMBCTL1ead_PORTEIO()            bfi6(UART2_SCR)
#define bfin_write_MBCTL1(vL0, val)
#define bfin_read_EBIU_AMBCTL val)
#define bfin_read_PORGCTL()         bfin_read16(UART2_GCTL()    l)   bfin_write32(EBIU_AMBCTL1,TL0, val)
#define bfin_read_EBIU_AMBCTLal)
#define bfin_read_PORTE       bfin_read16(SPI0_CTL)
#defi       bfl)   bfin_write32(EBIU_AMBCTL1,l)    bfin_write16(PORTEIO_SET, vn_read_SPI0_FLG()           bfin bfin_refin_write_EBIU_SDBCTL(val)    bfinfine bfin_write_PORTEIO_TOG(SPI0_FLG, val)
#define bfin_read_SPI02STAT()          bfin_read16(SPI0ad16(EBIUfin_write_EBIU_SDBCTL(val)    fine bfin_write_PORTEIO_DIR(val)al)
#define bfin_read_SPI0_TDBR()      2   bfin_read16(SPI0_TDBR)
#defin_TC_PER)
#defin_write_EBIU_SDBCTL(val)    rite_PORTEIO_INEN(val)   bfin_writead_SPI0_RDBR()          bfin_read16(SPI0_R2BR)
#define bfin_write_SPI0_RDBRfin_wrfin_write_EBIU_SDBCTL(val)    MGCTL(val)    bfin_write16(EBIU()          bfin_read16(SPI0_BAUD)
# bfinTL0()       bfin_read32(EBIU_    bfin_write16(SPI0_BAUD, val)fine bf_read_DMA0_NEXT_DESC_PTR() bfinTL0, val)
#define bfin_read_EBIU_e bfin_write_SPI0_SHADOW(val)   START_AD bfin_writePTR(DMA0_NEXT_DESine bfin_read_SPI1_CTL()        A0_STARTRT_ADDR()    bfin_readPTR(DMA0_START_A val)
#define bfin_read_PORe16(SPI1_CTL, val)
#define bfin_reMA0_CONFIADDR, val)
#define bfin_read_DMART_ADDR()    bfin_readPTR(DMA0_START_Aal)
#define bfin_read_PORTE, val)
#define bfin_read_SPI1_STATCOUNT)
#dADDR, val)
#define bfin_read_DMl)    bfin_write16(PORTEIO_SET, v bfin_write16(SPI1_STAT, val)
#dFY)
#defl)   bfin_write16(DMA0_X_COUNT, vafine bfin_write_PORTEIO_TOGfin_write_SPI1_TDBR(val)      bfin_wri2e16(SPI1_TDBR, val)
#define bfin
#define l)   bfin_write16(DMA0_X_COUNTfine bfin_write_PORTEIO_DIR(val)I1_RDBR(val)      bfin_write16(SPI1_RDB2, val)
#define bfin_read_SPI1_BAne bfin_writl)   bfin_write16(DMA0_X_COUNTrite_PORTEIO_INEN(val)   bfin_writefin_write16(SPI1_BAUD, val)
#define bfin_r2ad_SPI1_SHADOW()        bfin_reawrite_l)   bfin_write16(DMA0_X_COUNTMGCTL(val)    bfin_write16(EBIU6(SPI1_SHADOW, val)
#define bfin_reaDR() TL0()       bfin_read32(EBIU_(SPI2_CTL)
#define bfin_write_SP
#definine bfin_read_DMA0_CURR_ADDR() TL0, val)
#define bfin_read_EBIU_G()           bfin_read16(SPI2_FTATUS)
# bfin_writePTR(DMA0_CURR_ADD       bfin_write16(SPI2_FLG, va_STATUS,TUS()    bfin_read16(DMA0_IRQ_STATUS)
 val)
#define bfin_read_PORbfin_write_SPI2_STAT(val)      bfiERIPHERALval)
#define bfin_read_DMA0_PERATUS()    bfin_read16(DMA0_IRQ_STATUS)
al)
#define bfin_read_PORTE_SPI2_TDBR(val)      bfin_write16(n_read16(val)
#define bfin_read_DMA0_PERl)    bfin_write16(PORTEIO_SET, vDBR)
#define bfin_write_SPI2_RDBNT()  bfwrite_DMA0_CURR_X_COUNT(val) bfin_fine bfin_write_PORTEIO_TOG)          bfin_read16(SPI2_BAUD)
#def2ne bfin_write_SPI2_BAUD(val)    EXT_DESC_write_DMA0_CURR_X_COUNT(val) bfine bfin_write_PORTEIO_DIR(val)fin_read16(SPI2_SHADOW)
#define bfin_wr2te_SPI2_SHADOW(val)    bfin_writread_DMA1_STwrite_DMA0_CURR_X_COUNT(val) brite_PORTEIO_INEN(val)   bfin_writeR0_CONFIG)
#define bfin_write_TIMER0_CONFI2(val)  bfin_write16(TIMER0_CONFIA1_CONwrite_DMA0_CURR_X_COUNT(val) bMGCTL(val)    bfin_write16(EBIUOUNTER)
#define bfin_write_TIMER0_CO1_CONTL0()       bfin_read32(EBIU_NTER, val)
#define bfin_read_TIM_X_COUNG(val)    bfin_write16(DMA1_CONTL0, val)
#define bfin_read_EBIU_PERIOD(val)  bfin_write32(TIMER0_X_MODIFNT)
#define bfin_write_DMA1_R0_WIDTH()       bfin_read32(TIMX_MODIFYNT, val)
#define bfin_read_DMA1_X_MODI val)
#define bfin_read_PORTH, val)
#define bfin_read_TIMER1__COUNT() val)  bfin_write16(DMA1_X_MODIFUNT, val)
#define bfin_read_DMA1_X_MODIal)
#define bfin_read_PORTE, val)
#define bfin_read_TIMER1_COIFY()    val)  bfin_write16(DMA1_X_MODIFl)    bfin_write16(PORTEIO_SET, v(val) bfin_write32(TIMER1_COUNTESC_PTR()fine bfin_write_DMA1_Y_MODIFY(val)fine bfin_write_PORTEIO_TOGIOD)
#define bfin_write_TIMER1_PERIOD(2al)  bfin_write32(TIMER1_PERIOD,d_DMA1_CUfine bfin_write_DMA1_Y_MODIFY(fine bfin_write_PORTEIO_DIR(val)#define bfin_write_TIMER1_WIDTH(val)   2fin_write32(TIMER1_WIDTH, val)
#_DMA1_IRQ_STfine bfin_write_DMA1_Y_MODIFY(rite_PORTEIO_INEN(val)   bfin_write_write_TIMER2_CONFIG(val)  bfin_write16(TI2ER2_CONFIG, val)
#define bfin_reIPHERAfine bfin_write_DMA1_Y_MODIFY(MGCTL(val)    bfin_write16(EBIUite_TIMER2_COUNTER(val) bfin_write32te16(TL0()       bfin_read32(EBIU__read_TIMER2_PERIOD()      bfin_e bfin_RIPHERAL_MAP(val) bfin_write16(TL0, val)
#define bfin_read_EBIU_32(TIMER2_PERIOD, val)
#define b, val)
#ead16(DMA1_CURR_X_COUNT)
#deead32(TIMER2_WIDTH)
#define bfinY_COUNT) bfin_write16(DMA1_CURR_X_COUNT, val)
 val)
#define bfin_read_PORead_TIMER_ENABLE()       bfin_readR_Y_COUNT#define bfin_write_DMA1_CURR_Y_) bfin_write16(DMA1_CURR_X_COUNT, val)
al)
#define bfin_read_PORTETIMER_DISABLE()      bfin_read16(TePTR(DMA2#define bfin_write_DMA1_CURR_Y_l)    bfin_write16(PORTEIO_SET, vISABLE, val)
#define bfin_read_Tfin_writn_read_DMA2_START_ADDR()    bfin_rfine bfin_write_PORTEIO_TOGR_STATUS(val)   bfin_write16(TIMER_STA2US, val)
#define bfin_read_SPORTin_write1n_read_DMA2_START_ADDR()    bffine bfin_write_PORTEIO_DIR(val)(val)    bfin_write16(SPORT0_TCR1, val)2#define bfin_read_SPORT0_TCR2() 16(DMA2_X_COn_read_DMA2_START_ADDR()    bfrite_PORTEIO_INEN(val)   bfin_writerite16(SPORT0_TCR2, val)
#define bfin_read2SPORT0_TCLKDIV()     bfin_read16Y, valn_read_DMA2_START_ADDR()    bfMGCTL(val)    bfin_write16(EBIU6(SPORT0_TCLKDIV, val)
#define bfin_COUNTTL0()       bfin_read32(EBIU_d16(SPORT0_TFSDIV)
#define bfin_T, val)#define bfin_write_DMA2_Y_COUNTTL0, val)
#define bfin_read_EBIU__read_SPORT0_TX()          bfin_IFY, val()      bfin_read16(DMA2_Y_M_SPORT0_TX(val)      bfin_write3URR_DESCY(val)  bfin_write16(DMA2_Y_MODIFY, va val)
#define bfin_read_PORT0_RX)
#define bfin_write_SPORT0_RMA2_CURR_PTR)
#define bfin_write_DMA2_CUFY(val)  bfin_write16(DMA2_Y_MODIFY, vaal)
#define bfin_read_PORTEdefine bfin_write_SPORT0_RCR1(val)ePTR(DMA2PTR)
#define bfin_write_DMA2_CUl)    bfin_write16(PORTEIO_SET, v bfin_read16(SPORT0_RCR2)
#definrite16(Dad_DMA2_IRQ_STATUS()    bfin_read1fine bfin_write_PORTEIO_TOGne bfin_read_SPORT0_RCLKDIV()     bfin2read16(SPORT0_RCLKDIV)
#define b(val) bfiad_DMA2_IRQ_STATUS()    bfin_rfine bfin_write_PORTEIO_DIR(val) bfin_read_SPORT0_RFSDIV()      bfin_re2d16(SPORT0_RFSDIV)
#define bfin__X_COUNT(valad_DMA2_IRQ_STATUS()    bfin_rrite_PORTEIO_INEN(val)   bfin_writeSPORT0_STAT()        bfin_read16(SPORT0_ST2T)
#define bfin_write_SPORT0_STACOUNT(ad_DMA2_IRQ_STATUS()    bfin_rMGCTL(val)    bfin_write16(EBIUHNL()        bfin_read16(SPORT0_CHNL(DMA3TL0()       bfin_read32(EBIU_al)    bfin_write16(SPORT0_CHNL,te_DMA3XT_DESC_PTR() bfin_readPTR(DMA3TL0, val)
#define bfin_read_EBIU_#define bfin_write_SPORT0_MCMC1(define bR(DMA3_NEXT_DESC_PTR, val)
#l)
#define bfin_read_SPORT0_MCMC, val)
#bfin_readPTR(DMA3_START_ADDR)
#define  val)
#define bfin_read_POR  bfin_write16(SPORT0_MCMC2, val)
define bfefine bfin_read_DMA3_CONFIG()   bfin_readPTR(DMA3_START_ADDR)
#define al)
#define bfin_read_PORTEin_write32(SPORT0_MTCS0, val)
#defe bfin_wrefine bfin_read_DMA3_CONFIG()  l)    bfin_write16(PORTEIO_SET, v_write_SPORT0_MTCS1(val)   bfin_fin_writte16(DMA3_X_COUNT, val)
#define bffine bfin_write_PORTEIO_TOGn_read32(SPORT0_MTCS2)
#define bfin_wr2te_SPORT0_MTCS2(val)   bfin_writ_write_DMte16(DMA3_X_COUNT, val)
#definfine bfin_write_PORTEIO_DIR(val)32(SPORT0_MTCS3)
#define bfin_write_SPO2T0_MTCS3(val)   bfin_write32(SPO_DMA3_Y_MODIte16(DMA3_X_COUNT, val)
#definrite_PORTEIO_INEN(val)   bfin_writeS0)
#define bfin_write_SPORT0_MRCS0(val)  2bfin_write32(SPORT0_MRCS0, val)
RR_DESte16(DMA3_X_COUNT, val)
#definMGCTL(val)    bfin_write16(EBIUefine bfin_write_SPORT0_MRCS1(val)  _readTL0()       bfin_read32(EBIU_define bfin_read_SPORT0_MRCS2() _write__DMA3_CURR_ADDR()     bfin_readTL0, val)
#define bfin_read_EBIU_bfin_write32(SPORT0_MRCS2, val)
e bfin_wR(DMA3_CURR_ADDR, val)
#defi   bfin_read32(SPORT0_MRCS3)
#de
#define_read16(DMA3_IRQ_STATUS)
#define bfin_ val)
#define bfin_read_PORne bfin_read_SPORT1_TCR1()        )
#definebfin_read_DMA3_PERIPHERAL_MAP()n_read16(DMA3_IRQ_STATUS)
#define bfin_al)
#define bfin_read_PORTEn_read_SPORT1_TCR2()        bfin_r_CURR_X_Cbfin_read_DMA3_PERIPHERAL_MAP()l)    bfin_write16(PORTEIO_SET, vORT1_TCR2, val)
#define bfin_reaad16(DMARR_X_COUNT(val) bfin_write16(DMA3_fine bfin_write_PORTEIO_TOG_SPORT1_TCLKDIV(val) bfin_write16(SPOR21_TCLKDIV, val)
#define bfin_rea) bfin_reRR_X_COUNT(val) bfin_write16(Dfine bfin_write_PORTEIO_DIR(val)ORT1_TFSDIV(val)  bfin_write16(SPORT1_T2SDIV, val)
#define bfin_read_SPORT_ADDR()   RR_X_COUNT(val) bfin_write16(Drite_PORTEIO_INEN(val)   bfin_write   bfin_write32(SPORT1_TX, val)
#define bf2n_read_SPORT1_RX()          bfin      RR_X_COUNT(val) bfin_write16(DMGCTL(val)    bfin_write16(EBIUe32(SPORT1_RX, val)
#define bfin_rea)
#deTL0()       bfin_read32(EBIU_(SPORT1_RCR1)
#define bfin_write    bfin_write16(DMA4_CONFIG, val)
#deTL0, val)
#define bfin_read_EBIU_PORT1_RCR2()        bfin_read16(    bfinfin_write_DMA4_X_COUNT(val) T1_RCR2(val)    bfin_write16(SPO  bfin_wine bfin_read_DMA4_X_MODIFY()      bfi val)
#define bfin_read_PORRCLKDIV)
#define bfin_write_SPORT1  bfin_reite16(DMA4_X_MODIFY, val)
#defifine bfin_read_DMA4_X_MODIFY()      bfial)
#define bfin_read_PORTERFSDIV)
#define bfin_write_SPORT1_in_read16ite16(DMA4_X_MODIFY, val)
#defil)    bfin_write16(PORTEIO_SET, vAT()        bfin_read16(SPORT1_S_readPTRte_DMA4_Y_MODIFY(val)  bfin_write1fine bfin_write_PORTEIO_TOG val)
#define bfin_read_SPORT1_CHNL() 2      bfin_read16(SPORT1_CHNL)
#DDR()    te_DMA4_Y_MODIFY(val)  bfin_wrfine bfin_write_PORTEIO_DIR(val)efine bfin_read_SPORT1_MCMC1()       bf2n_read16(SPORT1_MCMC1)
#define bTUS()    bfite_DMA4_Y_MODIFY(val)  bfin_wrrite_PORTEIO_INEN(val)   bfin_writead_SPORT1_MCMC2()       bfin_read16(SPORT12MCMC2)
#define bfin_write_SPORT1 bfin_te_DMA4_Y_MODIFY(val)  bfin_wrMGCTL(val)    bfin_write16(EBIURT1_MTCS0()       bfin_read32(SPORT1IPHERTL0()       bfin_read32(EBIU_MTCS0(val)   bfin_write32(SPORT1MA4_CURval) bfin_write16(DMA4_PERIPHERTL0, val)
#define bfin_read_EBIU3THR()          bfin_read16(UART2e bfin_refine bfin_write_UART2_THR(e bfin_re bfin_write16(UART2_THR,e bfin_r(DMA4_CURR_X_COUNT, val)
#define bfin_fin_read16(UART2_RBR)
#defl)
#defid16(DMA4_CURR_Y_COUNT)
#define bfite16(DMA4_Y_COUNT, val)
#dC_PTR)
#(DMA4_CURR_X_COUNT, val)
#define bfin_(UART2_DLL)
#define bfin_wT_DESC_Pd16(DMA4_CURR_Y_COUNT)
#define bfi6(DMA4_Y_MODIFY, val)
#def(DMA5_ST(DMA4_CURR_X_COUNT, val)
#define bfin_)
#define bfin_write_UART2DMA5_STAd16(DMA4_CURR_Y_COUNT)
#define bfi)
#define bfin_read_UART2_ad16(DMA(DMA4_CURR_X_COUNT, val)
#define bine bfin_write_UART2_IER(val) A5_CONFIGd16(DMA4_CURR_Y_COUNT)
#definene bfin_read_UART2_IIR()       A5_X_COUN(DMA4_CURR_X_COUNT, val)
#define be_UART2_IIR(val)      bfin_wriNT, val)
#ded16(DMA4_CURR_Y_COUNT)
#defineT2_LCR()          bfin_read16(UARTY)
#define b(DMA4_CURR_X_COUNT, val)
#define bbfin_write16(UART2_LCR, val)
#ne bfid16(DMA4_CURR_Y_COUNT)
#define  bfin_read16(UART2_MCR)
#defie bfinite16(DMA5_X_MODIFY, val)
#define bfte16(UART2_MCR, val)
#definene bfiread16(DMA5_Y_COUNT)
#define bfiMA4_CURR_X_COUNT(val) bfin_wne bfi(DMA4_CURR_X_COUNT, val)
#define16(UART2_LSR, val)
#define bfin_fine bfid16(DMA4_CURR_Y_COUNT)
#defi6(UART2_SCR)
#define bfin_write_
#definewrite16(DMA5_Y_MODIFY, val)
#define bfine bfin_read_DMA5_NEXT_DESGCTL()         bfin_read16(UART2_G_PTR, valbfin_write_DMA5_CURR_DESC_PTR(v_write16(DMA5_Y_MODIFY, val)
#define bfPTR, val)
#define bfin_read       bfin_read16(SPI0_CTL)
#defiR_ADDR, vbfin_write_DMA5_CURR_DESC_PTR(v5_START_ADDR(val) bfin_writePTR(Dn_read_SPI0_FLG()           bfinRQ_STATUTATUS()    bfin_read16(DMA5_IRQ_STA5_CONFIG)
#define bfin_wri(SPI0_FLG, val)
#define bfin_read_SPI03STAT()          bfin_read16(SPI0ite16(DMATATUS()    bfin_read16(DMA5_IRX_COUNT)
#define bfin_write_DMA5al)
#define bfin_read_SPI0_TDBR()      3   bfin_read16(SPI0_TDBR)
#defin bfin_write1TATUS()    bfin_read16(DMA5_IR#define bfin_write_DMA5_X_MODIFY(vaad_SPI0_RDBR()          bfin_read16(SPI0_R3BR)
#define bfin_write_SPI0_RDBRin_wriTATUS()    bfin_read16(DMA5_IRfin_write_DMA5_Y_COUNT(val)   b()          bfin_read16(SPI0_BAUD)
#SC_PTin_read_DMA5_Y_MODIFY()          bfin_write16(SPI0_BAUD, val)DESC_PT bfin_readPTR(DMA6_NEXT_DESC_PT_write16
/* These need to be last dueine the cdef/linux inter-dependencies */
#include <asm/irq.h>TART_Writingine PLL_CTL initiates aMA6_ relock sequence.A6_Sstatic __inline__ void * Licensed A6_CONF(unsignedl) bF_BF53{
	n_write16long flags, iwr0_read1;

	if MA6_ ==fine _CDEF_)    bfi))
		return_COUlocal_irq_save_hw( bfin);
	/* Enable6_STAfin_Wakeup bit in SIC IWRA6_S	ead_   bfin_read32(SIC_IWR0T(vaA6_Xn_read_DMA6_X_MODIFY()1T(val) Only allow PP6(DMA6_X)efine* LicensedX_MODIFY() ,)
#d_ENABLE(0)T(vaval)  bfin_write16(D1,     
#define bfi16(A6_CONFEF_BF5;
	SSYNC(_Y_Casm("IDLE;"COUNT()       b_write16(DMA6ead_l)
#define bfin_read_DMA6_YA6_X_Y_C bfin_writrestorMA6_X_COUNT(v}ine bfin_read_DMVRCONFIG()        bfin_read16(DMA6_CONFIG)
#define bfin_write_DMA6_CONFIG(val_MODIFin_write16(DMA6_CONFIG, val)
#define bfin_read_DMA6_X_COUNT()       bfin_read1al)
#de_COUNT)
#define bfin_write_DMA6_X_COUNT(val)   bfin_write16(DMA6_X_COUNT, val)
#define bfin_read_DMA6_X_MODIFY()      bfin_read16(DMA6_X_MODIFY)
#define bfin_write_DMA6_X_MODIFY(val)  bfin_write16(DMA6_X_MODIFY, val)
#define bfin_read_DMA6_Y_COUNT()       bfin_MODIF(DMA6_Y_COUNT)
#define bfin_write_DMA6_Y_COUNT(val)   bfin_write16(DMA6_Y_COUNT, val)
#define bfin_read_DMA6_Y_MODIFY()      bfin#endif
