// Seed: 2102174552
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd27
) (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_4;
  wire [-1 : 1] _id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  always @(negedge id_4 or posedge id_5 - id_3[id_5 :-1]);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  xor primCall (
      id_10, id_15, id_20, id_7, id_17, id_11, id_14, id_2, id_16, id_3, id_18, id_6, id_9, id_4
  );
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  inout wire id_2;
  output wire id_1;
  assign id_5[1] = -1;
  localparam id_21 = 1 >> -1;
endmodule
