

================================================================
== Vivado HLS Report for 'example_stream_plus1_32_256_s'
================================================================
* Date:           Thu Dec  9 11:54:36 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.590 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          9|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_data_V_2 = alloca i256"   --->   Operation 12 'alloca' 'acc_data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %m_axis_V_data_V, i32* %m_axis_V_keep_V, i1* %m_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%acc_data_V_2_load = load i256* %acc_data_V_2" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 16 'load' 'acc_data_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [8/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 18 [7/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 19 [6/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 19 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 20 [5/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 21 [4/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 21 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 22 [3/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 23 [2/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str79)"   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 25 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%acc_data_V_1 = extractvalue { i256, i32, i1 } %call_ret, 0" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 26 'extractvalue' 'acc_data_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%acc_keep_V = extractvalue { i256, i32, i1 } %call_ret, 1" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 27 'extractvalue' 'acc_keep_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%acc_last_V = extractvalue { i256, i32, i1 } %call_ret, 2" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 28 'extractvalue' 'acc_last_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i256 %acc_data_V_1 to i32" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 29 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln215 = add i32 1, %trunc_ln647" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 30 'add' 'add_ln215' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4_1_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 32, i32 63)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 31 'partselect' 'p_Result_4_1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln215_1 = add i32 1, %p_Result_4_1_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 32 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_4_2_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 64, i32 95)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 33 'partselect' 'p_Result_4_2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln215_2 = add i32 1, %p_Result_4_2_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 34 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_4_3_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 96, i32 127)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 35 'partselect' 'p_Result_4_3_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln215_3 = add i32 1, %p_Result_4_3_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 36 'add' 'add_ln215_3' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_4_4_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 128, i32 159)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 37 'partselect' 'p_Result_4_4_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln215_4 = add i32 1, %p_Result_4_4_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 38 'add' 'add_ln215_4' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_4_5_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 160, i32 191)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 39 'partselect' 'p_Result_4_5_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.88ns)   --->   "%add_ln215_5 = add i32 1, %p_Result_4_5_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 40 'add' 'add_ln215_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_4_6_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 192, i32 223)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 41 'partselect' 'p_Result_4_6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln215_6 = add i32 1, %p_Result_4_6_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 42 'add' 'add_ln215_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_4_7_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 224, i32 255)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 43 'partselect' 'p_Result_4_7_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln215_7 = add i32 1, %p_Result_4_7_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 44 'add' 'add_ln215_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%acc_data_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 45 'bitconcatenate' 'acc_data_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call fastcc void @"write_stream<256, 256>"(i256 %acc_data_V, i32 %acc_keep_V, i1 %acc_last_V, i256* %m_axis_V_data_V, i32* %m_axis_V_keep_V, i1* %m_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:100]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "store i256 %acc_data_V, i256* %acc_data_V_2" [../finn_rtl_krnl_final_cmodel.cpp:95]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %acc_last_V, label %0, label %._crit_edge" [../finn_rtl_krnl_final_cmodel.cpp:95]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [../finn_rtl_krnl_final_cmodel.cpp:104]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.71ns
The critical path consists of the following:
	'load' operation ('acc_data_V_2_load', ../finn_rtl_krnl_final_cmodel.cpp:98) on local variable 'acc.data.V' [12]  (0 ns)
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 4>: 0.71ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 5>: 0.71ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 6>: 0.71ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 7>: 0.71ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 8>: 0.71ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 9>: 0.71ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)

 <State 10>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_final_cmodel.cpp:98) to 'read_stream<32, 256>' [14]  (0.71 ns)
	'add' operation ('add_ln215', ../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99) [19]  (0.88 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
