/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire [18:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_9z[1] ? in_data[85] : celloutsig_0_9z[3];
  assign celloutsig_1_0z = ~((in_data[121] | in_data[107]) & (in_data[109] | in_data[137]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z[1] | celloutsig_1_7z[7]) & (celloutsig_1_0z | celloutsig_1_6z[12]));
  assign celloutsig_1_11z = ~((celloutsig_1_6z[2] | celloutsig_1_4z) & (celloutsig_1_5z[1] | in_data[101]));
  assign celloutsig_0_7z = ~((celloutsig_0_10z | celloutsig_0_0z) & (celloutsig_0_4z[15] | celloutsig_0_10z));
  assign celloutsig_1_18z = ~((_00_ | celloutsig_1_14z) & (_01_ | celloutsig_1_1z[15]));
  assign celloutsig_0_15z = ~((celloutsig_0_8z[0] | celloutsig_0_4z[6]) & (celloutsig_0_4z[8] | celloutsig_0_7z));
  assign celloutsig_0_21z = ~((celloutsig_0_12z[7] | celloutsig_0_19z[1]) & (celloutsig_0_16z | celloutsig_0_14z[2]));
  assign celloutsig_0_28z = ~((celloutsig_0_6z[10] | celloutsig_0_8z[3]) & (celloutsig_0_14z[4] | celloutsig_0_19z[1]));
  reg [6:0] _12_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_20z[6:4], celloutsig_0_41z };
  assign out_data[6:0] = _12_;
  reg [17:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 18'h00000;
    else _13_ <= { celloutsig_1_1z[11:1], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z };
  assign { _02_[17:14], _00_, _02_[12:4], _01_, _02_[2:0] } = _13_;
  assign celloutsig_0_41z = - { celloutsig_0_35z[2:0], celloutsig_0_28z };
  assign celloutsig_0_42z = - celloutsig_0_12z[9:5];
  assign celloutsig_1_5z = - { in_data[128:124], celloutsig_1_2z };
  assign celloutsig_0_6z = - celloutsig_0_5z[11:0];
  assign celloutsig_1_19z = - { celloutsig_1_12z[1], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_17z };
  assign celloutsig_0_12z = - { celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_4z = { celloutsig_1_1z[5], celloutsig_1_1z } !== { in_data[130:115], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_24z = celloutsig_0_4z[16:4] !== { celloutsig_0_13z[9:0], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[114:96] | { in_data[175:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_1z[12:11], celloutsig_1_4z, celloutsig_1_0z } | { celloutsig_1_6z[17], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_11z = { celloutsig_0_6z[5:0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z } | in_data[94:86];
  assign celloutsig_0_20z = celloutsig_0_12z[17:11] | { celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_0z = ~^ in_data[30:24];
  assign celloutsig_1_2z = ~^ { in_data[187:178], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ in_data[175:168];
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z[18:8], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = ~^ celloutsig_1_7z[2:0];
  assign celloutsig_1_17z = ~^ celloutsig_1_12z[2:0];
  assign celloutsig_0_18z = ~^ in_data[65:59];
  assign celloutsig_0_10z = ~^ { in_data[90:86], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_4z[16:1] <<< in_data[47:32];
  assign celloutsig_0_1z = { in_data[56:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[65:58];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } - in_data[183:163];
  assign celloutsig_1_7z = { in_data[126:123], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } - celloutsig_1_1z[15:0];
  assign celloutsig_1_8z = { celloutsig_1_7z[2], celloutsig_1_2z, celloutsig_1_4z } - celloutsig_1_7z[4:2];
  assign celloutsig_0_8z = in_data[33:30] - celloutsig_0_4z[11:8];
  assign celloutsig_0_9z = { celloutsig_0_4z[14:12], celloutsig_0_0z } - celloutsig_0_5z[12:9];
  assign celloutsig_0_13z = celloutsig_0_5z[14:4] - { celloutsig_0_6z[11:9], celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_4z[13:6] - celloutsig_0_4z[13:6];
  assign celloutsig_0_2z = { in_data[88:75], celloutsig_0_1z } - in_data[48:27];
  assign celloutsig_0_4z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z } ^ in_data[20:2];
  assign celloutsig_0_35z = { celloutsig_0_4z[14:4], celloutsig_0_24z } ^ { celloutsig_0_9z[2:0], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_4z[8], celloutsig_0_0z, celloutsig_0_10z } ^ celloutsig_0_1z[4:2];
  assign { _02_[13], _02_[3] } = { _00_, _01_ };
  assign { out_data[128], out_data[105:96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z };
endmodule
