Time resolution is 1 ps
Clock #29998
The testbench is finished. Summarizing...
Test #  1-1 : No Result
Test #  1-2 : No Result
Test #  1-3 : No Result
Test #  1-4 : No Result
Test #  2-1 : No Result
Test #  2-2 : No Result
Test #  3-1 : No Result
Test #  3-2 : No Result
Test #  3-3 : No Result
Test #  4-1 : No Result
Test #  4-2 : No Result
Test #  4-3 : No Result
Test #  5-1 : No Result
Test #  5-2 : No Result
Test #  5-3 : No Result
Test #  5-4 : No Result
Test #  5-5 : No Result
Test #  5-6 : No Result
Test #  6-1 : No Result
Test #  6-2 : No Result
Test #  6-3 : No Result
Test #  7-1 : No Result
Test #  7-2 : No Result
Test #  7-3 : No Result
Test #  8-1 : No Result
Test #  8-2 : No Result
Test #  8-3 : No Result
Test #  9-1 : No Result
Test #  9-2 : No Result
Test #  9-3 : No Result
Test # 10-1 : No Result
Test # 10-2 : No Result
Test # 10-3 : No Result
Test # 11-1 : No Result
Test # 11-2 : No Result
Test # 11-3 : No Result
Test # 12-1 : No Result
Test # 12-2 : No Result
Test # 13-1 : No Result
Test # 13-2 : No Result
Test # 14-1 : No Result
Test # 14-2 : No Result
Test # 15-1 : No Result
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Test # 21-1 : No Result
Test # 21-2 : No Result
Pass : 0/58
$finish called at time : 3 ms : File "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/Lab06_verilog_files/cpu_TB.v" Line 163
