
Spectre (R) Circuit Simulator
Version 23.1.0.063 64bit -- 10 Jun 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: avantis1   Host: hpc3-14-27   HostID: F00A283A   PID: 2366474
Memory  available: 193.5113 GB  physical: 201.9309 GB
Linux   : Rocky Linux release 8.8 (Green Obsidian)
CPU Type: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
        Socket: Processors [Frequency]
        0:       0 [3100.0],  1 [2400.0],  2 [2400.0],  3 [2400.0],  4 [2400.0]
                 5 [2400.0],  6 [2400.0],  7 [2400.0],  8 [2400.0],  9 [2400.0]
                10 [2400.0], 11 [2400.0], 12 [2400.0], 13 [2400.0], 14 [2400.0]
                15 [2400.0], 16 [2400.0], 17 [2400.0], 18 [2400.0], 19 [2400.0]
        1:      20 [2400.0], 21 [2400.0], 22 [2400.0], 23 [2400.0], 24 [2400.0]
                25 [2400.0], 26 [2400.0], 27 [2400.0], 28 [2400.0], 29 [2400.0]
                30 [2400.0], 31 [2400.0], 32 [2400.0], 33 [2400.0], 34 [2400.0]
                35 [2400.0], 36 [2400.0], 37 [2400.0], 38 [2400.0], 39 [2400.0]
        
System load averages (1min, 5min, 15min) : 0.6 %, 3.2 %, 4.5 %
HPC is enabled
Affinity is set by user to processors:  0  1  2  3  4  5 

Simulating `input.scs' on hpc3-14-27 at 10:20:40 AM, Thur Apr 25, 2024 (process id: 2366474).
Current working directory: /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage_v2/maestro_07/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_v2_1/netlist
Command line:
    /data/opt/apps/cadence/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf ++aps -mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D377EA31A345A374EB1BDE3E8051FA66EA108B4F927ACB79D15D9175FF34986CD60ABF07E240F137D344A540FE19A915BE49AE17B258F7629847A047E340A279D136C874D334981FFB8810E43B52B200003679  \
        +dcopt -ahdllibdir  \
        /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage_v2/maestro_07/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: EpIuhXebJS32QhNS
Licensing Information:
[10:20:40.013113] Configured Lic search path (22.01-s002): 5280@license.eecs.uci.edu

Licensing Information:
[10:20:40.416075] Periodic Lic check successful

Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage_v2/maestro_07/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_v2_1/netlist/input.scs
Reading file:  /data/opt/apps/cadence/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /data/homezvol2/avantis1/16nm.sp
Time for NDB Parsing: CPU = 66.99 ms, elapsed = 157.979 ms.
Time accumulated: CPU = 158.826 ms, elapsed = 157.983 ms.
Peak resident memory used = 150 Mbytes.

Time for Elaboration: CPU = 16.904 ms, elapsed = 17.622 ms.
Time accumulated: CPU = 175.806 ms, elapsed = 175.68 ms.
Peak resident memory used = 157 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 3.115 ms, elapsed = 3.13091 ms.
Time accumulated: CPU = 179 ms, elapsed = 178.889 ms.
Peak resident memory used = 160 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
               gmin = 1e-12
             rforce = 0.1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
     dc_pivot_check = yes
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 103
              bsim4 202   
            vsource 2     

Analysis and control statement inventory:
                 dc 1     
               info 8     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 0     


Notice from spectre during initial setup.
    1 vsources are shorted because their absolute value is less than or equal to 'vabsshort'.
    Fast APS enabled.

Time for parsing: CPU = 6.009 ms, elapsed = 6.61302 ms.
Time accumulated: CPU = 185.079 ms, elapsed = 185.571 ms.
Peak resident memory used = 164 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (Fast APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

***********************************************
Transient Analysis `tran': time = (0 s -> 1 us)
***********************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    There are 1 IC nodes defined.

DC simulation time: CPU = 21.851 ms, elapsed = 21.9581 ms.

Notice from spectre during transient analysis `tran'.
    Output compression for transient analysis is enabled.


Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 1 us
    step = 1 ns
    maxstep = 20 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = liberal
    method = trapgear2
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm
    compression = wildcardonly


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   1       (current)
                 save   102     (voltage)
                 ic     1       
                 save   1       (unitless)

    tran: time = 25 ns        (2.5 %), step = 5.056 ps     (506 u%)
    tran: time = 75 ns        (7.5 %), step = 5.125 ps     (513 u%)
    tran: time = 125 ns      (12.5 %), step = 6.599 ps     (660 u%)
    tran: time = 175 ns      (17.5 %), step = 5.259 ps     (526 u%)
    tran: time = 225 ns      (22.5 %), step = 5.133 ps     (513 u%)
    tran: time = 275 ns      (27.5 %), step = 6.008 ps     (601 u%)
    tran: time = 325 ns      (32.5 %), step = 6.486 ps     (649 u%)
    tran: time = 375 ns      (37.5 %), step = 5.331 ps     (533 u%)
    tran: time = 425 ns      (42.5 %), step = 6.617 ps     (662 u%)
    tran: time = 475 ns      (47.5 %), step = 6.159 ps     (616 u%)
    tran: time = 525 ns      (52.5 %), step = 5.097 ps     (510 u%)
    tran: time = 575 ns      (57.5 %), step = 6.324 ps     (632 u%)
    tran: time = 625 ns      (62.5 %), step = 6.9 ps       (690 u%)
    tran: time = 675 ns      (67.5 %), step = 5.4 ps       (540 u%)
    tran: time = 725 ns      (72.5 %), step = 6.93 ps      (693 u%)
    tran: time = 775 ns      (77.5 %), step = 6.07 ps      (607 u%)
    tran: time = 825 ns      (82.5 %), step = 5.125 ps     (513 u%)
    tran: time = 875 ns      (87.5 %), step = 6.599 ps     (660 u%)
    tran: time = 925 ns      (92.5 %), step = 6.71 ps      (671 u%)
    tran: time = 975 ns      (97.5 %), step = 5.133 ps     (513 u%)
Number of accepted tran steps =             171011

Maximum value achieved for any signal of each quantity: 
V: V(Vout101) = 1.2 V
I: I(V1:p) = 18.81 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (65.0 %)      1 (100.0 %)     2 (6.8 %)       3 (53.3 %)
         4 (6.0 %)       5 (6.2 %)      
        Total: 238.7%
Initial condition solution time: CPU = 21.891 ms, elapsed = 21.9979 ms.
Intrinsic tran analysis time:    CPU = 150.718 s, elapsed = 151.365 s.
Total time required for tran analysis `tran': CPU = 150.742 s (2m  30.7s), elapsed = 151.39 s (2m  31.4s), util. = 99.6%.
Time accumulated: CPU = 151.086 s (2m  31.1s), elapsed = 151.737 s (2m  31.7s).
Peak resident memory used = 235 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...

******************
DC Analysis `dcOp'
******************

Opening the PSF file ../psf/dcOp.dc ...
Important parameter values:
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    gmindc = 1 pS
    rabsshort = 1 mOhm

Maximum value achieved for any signal of each quantity: 
V: V(VDD) = 700 mV
I: I(V1:p) = 177.9 uA
Convergence achieved in 5 iterations.
DC simulation time: CPU = 8.245 ms, elapsed = 8.76117 ms.
Total time required for dc analysis `dcOp': CPU = 8.271 ms, elapsed = 8.78596 ms, util. = 94.1%.
Time accumulated: CPU = 151.101 s (2m  31.1s), elapsed = 151.753 s (2m  31.8s).
Peak resident memory used = 235 Mbytes.

dcOpInfo: writing operating point information to rawfile.

Opening the PSF file ../psf/dcOpInfo.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[10:23:12.079651] Cdslmd servers:5280@license.eecs.uci.edu
[10:23:12.079675] Feature usage summary:
[10:23:12.079675] Virtuoso_Multi_mode_Simulation


Aggregate audit (10:23:12 AM, Thur Apr 25, 2024):
Time used: CPU = 151 s (2m  31.1s), elapsed = 152 s (2m  31.8s), util. = 99.6%.
Time spent in licensing: elapsed = 18.7 ms.
Peak memory used = 235 Mbytes.
Simulation started at: 10:20:40 AM, Thur Apr 25, 2024, ended at: 10:23:12 AM, Thur Apr 25, 2024, with elapsed time (wall clock): 152 s (2m  31.8s).
spectre completes with 0 errors, 0 warnings, and 8 notices.


********* LOG ENDS **************
**                             **
