

starter/synthesis/starter.qip: starter.qsys
	qsys-generate starter.qsys --synthesis=verilog

