/***************************************************************************//**
 * @file
 * @brief
 *******************************************************************************
 * # License
 * <b>Copyright 2020 Silicon Laboratories Inc. www.silabs.com</b>
 *******************************************************************************
 *
 * SPDX-License-Identifier: Zlib
 *
 * The licensor of this software is Silicon Laboratories Inc.
 *
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event will the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Permission is granted to anyone to use this software for any purpose,
 * including commercial applications, and to alter it and redistribute it
 * freely, subject to the following restrictions:
 *
 * 1. The origin of this software must not be misrepresented; you must not
 *    claim that you wrote the original software. If you use this software
 *    in a product, an acknowledgment in the product documentation would be
 *    appreciated but is not required.
 * 2. Altered source versions must be plainly marked as such, and must not be
 *    misrepresented as being the original software.
 * 3. This notice may not be removed or altered from any source distribution.
 *
 ******************************************************************************/

#include "sl_code_classification.h"

#include "sl_rail.h"
#include "rail.h"
#include "sl_rail_ieee802154.h"
#include "rail_ieee802154.h"
#include "sl_rail_util_ieee802154_phy_select.h"
#include "sl_status.h"
#include "sl_assert.h"
#include "sl_rail_mux.h"
#include "sl_rail_util_ieee802154_fast_channel_switching.h"
#include "sl_rail_util_ieee802154_fast_channel_switching_config.h"

#if SL_RAIL_UTIL_IEEE802154_FAST_CHANNEL_SWITCHING_ENABLED && defined(_SILICON_LABS_32B_SERIES_2)
#define ANT_DIV_PHY_DEFAULT_ENABLED (1U)
#elif SL_RAIL_UTIL_ANT_DIV_RX_MODE
#define ANT_DIV_PHY_DEFAULT_ENABLED \
  (SL_RAIL_UTIL_ANT_DIV_RX_MODE != SL_RAIL_UTIL_ANTENNA_MODE_DISABLED)
#else
#define ANT_DIV_PHY_DEFAULT_ENABLED (0U)
#endif

#define SL_RAIL_IEEE802154_DEFAULT_PHY_FEATURES_ANT_DIV \
  (ANT_DIV_PHY_DEFAULT_ENABLED                          \
   ? SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_ANT_DIV     \
   : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

#define SL_RAIL_IEEE802154_RUNTIME_PHY_FEATURES_ANT_DIV \
  (SL_RAIL_UTIL_ANT_DIV_RX_RUNTIME_PHY_SELECT           \
   ? SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_ANT_DIV     \
   : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

#define SL_RAIL_UTIL_IEEE802154_2P4_2MBPS_RUNTIME_PHY_SELECT (1                                                               \
                                                              && SL_RAIL_UTIL_IEEE802154_RADIO_CONFIG_2P4_1MBPS_FEC_SUPPORTED \
                                                              && SL_RAIL_UTIL_IEEE802154_RADIO_CONFIG_2P4_2MBPS_SUPPORTED)

#define SL_RAIL_UTIL_IEEE802154_RUNTIME_PHY_FEATURES_2P4_2MBPS (SL_RAIL_UTIL_IEEE802154_2P4_2MBPS_RUNTIME_PHY_SELECT              \
                                                                ? (SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ                         \
                                                                   | SL_RAIL_UTIL_IEEE802154_RADIO_CONFIG_2P4_1MBPS_FEC_SUPPORTED \
                                                                   | SL_RAIL_UTIL_IEEE802154_RADIO_CONFIG_2P4_2MBPS_SUPPORTED)    \
                                                                : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

#define SL_RAIL_UTIL_IEEE802154_DEFAULT_PHY_FEATURES_2P4_2MBPS (SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ                          \
                                                                | (SL_RAIL_UTIL_IEEE802154_RADIO_CONFIG_2P4_2MBPS_SUPPORTED     \
                                                                   << SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_2_MBPS_SHIFT)      \
                                                                | (SL_RAIL_UTIL_IEEE802154_RADIO_CONFIG_2P4_1MBPS_FEC_SUPPORTED \
                                                                   << SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_1_MBPS_FEC_SHIFT))


#define SL_RAIL_UTIL_IEEE802154_DEFAULT_PHY_FEATURES_RX_DUTY_CYCLING (SL_RAIL_UTIL_IEEE802154_RX_DUTY_CYCLING_DEFAULT_ENABLED  \
                                                                   ? SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_DUTY_CYCLING \
                                                                   : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

#define SL_RAIL_UTIL_IEEE802154_RUNTIME_PHY_FEATURES_RX_DUTY_CYCLING (SL_RAIL_UTIL_IEEE802154_RX_DUTY_CYCLING_RUNTIME_PHY_SELECT \
                                                                   ? SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_DUTY_CYCLING   \
                                                                   : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

#define SL_RAIL_UTIL_IEEE802154_DEFAULT_PHY_FEATURES_2P4_RX_CH_SWITCHING (SL_RAIL_UTIL_IEEE802154_FAST_CHANNEL_SWITCHING_DEFAULT_ENABLED \
                                                                      ? SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_CH_SWITCHING       \
                                                                      : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

#define SL_RAIL_UTIL_IEEE802154_RUNTIME_PHY_FEATURES_2P4_RX_CH_SWITCHING (SL_RAIL_UTIL_IEEE802154_FAST_CHANNEL_SWITCHING_RUNTIME_PHY_SELECT \
                                                                      ? SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_CH_SWITCHING          \
                                                                      : SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)

extern RAIL_Handle_t emPhyRailHandle;

#define RUNTIME_PHY_FEATURES (SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ | (SL_RAIL_UTIL_IEEE802154_RUNTIME_PHY_FEATURES_2P4_RX_CH_SWITCHING))

#define DEFAULT_PHY_FEATURES (SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ | (SL_RAIL_UTIL_IEEE802154_DEFAULT_PHY_FEATURES_2P4_RX_CH_SWITCHING))

#define RUNTIME_PHY_SELECT_STACK_SUPPORT (0 || (1))

static sl_rail_ieee802154_phy_t active_radio_config = SL_RAIL_IEEE802154_PHY_2P4_GHZ;

static sl_rail_ieee802154_phy_features_t sl_rail_util_get_desired_phy_features(void)
{
  return (SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ
#if SL_RAIL_UTIL_IEEE802154_RUNTIME_PHY_FEATURES_2P4_RX_CH_SWITCHING
          | sl_rail_util_ieee802154_get_fast_channel_switching_phy_features()
#else
          | SL_RAIL_UTIL_IEEE802154_DEFAULT_PHY_FEATURES_2P4_RX_CH_SWITCHING
#endif
  );
}

#if RUNTIME_PHY_FEATURES
#if !RUNTIME_PHY_SELECT_STACK_SUPPORT
#error "Run time PHY select is currently unsupported on the selected stack."
#endif

static sl_rail_ieee802154_phy_features_t active_phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ;

static bool stackInitialized = false;

static uint8_t blockPhySwitch = 0U;
#define BLOCK_SWITCH_RX 0x01u
#define BLOCK_SWITCH_TX 0x02u
#define setBlockPhySwitch(dir, boolval)   \
  do {                                    \
    if (boolval) {                        \
      blockPhySwitch |= (dir);            \
    } else {                              \
      blockPhySwitch &= (uint8_t) ~(dir); \
    }                                     \
  } while (false)

static bool checkPhySwitch(void)
{
  sl_rail_ieee802154_phy_t desired_phy_features = sl_rail_util_get_desired_phy_features();
  if ((active_phy_features != desired_phy_features)
      && (blockPhySwitch == 0U)
      && stackInitialized
      && (emPhyRailHandle != RAIL_EFR32_HANDLE)
      && (emPhyRailHandle != NULL)) {
    //@TODO: Ascertain radio is OFF, RXWARM, or RXSEARCH only.
    active_phy_features = desired_phy_features;
    sl_rail_mux_update_active_radio_config();
    return true;
  }
  return false;
}

#else//!RUNTIME_PHY_FEATURES

#define setBlockPhySwitch(dir, boolval) /*no-op*/
#define checkPhySwitch() (false)

#endif//RUNTIME_PHY_FEATURES

sl_rail_ieee802154_phy_t sl_rail_util_ieee802154_get_active_radio_config(void)
{
  return active_radio_config;
}

typedef struct sl_rail_util_ieee802154_config {
  sl_rail_ieee802154_phy_t phy_id;
  sl_rail_ieee802154_phy_features_t phy_features;
  const RAIL_ChannelConfig_t *const *channel_config;
  sl_rail_status_t (*phy_cb)(sl_rail_handle_t railHandle);
} sl_rail_util_ieee802154_config_t;

#define CONST_PHY_FEATURES (~RUNTIME_PHY_FEATURES)

#define IS_PHY_FEATURE_SUPPORTED(phy_feature) \
  ((((phy_feature) & CONST_PHY_FEATURES) == (DEFAULT_PHY_FEATURES & CONST_PHY_FEATURES)))

// The PHY table is ordered by RX sensitivity (best first).
// We select the first PHY supporting all desired features to maximize performance.
static sl_rail_util_ieee802154_config_t sl_rail_util_ieee802154_supported_phys[] = {
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHz
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_ANT_DIV)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_ANT_DIV,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_ANT_DIV,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzAntDiv
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_COEX)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_COEX,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_COEX,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzCoex
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_ANT_DIV_COEX)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_ANT_DIV_COEX,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_ANT_DIV_COEX,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzAntDivCoex
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_FEM,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzFem
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM_ANT_DIV)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_FEM_ANT_DIV,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM_ANT_DIV,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzAntDivFem
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM_COEX)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_FEM_COEX,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM_COEX,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzCoexFem
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM_ANT_DIV_COEX)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_FEM_ANT_DIV_COEX,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FEM_ANT_DIV_COEX,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzAntDivCoexFem
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_2_MBPS)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_2_MBPS,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_2_MBPS,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHz2Mbps,
    .phy_cb = &sl_rail_ieee802154_enable_2p4_ghz_high_data_rate
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_1_MBPS_FEC)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_1_MBPS_FEC,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_1_MBPS_FEC,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHz1MbpsFec,
    .phy_cb = &sl_rail_ieee802154_enable_2p4_ghz_high_data_rate
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_DUTY_CYCLING)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_RX_DUTY_CYCLING,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_DUTY_CYCLING,
    .phy_cb = &sl_rail_ieee802154_config_2p4_ghz_radio_rx_duty_cycling
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_CH_SWITCHING)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_RX_CH_SWITCHING,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_RX_CH_SWITCHING,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzRxChSwitching
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FCS_2_MBPS)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_FCS_2_MBPS,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FCS_2_MBPS,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzFcs2Mbps,
    .phy_cb = &sl_rail_ieee802154_enable_2p4_ghz_high_data_rate
  },
#endif
#if IS_PHY_FEATURE_SUPPORTED(SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FCS_1_MBPS_FEC)
  {
    .phy_id = SL_RAIL_IEEE802154_PHY_2P4_GHZ_FCS_1_MBPS_FEC,
    .phy_features = SL_RAIL_IEEE802154_PHY_FEATURE_2P4_GHZ_FCS_1_MBPS_FEC,
    .channel_config = &RAIL_IEEE802154_Phy2p4GHzFcs1MbpsFec,
    .phy_cb = &sl_rail_ieee802154_enable_2p4_ghz_high_data_rate
  },
#endif
};

#define NUM_IEEE802154_PHY_FEATURES (sizeof(sl_rail_util_ieee802154_supported_phys) \
  / sizeof(sl_rail_util_ieee802154_config_t))

sl_rail_status_t sl_rail_util_ieee802154_config_radio(sl_rail_handle_t railHandle)
{
  // Establish the proper radio config
  sl_rail_status_t status = SL_RAIL_STATUS_INVALID_STATE;
  sl_rail_ieee802154_phy_features_t desired_features = sl_rail_util_get_desired_phy_features();
  sl_rail_ieee802154_phy_features_t supported_features;
  for(unsigned int i = 0; i < NUM_IEEE802154_PHY_FEATURES; ++i) {
    supported_features = sl_rail_util_ieee802154_supported_phys[i].phy_features;
    if ((desired_features & supported_features) == desired_features) {
      if (sl_rail_util_ieee802154_supported_phys[i].channel_config != NULL) {
        status = sl_rail_ieee802154_config_channels(
          railHandle,
          (const sl_rail_channel_config_t *)*(sl_rail_util_ieee802154_supported_phys[i].channel_config),
          sl_rail_util_ieee802154_supported_phys[i].phy_id);
        if (status != SL_RAIL_STATUS_NO_ERROR) {
          break;
        }
      }
      if (sl_rail_util_ieee802154_supported_phys[i].phy_cb != NULL) {
        status = sl_rail_util_ieee802154_supported_phys[i].phy_cb(railHandle);
        if (status != SL_RAIL_STATUS_NO_ERROR) {
          break;
        }
      }
      active_radio_config = sl_rail_util_ieee802154_supported_phys[i].phy_id;
      break;
    }
  }
  EFM_ASSERT(status == SL_RAIL_STATUS_NO_ERROR);

  return status;
}

#if RUNTIME_PHY_FEATURES
SL_CODE_CLASSIFY(SL_CODE_COMPONENT_RAIL_UTIL_IEEE802154_PHY_SELECT, SL_CODE_CLASS_TIME_CRITICAL)
sl_rail_util_ieee802154_stack_status_t sl_rail_util_ieee802154_phy_select_on_event(
  sl_rail_util_ieee802154_stack_event_t stack_event,
  uint32_t supplement)
{
  bool isReceivingFrame = false;

  switch (stack_event) {
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TICK:
      stackInitialized = true;
      (void) checkPhySwitch();
      break;

    // RX events:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_STARTED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_ACCEPTED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_ACKING:
      setBlockPhySwitch(BLOCK_SWITCH_RX, true);
      break;
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_CORRUPTED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_ACK_BLOCKED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_ACK_ABORTED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_FILTERED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_ENDED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_ACK_SENT:
      isReceivingFrame = (bool) supplement;
    // FALLTHROUGH
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_RX_IDLED:
      setBlockPhySwitch(BLOCK_SWITCH_RX, isReceivingFrame);
      break;

    // TX events:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_PENDED_MAC:
      break;
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_PENDED_PHY:
      setBlockPhySwitch(BLOCK_SWITCH_TX, true);
      break;
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_CCA_SOON:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_CCA_BUSY:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_STARTED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_ACK_WAITING:
      break;
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_ACK_RECEIVED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_ACK_TIMEDOUT:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_BLOCKED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_ABORTED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_ENDED:
    case SL_RAIL_UTIL_IEEE802154_STACK_EVENT_TX_IDLED:
      setBlockPhySwitch(BLOCK_SWITCH_TX, false);
      break;
    default:
      break;
  }
  return SL_RAIL_UTIL_IEEE802154_STACK_STATUS_SUCCESS;
}
#else
SL_CODE_CLASSIFY(SL_CODE_COMPONENT_RAIL_UTIL_IEEE802154_PHY_SELECT, SL_CODE_CLASS_TIME_CRITICAL)
sl_rail_util_ieee802154_stack_status_t sl_rail_util_ieee802154_phy_select_on_event(
  sl_rail_util_ieee802154_stack_event_t stack_event,
  uint32_t supplement)
{
  (void)stack_event;
  (void)supplement;
  return SL_RAIL_UTIL_IEEE802154_STACK_STATUS_UNSUPPORTED;
}
#endif //RUNTIME_PHY_FEATURES
