Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 11 14:35:01 2024
| Host         : Acer-Spin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.663        0.000                      0                 2508       -0.124       -0.515                     21                 2508        2.000        0.000                       0                  2148  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 4.000}        8.000           125.000         
  pll_clk_50_o  {0.000 10.000}       20.000          50.000          
  pll_clk_fb_o  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  pll_clk_50_o        7.663        0.000                      0                 2508       -0.124       -0.515                     21                 2508        8.750        0.000                       0                  2145  
  pll_clk_fb_o                                                                                                                                                   12.633        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :            0  Failing Endpoints,  Worst Slack        7.663ns,  Total Violation        0.000ns
Hold  :           21  Failing Endpoints,  Worst Slack       -0.124ns,  Total Violation       -0.515ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk_50_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (pll_clk_50_o rise@20.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 3.149ns (26.040%)  route 8.944ns (73.960%))
  Logic Levels:           12  (LUT2=1 LUT3=7 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 26.005 - 20.000 ) 
    Source Clock Delay      (SCD):    6.497ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.306     2.798    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        1.754     4.640    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2143, estimated)     1.756     6.497    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[11]_0
    SLICE_X37Y48         FDCE                                         r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456     6.953 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[6]/Q
                         net (fo=1, estimated)        0.996     7.949    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s0/i_data[6]
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.152     8.101 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s0/o_y_inferred_i_10/O
                         net (fo=2, estimated)        1.086     9.187    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s1/o_y_inferred_i_5_0[6]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.360     9.547 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s1/o_y_inferred_i_10/O
                         net (fo=2, estimated)        0.791    10.338    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s2/o_y_inferred_i_3_0[6]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.377    10.715 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s2/o_y_inferred_i_10/O
                         net (fo=2, estimated)        0.820    11.535    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s3/o_s_inferred_i_2[6]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.357    11.892 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s3/o_y_inferred_i_11/O
                         net (fo=4, estimated)        1.270    13.162    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_1/i_b[1]
    SLICE_X33Y44         LUT4 (Prop_lut4_I0_O)        0.327    13.489 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_1/o_p_inferred_i_2__0/O
                         net (fo=1, estimated)        0.480    13.969    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_1/o_p_inferred_i_2__0_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.093 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_1/o_p_inferred_i_1__1/O
                         net (fo=3, estimated)        0.833    14.926    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_4/o_c_inferred_i_3__0_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.050 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_4/o_c_inferred_i_5__0/O
                         net (fo=5, estimated)        0.824    15.874    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_4_n_3
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.152    16.026 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_c_inferred_i_6/O
                         net (fo=3, estimated)        0.457    16.483    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3/o_s_inferred_i_3[0]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.348    16.831 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3/o_c_inferred_i_5__3/O
                         net (fo=2, estimated)        0.608    17.439    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3/r_calc_accu_reg[13]
    SLICE_X33Y45         LUT3 (Prop_lut3_I2_O)        0.124    17.563 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3/o_c_inferred_i_2__3/O
                         net (fo=1, estimated)        0.295    17.858    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3_n_1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124    17.982 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_s_inferred_i_1/O
                         net (fo=1, estimated)        0.484    18.466    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/o_s[15]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.590 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu[15]_i_1/O
                         net (fo=1, routed)           0.000    18.590    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/ri_calc_accu[15]
    SLICE_X35Y45         FDCE                                         r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.241    22.662    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.745 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        1.666    24.411    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.502 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2143, estimated)     1.503    26.005    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[11]_0
    SLICE_X35Y45         FDCE                                         r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[15]/C
                         clock pessimism              0.354    26.359    
                         clock uncertainty           -0.135    26.224    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.029    26.253    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[15]
  -------------------------------------------------------------------
                         required time                         26.253    
                         arrival time                         -18.590    
  -------------------------------------------------------------------
                         slack                                  7.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.124ns  (arrival time - required time)
  Source:                 inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk_50_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_50_o rise@0.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.551     0.810    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.860 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        0.739     1.599    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.625 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2143, estimated)     0.594     2.219    inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_baud_reg[8]_1
    SLICE_X41Y49         FDCE                                         r  inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     2.360 r  inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[3]/Q
                         net (fo=3, estimated)        0.145     2.505    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/DIB0
    SLICE_X42Y50         RAMD32                                       r  inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.579     1.027    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.080 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        0.778     1.858    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.887 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2143, estimated)     0.858     2.745    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/WCLK
    SLICE_X42Y50         RAMD32                                       r  inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.262     2.483    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.629    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                 -0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_50_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  inst_pll/inst_bufg_clk0/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y50    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y50    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_o
  To Clock:  pll_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_o
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pll/inst_plle2_base/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKFBIN



