Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,39
design__inferred_latch__count,0
design__instance__count,7862
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002367354929447174
power__switching__total,0.00041207059985026717
power__leakage__total,0.000003466372845650767
power__total,0.002782891970127821
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3178957187467491
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.31991021848190543
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11478074371400032
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.318283297615607
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114781
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,7.651061
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.4010935308523771
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.4050336014559021
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6276958019912738
timing__setup__ws__corner:nom_slow_1p08V_125C,4.553870742724792
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627696
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,4.553871
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3480777986586063
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.35009612866330586
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2967642882099085
timing__setup__ws__corner:nom_typ_1p20V_25C,5.086883058762219
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296764
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,6.484231
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3178957187467491
clock__skew__worst_setup,0.31991021848190543
timing__hold__ws,0.11478074371400032
timing__setup__ws,4.553870742724792
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114781
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.553871
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,2623
design__instance__area__stdcell,44160.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.473061
design__instance__utilization__stdcell,0.473061
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,80
design__instance__area__class:buffer,580.608
design__instance__count__class:inverter,177
design__instance__area__class:inverter,1054.17
design__instance__count__class:sequential_cell,347
design__instance__area__class:sequential_cell,17126.1
design__instance__count__class:multi_input_combinational_cell,1295
design__instance__area__class:multi_input_combinational_cell,12575.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,656
design__instance__area__class:timing_repair_buffer,11412.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,57942.5
design__violations,0
design__instance__count__class:clock_buffer,56
design__instance__area__class:clock_buffer,1320.88
design__instance__count__class:clock_inverter,12
design__instance__area__class:clock_inverter,90.72
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,461
global_route__vias,16341
global_route__wirelength,96377
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2629
route__net__special,2
route__drc_errors__iter:0,538
route__wirelength__iter:0,63662
route__drc_errors__iter:1,113
route__wirelength__iter:1,63314
route__drc_errors__iter:2,94
route__wirelength__iter:2,63240
route__drc_errors__iter:3,15
route__wirelength__iter:3,63229
route__drc_errors__iter:4,0
route__wirelength__iter:4,63226
route__drc_errors,0
route__wirelength,63226
route__vias,14673
route__vias__singlecut,14673
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,537.155
design__instance__count__class:fill_cell,5239
design__instance__area__class:fill_cell,49190.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,28
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,28
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,28
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19948
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19977
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000520333
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000601535
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000227586
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000601535
design_powergrid__voltage__worst,0.000601535
design_powergrid__voltage__worst__net:VPWR,1.19948
design_powergrid__drop__worst,0.000601535
design_powergrid__drop__worst__net:VPWR,0.000520333
design_powergrid__voltage__worst__net:VGND,0.000601535
design_powergrid__drop__worst__net:VGND,0.000601535
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0002339999999999999957638052716646370754460804164409637451171875
ir__drop__worst,0.000519999999999999954446161520849045700742863118648529052734375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
