Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 2 -d SIMULATION=1 -d OOB_SIM=1 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'sim_speedup_control_ch0' is not declared under prefix 'kcu105_10gbaser' [C:/Users/dell/Desktop/board_test/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv:140]
ERROR: [VRFC 10-2991] 'sim_speedup_control_ch1' is not declared under prefix 'kcu105_10gbaser' [C:/Users/dell/Desktop/board_test/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv:141]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
