#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ab8d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1778320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x177fe70 .functor NOT 1, L_0x17d76b0, C4<0>, C4<0>, C4<0>;
L_0x17d7490 .functor XOR 2, L_0x17d7330, L_0x17d73f0, C4<00>, C4<00>;
L_0x17d75a0 .functor XOR 2, L_0x17d7490, L_0x17d7500, C4<00>, C4<00>;
v0x17d3ab0_0 .net *"_ivl_10", 1 0, L_0x17d7500;  1 drivers
v0x17d3bb0_0 .net *"_ivl_12", 1 0, L_0x17d75a0;  1 drivers
v0x17d3c90_0 .net *"_ivl_2", 1 0, L_0x17d7270;  1 drivers
v0x17d3d50_0 .net *"_ivl_4", 1 0, L_0x17d7330;  1 drivers
v0x17d3e30_0 .net *"_ivl_6", 1 0, L_0x17d73f0;  1 drivers
v0x17d3f60_0 .net *"_ivl_8", 1 0, L_0x17d7490;  1 drivers
v0x17d4040_0 .net "a", 0 0, v0x17d1790_0;  1 drivers
v0x17d40e0_0 .net "b", 0 0, v0x17d1830_0;  1 drivers
v0x17d4180_0 .net "c", 0 0, v0x17d18d0_0;  1 drivers
v0x17d4220_0 .var "clk", 0 0;
v0x17d42c0_0 .net "d", 0 0, v0x17d1a10_0;  1 drivers
v0x17d4360_0 .net "out_pos_dut", 0 0, L_0x17d70e0;  1 drivers
v0x17d4400_0 .net "out_pos_ref", 0 0, L_0x17d5a40;  1 drivers
v0x17d44a0_0 .net "out_sop_dut", 0 0, L_0x17d62b0;  1 drivers
v0x17d4540_0 .net "out_sop_ref", 0 0, L_0x17acde0;  1 drivers
v0x17d45e0_0 .var/2u "stats1", 223 0;
v0x17d4680_0 .var/2u "strobe", 0 0;
v0x17d4830_0 .net "tb_match", 0 0, L_0x17d76b0;  1 drivers
v0x17d4900_0 .net "tb_mismatch", 0 0, L_0x177fe70;  1 drivers
v0x17d49a0_0 .net "wavedrom_enable", 0 0, v0x17d1ce0_0;  1 drivers
v0x17d4a70_0 .net "wavedrom_title", 511 0, v0x17d1d80_0;  1 drivers
L_0x17d7270 .concat [ 1 1 0 0], L_0x17d5a40, L_0x17acde0;
L_0x17d7330 .concat [ 1 1 0 0], L_0x17d5a40, L_0x17acde0;
L_0x17d73f0 .concat [ 1 1 0 0], L_0x17d70e0, L_0x17d62b0;
L_0x17d7500 .concat [ 1 1 0 0], L_0x17d5a40, L_0x17acde0;
L_0x17d76b0 .cmp/eeq 2, L_0x17d7270, L_0x17d75a0;
S_0x177cba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1778320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1780250 .functor AND 1, v0x17d18d0_0, v0x17d1a10_0, C4<1>, C4<1>;
L_0x1780630 .functor NOT 1, v0x17d1790_0, C4<0>, C4<0>, C4<0>;
L_0x1780a10 .functor NOT 1, v0x17d1830_0, C4<0>, C4<0>, C4<0>;
L_0x1780c90 .functor AND 1, L_0x1780630, L_0x1780a10, C4<1>, C4<1>;
L_0x17983f0 .functor AND 1, L_0x1780c90, v0x17d18d0_0, C4<1>, C4<1>;
L_0x17acde0 .functor OR 1, L_0x1780250, L_0x17983f0, C4<0>, C4<0>;
L_0x17d4ec0 .functor NOT 1, v0x17d1830_0, C4<0>, C4<0>, C4<0>;
L_0x17d4f30 .functor OR 1, L_0x17d4ec0, v0x17d1a10_0, C4<0>, C4<0>;
L_0x17d5040 .functor AND 1, v0x17d18d0_0, L_0x17d4f30, C4<1>, C4<1>;
L_0x17d5100 .functor NOT 1, v0x17d1790_0, C4<0>, C4<0>, C4<0>;
L_0x17d51d0 .functor OR 1, L_0x17d5100, v0x17d1830_0, C4<0>, C4<0>;
L_0x17d5240 .functor AND 1, L_0x17d5040, L_0x17d51d0, C4<1>, C4<1>;
L_0x17d53c0 .functor NOT 1, v0x17d1830_0, C4<0>, C4<0>, C4<0>;
L_0x17d5430 .functor OR 1, L_0x17d53c0, v0x17d1a10_0, C4<0>, C4<0>;
L_0x17d5350 .functor AND 1, v0x17d18d0_0, L_0x17d5430, C4<1>, C4<1>;
L_0x17d55c0 .functor NOT 1, v0x17d1790_0, C4<0>, C4<0>, C4<0>;
L_0x17d56c0 .functor OR 1, L_0x17d55c0, v0x17d1a10_0, C4<0>, C4<0>;
L_0x17d5780 .functor AND 1, L_0x17d5350, L_0x17d56c0, C4<1>, C4<1>;
L_0x17d5930 .functor XNOR 1, L_0x17d5240, L_0x17d5780, C4<0>, C4<0>;
v0x177f7a0_0 .net *"_ivl_0", 0 0, L_0x1780250;  1 drivers
v0x177fba0_0 .net *"_ivl_12", 0 0, L_0x17d4ec0;  1 drivers
v0x177ff80_0 .net *"_ivl_14", 0 0, L_0x17d4f30;  1 drivers
v0x1780360_0 .net *"_ivl_16", 0 0, L_0x17d5040;  1 drivers
v0x1780740_0 .net *"_ivl_18", 0 0, L_0x17d5100;  1 drivers
v0x1780b20_0 .net *"_ivl_2", 0 0, L_0x1780630;  1 drivers
v0x1780da0_0 .net *"_ivl_20", 0 0, L_0x17d51d0;  1 drivers
v0x17cfd00_0 .net *"_ivl_24", 0 0, L_0x17d53c0;  1 drivers
v0x17cfde0_0 .net *"_ivl_26", 0 0, L_0x17d5430;  1 drivers
v0x17cfec0_0 .net *"_ivl_28", 0 0, L_0x17d5350;  1 drivers
v0x17cffa0_0 .net *"_ivl_30", 0 0, L_0x17d55c0;  1 drivers
v0x17d0080_0 .net *"_ivl_32", 0 0, L_0x17d56c0;  1 drivers
v0x17d0160_0 .net *"_ivl_36", 0 0, L_0x17d5930;  1 drivers
L_0x7fadeec88018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17d0220_0 .net *"_ivl_38", 0 0, L_0x7fadeec88018;  1 drivers
v0x17d0300_0 .net *"_ivl_4", 0 0, L_0x1780a10;  1 drivers
v0x17d03e0_0 .net *"_ivl_6", 0 0, L_0x1780c90;  1 drivers
v0x17d04c0_0 .net *"_ivl_8", 0 0, L_0x17983f0;  1 drivers
v0x17d05a0_0 .net "a", 0 0, v0x17d1790_0;  alias, 1 drivers
v0x17d0660_0 .net "b", 0 0, v0x17d1830_0;  alias, 1 drivers
v0x17d0720_0 .net "c", 0 0, v0x17d18d0_0;  alias, 1 drivers
v0x17d07e0_0 .net "d", 0 0, v0x17d1a10_0;  alias, 1 drivers
v0x17d08a0_0 .net "out_pos", 0 0, L_0x17d5a40;  alias, 1 drivers
v0x17d0960_0 .net "out_sop", 0 0, L_0x17acde0;  alias, 1 drivers
v0x17d0a20_0 .net "pos0", 0 0, L_0x17d5240;  1 drivers
v0x17d0ae0_0 .net "pos1", 0 0, L_0x17d5780;  1 drivers
L_0x17d5a40 .functor MUXZ 1, L_0x7fadeec88018, L_0x17d5240, L_0x17d5930, C4<>;
S_0x17d0c60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1778320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17d1790_0 .var "a", 0 0;
v0x17d1830_0 .var "b", 0 0;
v0x17d18d0_0 .var "c", 0 0;
v0x17d1970_0 .net "clk", 0 0, v0x17d4220_0;  1 drivers
v0x17d1a10_0 .var "d", 0 0;
v0x17d1b00_0 .var/2u "fail", 0 0;
v0x17d1ba0_0 .var/2u "fail1", 0 0;
v0x17d1c40_0 .net "tb_match", 0 0, L_0x17d76b0;  alias, 1 drivers
v0x17d1ce0_0 .var "wavedrom_enable", 0 0;
v0x17d1d80_0 .var "wavedrom_title", 511 0;
E_0x178bcb0/0 .event negedge, v0x17d1970_0;
E_0x178bcb0/1 .event posedge, v0x17d1970_0;
E_0x178bcb0 .event/or E_0x178bcb0/0, E_0x178bcb0/1;
S_0x17d0f90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17d0c60;
 .timescale -12 -12;
v0x17d11d0_0 .var/2s "i", 31 0;
E_0x178bb50 .event posedge, v0x17d1970_0;
S_0x17d12d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17d0c60;
 .timescale -12 -12;
v0x17d14d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17d15b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17d0c60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17d1f60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1778320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17d5bf0 .functor NOT 1, v0x17d1790_0, C4<0>, C4<0>, C4<0>;
L_0x17d5c80 .functor NOT 1, v0x17d1830_0, C4<0>, C4<0>, C4<0>;
L_0x17d5e20 .functor AND 1, v0x17d18d0_0, v0x17d1a10_0, C4<1>, C4<1>;
L_0x17d60b0 .functor AND 1, L_0x17d5bf0, L_0x17d5c80, C4<1>, C4<1>;
L_0x17d61f0 .functor AND 1, L_0x17d60b0, v0x17d18d0_0, C4<1>, C4<1>;
L_0x17d62b0 .functor OR 1, L_0x17d5e20, L_0x17d61f0, C4<0>, C4<0>;
L_0x17d6450 .functor NOT 1, v0x17d1830_0, C4<0>, C4<0>, C4<0>;
L_0x17d64c0 .functor OR 1, L_0x17d6450, v0x17d1a10_0, C4<0>, C4<0>;
L_0x17d65d0 .functor NOT 1, v0x17d1790_0, C4<0>, C4<0>, C4<0>;
L_0x17d6750 .functor OR 1, L_0x17d65d0, v0x17d1830_0, C4<0>, C4<0>;
L_0x17d6870 .functor AND 1, L_0x17d64c0, L_0x17d6750, C4<1>, C4<1>;
L_0x17d6930 .functor AND 1, v0x17d18d0_0, L_0x17d6870, C4<1>, C4<1>;
L_0x17d6a60 .functor NOT 1, v0x17d1830_0, C4<0>, C4<0>, C4<0>;
L_0x17d6ad0 .functor OR 1, L_0x17d6a60, v0x17d1a10_0, C4<0>, C4<0>;
L_0x17d69f0 .functor NOT 1, v0x17d1790_0, C4<0>, C4<0>, C4<0>;
L_0x17d6c10 .functor OR 1, L_0x17d69f0, v0x17d1a10_0, C4<0>, C4<0>;
L_0x17d6d60 .functor AND 1, L_0x17d6ad0, L_0x17d6c10, C4<1>, C4<1>;
L_0x17d6e70 .functor AND 1, v0x17d18d0_0, L_0x17d6d60, C4<1>, C4<1>;
L_0x17d6fd0 .functor XNOR 1, L_0x17d6930, L_0x17d6e70, C4<0>, C4<0>;
v0x17d2120_0 .net *"_ivl_12", 0 0, L_0x17d6450;  1 drivers
v0x17d2200_0 .net *"_ivl_14", 0 0, L_0x17d64c0;  1 drivers
v0x17d22e0_0 .net *"_ivl_16", 0 0, L_0x17d65d0;  1 drivers
v0x17d23d0_0 .net *"_ivl_18", 0 0, L_0x17d6750;  1 drivers
v0x17d24b0_0 .net *"_ivl_20", 0 0, L_0x17d6870;  1 drivers
v0x17d25e0_0 .net *"_ivl_24", 0 0, L_0x17d6a60;  1 drivers
v0x17d26c0_0 .net *"_ivl_26", 0 0, L_0x17d6ad0;  1 drivers
v0x17d27a0_0 .net *"_ivl_28", 0 0, L_0x17d69f0;  1 drivers
v0x17d2880_0 .net *"_ivl_30", 0 0, L_0x17d6c10;  1 drivers
v0x17d29f0_0 .net *"_ivl_32", 0 0, L_0x17d6d60;  1 drivers
v0x17d2ad0_0 .net *"_ivl_36", 0 0, L_0x17d6fd0;  1 drivers
L_0x7fadeec88060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17d2b90_0 .net *"_ivl_38", 0 0, L_0x7fadeec88060;  1 drivers
v0x17d2c70_0 .net *"_ivl_6", 0 0, L_0x17d60b0;  1 drivers
v0x17d2d50_0 .net "a", 0 0, v0x17d1790_0;  alias, 1 drivers
v0x17d2df0_0 .net "and_cd", 0 0, L_0x17d5e20;  1 drivers
v0x17d2eb0_0 .net "and_notab_c", 0 0, L_0x17d61f0;  1 drivers
v0x17d2f70_0 .net "b", 0 0, v0x17d1830_0;  alias, 1 drivers
v0x17d3170_0 .net "c", 0 0, v0x17d18d0_0;  alias, 1 drivers
v0x17d3260_0 .net "d", 0 0, v0x17d1a10_0;  alias, 1 drivers
v0x17d3350_0 .net "not_a", 0 0, L_0x17d5bf0;  1 drivers
v0x17d3410_0 .net "not_b", 0 0, L_0x17d5c80;  1 drivers
v0x17d34d0_0 .net "out_pos", 0 0, L_0x17d70e0;  alias, 1 drivers
v0x17d3590_0 .net "out_sop", 0 0, L_0x17d62b0;  alias, 1 drivers
v0x17d3650_0 .net "pos0", 0 0, L_0x17d6930;  1 drivers
v0x17d3710_0 .net "pos1", 0 0, L_0x17d6e70;  1 drivers
L_0x17d70e0 .functor MUXZ 1, L_0x7fadeec88060, L_0x17d6930, L_0x17d6fd0, C4<>;
S_0x17d3890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1778320;
 .timescale -12 -12;
E_0x17749f0 .event anyedge, v0x17d4680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d4680_0;
    %nor/r;
    %assign/vec4 v0x17d4680_0, 0;
    %wait E_0x17749f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17d0c60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d1b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d1ba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17d0c60;
T_4 ;
    %wait E_0x178bcb0;
    %load/vec4 v0x17d1c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17d1b00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17d0c60;
T_5 ;
    %wait E_0x178bb50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %wait E_0x178bb50;
    %load/vec4 v0x17d1b00_0;
    %store/vec4 v0x17d1ba0_0, 0, 1;
    %fork t_1, S_0x17d0f90;
    %jmp t_0;
    .scope S_0x17d0f90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d11d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17d11d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x178bb50;
    %load/vec4 v0x17d11d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d11d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17d11d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17d0c60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x178bcb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d1830_0, 0;
    %assign/vec4 v0x17d1790_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17d1b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17d1ba0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1778320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d4220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d4680_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1778320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d4220_0;
    %inv;
    %store/vec4 v0x17d4220_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1778320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17d1970_0, v0x17d4900_0, v0x17d4040_0, v0x17d40e0_0, v0x17d4180_0, v0x17d42c0_0, v0x17d4540_0, v0x17d44a0_0, v0x17d4400_0, v0x17d4360_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1778320;
T_9 ;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1778320;
T_10 ;
    %wait E_0x178bcb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d45e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
    %load/vec4 v0x17d4830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d45e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17d4540_0;
    %load/vec4 v0x17d4540_0;
    %load/vec4 v0x17d44a0_0;
    %xor;
    %load/vec4 v0x17d4540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17d4400_0;
    %load/vec4 v0x17d4400_0;
    %load/vec4 v0x17d4360_0;
    %xor;
    %load/vec4 v0x17d4400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17d45e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d45e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response44/top_module.sv";
