Analysis & Synthesis report for sdProject2
Tue Jun 12 17:04:47 2018
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |juncao|ULA2:ulaULA|state
  9. State Machine - |juncao|lastHopeDec:dec|estado
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: lastHopeDec:dec
 16. Parameter Settings for User Entity Instance: ULA2:ulaULA
 17. Parameter Settings for Inferred Entity Instance: ULA2:ulaULA|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: ULA2:ulaULA|lpm_mult:Mult1
 19. lpm_mult Parameter Settings by Entity Instance
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 12 17:04:47 2018         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; sdProject2                                    ;
; Top-level Entity Name              ; juncao                                        ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 1,346                                         ;
;     Total combinational functions  ; 1,338                                         ;
;     Dedicated logic registers      ; 216                                           ;
; Total registers                    ; 216                                           ;
; Total pins                         ; 55                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; juncao             ; sdProject2         ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+
; lastHopeDec.v                    ; yes             ; User Verilog HDL File        ; C:/Users/gsm3/Desktop/Quartus Project/lastHopeDec.v             ;
; bcd2correto99.v                  ; yes             ; User Verilog HDL File        ; C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v           ;
; juncao.v                         ; yes             ; User Verilog HDL File        ; C:/Users/gsm3/Desktop/Quartus Project/juncao.v                  ;
; ULA2.v                           ; yes             ; User Verilog HDL File        ; C:/Users/gsm3/Desktop/Quartus Project/ULA2.v                    ;
; bcd198correto.v                  ; yes             ; User Verilog HDL File        ; C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v           ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf    ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf    ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/mul_lfrg.tdf    ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf    ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gsm3/Desktop/Quartus Project/db/add_sub_ngh.tdf        ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift.tdf    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,346          ;
;                                             ;                ;
; Total combinational functions               ; 1338           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 790            ;
;     -- 3 input functions                    ; 264            ;
;     -- <=2 input functions                  ; 284            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1162           ;
;     -- arithmetic mode                      ; 176            ;
;                                             ;                ;
; Total registers                             ; 216            ;
;     -- Dedicated logic registers            ; 216            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 55             ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 168            ;
; Total fan-out                               ; 5239           ;
; Average fan-out                             ; 3.15           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |juncao                                        ; 1338 (0)          ; 216 (0)      ; 0           ; 0            ; 0       ; 0         ; 55   ; 0            ; |juncao                                                                                                               ; work         ;
;    |ULA2:ulaULA|                               ; 385 (339)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA                                                                                                   ;              ;
;       |lpm_mult:Mult0|                         ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0                                                                                    ;              ;
;          |multcore:mult_core|                  ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core                                                                 ;              ;
;             |mpar_add:padder|                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_ngh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ;              ;
;             |mul_lfrg:$00030|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030                                                 ;              ;
;             |mul_lfrg:mul_lfrg_first_mod|      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                     ;              ;
;       |lpm_mult:Mult1|                         ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1                                                                                    ;              ;
;          |multcore:mult_core|                  ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1|multcore:mult_core                                                                 ;              ;
;             |mpar_add:padder|                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_ngh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ;              ;
;             |mul_lfrg:$00030|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00030                                                 ;              ;
;             |mul_lfrg:mul_lfrg_first_mod|      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|ULA2:ulaULA|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                     ;              ;
;    |decoder198:bcdR|                           ; 529 (529)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|decoder198:bcdR                                                                                               ;              ;
;    |decoder99:bcdA|                            ; 144 (144)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|decoder99:bcdA                                                                                                ;              ;
;    |decoder99:bcdB|                            ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|decoder99:bcdB                                                                                                ;              ;
;    |lastHopeDec:dec|                           ; 130 (130)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juncao|lastHopeDec:dec                                                                                               ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |juncao|ULA2:ulaULA|state                      ;
+------------+------------+------------+------------+------------+
; Name       ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |juncao|lastHopeDec:dec|estado                       ;
+-----------------+-----------------+----------------+-----------------+
; Name            ; estado.INFINITY ; estado.LEITURA ; estado.LEADCODE ;
+-----------------+-----------------+----------------+-----------------+
; estado.INFINITY ; 0               ; 0              ; 0               ;
; estado.LEADCODE ; 1               ; 0              ; 1               ;
; estado.LEITURA  ; 1               ; 1              ; 0               ;
+-----------------+-----------------+----------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; decoder99:bcdA|UNI[0]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|UNI[1]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|UNI[2]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|UNI[3]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|UNI[4]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|UNI[5]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|UNI[6]                               ; decoder99:bcdA|UNI[0]  ; yes                    ;
; decoder99:bcdA|DEZ[0]                               ; GND                    ; yes                    ;
; decoder99:bcdA|DEZ[1]                               ; GND                    ; yes                    ;
; decoder99:bcdA|DEZ[2]                               ; GND                    ; yes                    ;
; decoder99:bcdA|DEZ[3]                               ; GND                    ; yes                    ;
; decoder99:bcdA|DEZ[4]                               ; GND                    ; yes                    ;
; decoder99:bcdA|DEZ[5]                               ; GND                    ; yes                    ;
; decoder99:bcdA|DEZ[6]                               ; GND                    ; yes                    ;
; decoder99:bcdB|UNI[0]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|UNI[1]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|UNI[2]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|UNI[3]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|UNI[4]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|UNI[5]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|UNI[6]                               ; decoder99:bcdB|UNI[0]  ; yes                    ;
; decoder99:bcdB|DEZ[0]                               ; GND                    ; yes                    ;
; decoder99:bcdB|DEZ[1]                               ; GND                    ; yes                    ;
; decoder99:bcdB|DEZ[2]                               ; GND                    ; yes                    ;
; decoder99:bcdB|DEZ[3]                               ; GND                    ; yes                    ;
; decoder99:bcdB|DEZ[4]                               ; GND                    ; yes                    ;
; decoder99:bcdB|DEZ[5]                               ; GND                    ; yes                    ;
; decoder99:bcdB|DEZ[6]                               ; GND                    ; yes                    ;
; decoder198:bcdR|CEN[1]                              ; GND                    ; yes                    ;
; decoder198:bcdR|CEN[2]                              ; GND                    ; yes                    ;
; decoder198:bcdR|CEN[3]                              ; GND                    ; yes                    ;
; decoder198:bcdR|CEN[4]                              ; GND                    ; yes                    ;
; decoder198:bcdR|CEN[5]                              ; GND                    ; yes                    ;
; decoder198:bcdR|CEN[6]                              ; GND                    ; yes                    ;
; decoder198:bcdR|DEZ[0]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|DEZ[1]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|DEZ[2]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|DEZ[3]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|DEZ[4]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|DEZ[5]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|DEZ[6]                              ; decoder198:bcdR|DEZ[6] ; yes                    ;
; decoder198:bcdR|UNI[0]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; decoder198:bcdR|UNI[1]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; decoder198:bcdR|UNI[2]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; decoder198:bcdR|UNI[3]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; decoder198:bcdR|UNI[4]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; decoder198:bcdR|UNI[5]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; decoder198:bcdR|UNI[6]                              ; decoder198:bcdR|UNI[0] ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ULA2:ulaULA|value_B_Uni[4..6]          ; Merged with ULA2:ulaULA|value_B_Uni[7] ;
; ULA2:ulaULA|value_A_Uni[4..6]          ; Merged with ULA2:ulaULA|value_A_Uni[7] ;
; ULA2:ulaULA|state~6                    ; Lost fanout                            ;
; ULA2:ulaULA|state~7                    ; Lost fanout                            ;
; ULA2:ulaULA|state~8                    ; Lost fanout                            ;
; ULA2:ulaULA|state~9                    ; Lost fanout                            ;
; ULA2:ulaULA|value_B_Dez[0]             ; Merged with ULA2:ulaULA|value_B_Uni[7] ;
; ULA2:ulaULA|value_A_Dez[0]             ; Merged with ULA2:ulaULA|value_A_Uni[7] ;
; Total Number of Removed Registers = 12 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 216   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ULA2:ulaULA|out_AFake[6]                ; 4       ;
; ULA2:ulaULA|out_AFake[5]                ; 4       ;
; ULA2:ulaULA|out_AFake[2]                ; 4       ;
; ULA2:ulaULA|out_BFake[6]                ; 4       ;
; ULA2:ulaULA|out_BFake[5]                ; 4       ;
; ULA2:ulaULA|out_BFake[2]                ; 4       ;
; ULA2:ulaULA|out_A[5]                    ; 46      ;
; ULA2:ulaULA|out_A[6]                    ; 46      ;
; ULA2:ulaULA|out_A[2]                    ; 44      ;
; ULA2:ulaULA|out_B[2]                    ; 48      ;
; ULA2:ulaULA|out_B[6]                    ; 49      ;
; ULA2:ulaULA|out_B[5]                    ; 44      ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |juncao|ULA2:ulaULA|tempo[40]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |juncao|ULA2:ulaULA|out_A[3]      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |juncao|ULA2:ulaULA|out_B[1]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |juncao|ULA2:ulaULA|out_BFake[2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |juncao|ULA2:ulaULA|out_AFake[2]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |juncao|ULA2:ulaULA|out_A[6]      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |juncao|ULA2:ulaULA|out_B[6]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |juncao|decoder198:bcdR|UNI[0]    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |juncao|ULA2:ulaULA|value_B_Dez   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |juncao|ULA2:ulaULA|value_A_Dez   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |juncao|decoder99:bcdA|DEZ[6]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |juncao|decoder99:bcdB|DEZ[6]     ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |juncao|ULA2:ulaULA|tempo         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |juncao|lastHopeDec:dec|Selector2 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |juncao|decoder99:bcdA|DEZ[2]     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |juncao|decoder99:bcdB|DEZ[2]     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |juncao|decoder198:bcdR|DEZ[3]    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |juncao|decoder99:bcdA|DEZ[5]     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |juncao|decoder99:bcdB|DEZ[4]     ;
; 164:1              ; 3 bits    ; 327 LEs       ; 42 LEs               ; 285 LEs                ; No         ; |juncao|decoder198:bcdR|DEZ[0]    ;
; 92:1               ; 7 bits    ; 427 LEs       ; 427 LEs              ; 0 LEs                  ; No         ; |juncao|decoder99:bcdA|UNI[6]     ;
; 92:1               ; 7 bits    ; 427 LEs       ; 427 LEs              ; 0 LEs                  ; No         ; |juncao|decoder99:bcdB|UNI[4]     ;
; 675:1              ; 7 bits    ; 3150 LEs      ; 854 LEs              ; 2296 LEs               ; No         ; |juncao|decoder198:bcdR|UNI[5]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lastHopeDec:dec ;
+------------------+--------+----------------------------------+
; Parameter Name   ; Value  ; Type                             ;
+------------------+--------+----------------------------------+
; INFINITY         ; 00     ; Unsigned Binary                  ;
; LEADCODE         ; 01     ; Unsigned Binary                  ;
; LEITURA          ; 10     ; Unsigned Binary                  ;
; inf              ; 262143 ; Signed Integer                   ;
; leadCodeTimeLow  ; 230000 ; Signed Integer                   ;
; leadCodeTimeHigh ; 210000 ; Signed Integer                   ;
; bitTime          ; 41500  ; Signed Integer                   ;
+------------------+--------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA2:ulaULA ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; On_Off         ; 00010010 ; Unsigned Binary              ;
; Waiting        ; 00000000 ; Unsigned Binary              ;
; Def_A          ; 00001111 ; Unsigned Binary              ;
; Def_B          ; 00010011 ; Unsigned Binary              ;
; Clear_All      ; 00010000 ; Unsigned Binary              ;
; Change_Signal  ; 00001100 ; Unsigned Binary              ;
; Sum            ; 00011010 ; Unsigned Binary              ;
; Minus          ; 00011110 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA2:ulaULA|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 2            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA2:ulaULA|lpm_mult:Mult1         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 2            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 2                          ;
; Entity Instance                       ; ULA2:ulaULA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 2                          ;
;     -- LPM_WIDTHP                     ; 10                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; ULA2:ulaULA|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 2                          ;
;     -- LPM_WIDTHP                     ; 10                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jun 12 17:04:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file lasthopedec.v
    Info: Found entity 1: lastHopeDec
Info: Found 1 design units, including 1 entities, in source file bcd2correto99.v
    Info: Found entity 1: decoder99
Info: Found 1 design units, including 1 entities, in source file juncao.v
    Info: Found entity 1: juncao
Info: Found 1 design units, including 1 entities, in source file ula2.v
    Info: Found entity 1: ULA2
Info: Found 1 design units, including 1 entities, in source file bcd198correto.v
    Info: Found entity 1: decoder198
Info: Elaborating entity "juncao" for the top level hierarchy
Info: Elaborating entity "lastHopeDec" for hierarchy "lastHopeDec:dec"
Info: Elaborating entity "ULA2" for hierarchy "ULA2:ulaULA"
Warning (10036): Verilog HDL or VHDL warning at ULA2.v(26): object "blink" assigned a value but never read
Warning (10855): Verilog HDL warning at ULA2.v(30): initial value for variable state should be constant
Warning (10230): Verilog HDL assignment warning at ULA2.v(117): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ULA2.v(133): truncated value with size 32 to match size of target (8)
Warning (10763): Verilog HDL warning at ULA2.v(109): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10230): Verilog HDL assignment warning at ULA2.v(210): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ULA2.v(223): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "decoder99" for hierarchy "decoder99:bcdA"
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(17): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(32): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(47): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(62): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(77): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(92): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(107): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(122): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(137): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(152): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at bcd2correto99.v(9): inferring latch(es) for variable "DEZ", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at bcd2correto99.v(9): inferring latch(es) for variable "UNI", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "UNI[0]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "UNI[1]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "UNI[2]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "UNI[3]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "UNI[4]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "UNI[5]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "UNI[6]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[0]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[1]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[2]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[3]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[4]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[5]" at bcd2correto99.v(150)
Info (10041): Inferred latch for "DEZ[6]" at bcd2correto99.v(150)
Info: Elaborating entity "decoder198" for hierarchy "decoder198:bcdR"
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(15): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(30): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(45): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(60): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(75): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(90): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(105): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(120): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(135): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(150): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(168): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(183): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(198): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(213): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(228): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(243): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(258): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(273): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(288): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(303): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable "CEN", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable "DEZ", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable "UNI", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "UNI[0]" at bcd198correto.v(164)
Info (10041): Inferred latch for "UNI[1]" at bcd198correto.v(164)
Info (10041): Inferred latch for "UNI[2]" at bcd198correto.v(164)
Info (10041): Inferred latch for "UNI[3]" at bcd198correto.v(164)
Info (10041): Inferred latch for "UNI[4]" at bcd198correto.v(164)
Info (10041): Inferred latch for "UNI[5]" at bcd198correto.v(164)
Info (10041): Inferred latch for "UNI[6]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[0]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[1]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[2]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[3]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[4]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[5]" at bcd198correto.v(164)
Info (10041): Inferred latch for "DEZ[6]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[0]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[1]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[2]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[3]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[4]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[5]" at bcd198correto.v(164)
Info (10041): Inferred latch for "CEN[6]" at bcd198correto.v(164)
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ULA2:ulaULA|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ULA2:ulaULA|Mult1"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Instantiated megafunction "ULA2:ulaULA|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "2"
    Info: Parameter "LPM_WIDTHP" = "10"
    Info: Parameter "LPM_WIDTHR" = "10"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info: Found entity 1: add_sub_ngh
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ULA2:ulaULA|lpm_mult:Mult0"
Warning: Latch decoder99:bcdA|UNI[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdA|UNI[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdA|UNI[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdA|UNI[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdA|UNI[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdA|UNI[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdA|UNI[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_A[4]
Warning: Latch decoder99:bcdB|UNI[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder99:bcdB|UNI[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder99:bcdB|UNI[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder99:bcdB|UNI[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder99:bcdB|UNI[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder99:bcdB|UNI[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder99:bcdB|UNI[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|out_B[4]
Warning: Latch decoder198:bcdR|DEZ[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|DEZ[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|DEZ[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|DEZ[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|DEZ[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|DEZ[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|DEZ[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Latch decoder198:bcdR|UNI[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA|signalA
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEXCENR[0]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "ULA2:ulaULA|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "ULA2:ulaULA|state~7" lost all its fanouts during netlist optimizations.
    Info: Register "ULA2:ulaULA|state~8" lost all its fanouts during netlist optimizations.
    Info: Register "ULA2:ulaULA|state~9" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/gsm3/Desktop/Quartus Project/sdProject2.map.smsg
Info: Implemented 1402 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 53 output pins
    Info: Implemented 1347 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 316 megabytes
    Info: Processing ended: Tue Jun 12 17:04:47 2018
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gsm3/Desktop/Quartus Project/sdProject2.map.smsg.


