// Seed: 3292127281
module module_0;
  wire [1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input  wire _id_0,
    output wand id_1,
    input  wand id_2,
    input  tri0 id_3,
    output wand id_4
);
  wire [1 : id_0] id_6;
  module_0 modCall_1 ();
  wire id_7;
  assign id_1 = 1 == id_2;
  logic id_8;
  ;
  logic id_9;
  wire  id_10;
  ;
  assign id_9[-1'b0] = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  assign id_4[-1'd0] = -1;
  wire id_7;
  wire id_8;
  ;
endmodule
