{
	"openfpga": {
		"default": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"vivado": {
		"default": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"CLK_50MHz ": {
				"frequency":11.323999999999998,
				"input_delay":1,
				"output_delay":1
			}
		}
	},
	"quartus": {
		"default": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"diamond": {
		"default": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"General": {
		"default": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"CLK_50MHz ": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	}
}
