{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666163300744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666163300744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 14:08:20 2022 " "Processing started: Wed Oct 19 14:08:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666163300744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666163300744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TL -c TL --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TL -c TL --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666163300744 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666163300923 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 traffic_light.v(22) " "Verilog HDL Expression warning at traffic_light.v(22): truncated literal to match 1 bits" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 traffic_light.v(23) " "Verilog HDL Expression warning at traffic_light.v(23): truncated literal to match 1 bits" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 traffic_light.v(24) " "Verilog HDL Expression warning at traffic_light.v(24): truncated literal to match 1 bits" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 traffic_light.v(25) " "Verilog HDL Expression warning at traffic_light.v(25): truncated literal to match 1 bits" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 traffic_light.v(26) " "Verilog HDL Expression warning at traffic_light.v(26): truncated literal to match 1 bits" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 traffic_light.v(27) " "Verilog HDL Expression warning at traffic_light.v(27): truncated literal to match 1 bits" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "traffic_light.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666163300956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tl.v 1 1 " "Found 1 design units, including 1 entities, in source file tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TL " "Found entity 1: TL" {  } { { "TL.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/TL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666163300956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666163300956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter12bit " "Found entity 1: Counter12bit" {  } { { "Counter12bit.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/Counter12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file getsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 getSignal " "Found entity 1: getSignal" {  } { { "getSignal.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/getSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getmode.v 1 1 " "Found 1 design units, including 1 entities, in source file getmode.v" { { "Info" "ISGN_ENTITY_NAME" "1 getMode " "Found entity 1: getMode" {  } { { "getMode.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/getMode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666163300964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666163300989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM\"" {  } { { "traffic_light.v" "FSM" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666163300989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter12bit Counter12bit:counter " "Elaborating entity \"Counter12bit\" for hierarchy \"Counter12bit:counter\"" {  } { { "traffic_light.v" "counter" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666163300989 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load_number Counter12bit.v(18) " "Verilog HDL Always Construct warning at Counter12bit.v(18): variable \"load_number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter12bit.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/Counter12bit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666163300989 "|Counter12bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_now Counter12bit.v(20) " "Verilog HDL Always Construct warning at Counter12bit.v(20): variable \"count_now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter12bit.v" "" { Text "D:/quartus/HDL/thayKhai/TrafficLight/Counter12bit.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666163300989 "|Counter12bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getSignal getSignal:gS " "Elaborating entity \"getSignal\" for hierarchy \"getSignal:gS\"" {  } { { "traffic_light.v" "gS" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666163300997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getMode getMode:gM " "Elaborating entity \"getMode\" for hierarchy \"getMode:gM\"" {  } { { "traffic_light.v" "gM" { Text "D:/quartus/HDL/thayKhai/TrafficLight/traffic_light.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666163300997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666163301046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 14:08:21 2022 " "Processing ended: Wed Oct 19 14:08:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666163301046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666163301046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666163301046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666163301046 ""}
