
MicromouseFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000033cc  0800a348  0800a348  0001a348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d714  0800d714  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  0800d714  0800d714  0001d714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d71c  0800d71c  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d71c  0800d71c  0001d71c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d720  0800d720  0001d720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  0800d724  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020224  2**0
                  CONTENTS
 10 .bss          0000074c  20000224  20000224  00020224  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000970  20000970  00020224  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 14 .debug_info   000167ce  00000000  00000000  00020297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000038d3  00000000  00000000  00036a65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001300  00000000  00000000  0003a338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e92  00000000  00000000  0003b638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027ac1  00000000  00000000  0003c4ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001afd8  00000000  00000000  00063f8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d5361  00000000  00000000  0007ef63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005ea8  00000000  00000000  001542c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0015a16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a32c 	.word	0x0800a32c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	0800a32c 	.word	0x0800a32c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <main>:
static void MX_TIM9_Init(void);           // BUZZER SOUND GENERATION
static void MX_TIM13_Init(void);          // INTERRUPT GYRO UPDATE
static void MX_TIM14_Init(void);          // INTERRUPT ADC UPDATE: IR

int main(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  HAL_Init();
 8000f48:	f001 fbf6 	bl	8002738 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000f4c:	f000 f828 	bl	8000fa0 <SystemClock_Config>

  ITM_Port32(31) = 1;
 8000f50:	4b12      	ldr	r3, [pc, #72]	; (8000f9c <main+0x58>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	601a      	str	r2, [r3, #0]


  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f56:	f000 fbb7 	bl	80016c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f5a:	f000 fb95 	bl	8001688 <MX_DMA_Init>
  MX_SPI1_Init();
 8000f5e:	f000 f8c1 	bl	80010e4 <MX_SPI1_Init>
  MX_TIM4_Init();
 8000f62:	f000 f9d1 	bl	8001308 <MX_TIM4_Init>
  MX_ADC1_Init();
 8000f66:	f000 f885 	bl	8001074 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000f6a:	f000 f8f1 	bl	8001150 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000f6e:	f000 fb61 	bl	8001634 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000f72:	f000 f925 	bl	80011c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f76:	f000 f973 	bl	8001260 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000f7a:	f000 fa5d 	bl	8001438 <MX_TIM5_Init>
  MX_TIM9_Init();
 8000f7e:	f000 faaf 	bl	80014e0 <MX_TIM9_Init>
  MX_TIM13_Init();
 8000f82:	f000 fb0f 	bl	80015a4 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000f86:	f000 fb31 	bl	80015ec <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  

  ITM_Port32(31) = 2;
 8000f8a:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <main+0x58>)
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	601a      	str	r2, [r3, #0]

  // TRANSFERRING THE CONTROL TO OUR LOOP
  cppmain();
 8000f90:	f006 fa92 	bl	80074b8 <cppmain>

  while (1)
  {
	  return -1;
 8000f94:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	e000007c 	.word	0xe000007c

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b094      	sub	sp, #80	; 0x50
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 0320 	add.w	r3, r7, #32
 8000faa:	2230      	movs	r2, #48	; 0x30
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f007 f997 	bl	80082e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	4b28      	ldr	r3, [pc, #160]	; (800106c <SystemClock_Config+0xcc>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	4a27      	ldr	r2, [pc, #156]	; (800106c <SystemClock_Config+0xcc>)
 8000fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <SystemClock_Config+0xcc>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	4b22      	ldr	r3, [pc, #136]	; (8001070 <SystemClock_Config+0xd0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a21      	ldr	r2, [pc, #132]	; (8001070 <SystemClock_Config+0xd0>)
 8000fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fee:	6013      	str	r3, [r2, #0]
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <SystemClock_Config+0xd0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure.  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001000:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001006:	2302      	movs	r3, #2
 8001008:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800100a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800100e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001010:	2308      	movs	r3, #8
 8001012:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001014:	2332      	movs	r3, #50	; 0x32
 8001016:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001018:	2302      	movs	r3, #2
 800101a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800101c:	2304      	movs	r3, #4
 800101e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f107 0320 	add.w	r3, r7, #32
 8001024:	4618      	mov	r0, r3
 8001026:	f002 fde9 	bl	8003bfc <HAL_RCC_OscConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001030:	f000 fc22 	bl	8001878 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001034:	230f      	movs	r3, #15
 8001036:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001038:	2302      	movs	r3, #2
 800103a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001040:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001044:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800104a:	f107 030c 	add.w	r3, r7, #12
 800104e:	2101      	movs	r1, #1
 8001050:	4618      	mov	r0, r3
 8001052:	f003 f84b 	bl	80040ec <HAL_RCC_ClockConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800105c:	f000 fc0c 	bl	8001878 <Error_Handler>
  }

  /** Enables the Clock Security System*/
  HAL_RCC_EnableCSS();
 8001060:	f003 f92a 	bl	80042b8 <HAL_RCC_EnableCSS>
}
 8001064:	bf00      	nop
 8001066:	3750      	adds	r7, #80	; 0x50
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40023800 	.word	0x40023800
 8001070:	40007000 	.word	0x40007000

08001074 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) */
  hadc1.Instance = ADC1;
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <MX_ADC1_Init+0x64>)
 800107a:	4a18      	ldr	r2, [pc, #96]	; (80010dc <MX_ADC1_Init+0x68>)
 800107c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800107e:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <MX_ADC1_Init+0x64>)
 8001080:	2200      	movs	r2, #0
 8001082:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001084:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <MX_ADC1_Init+0x64>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <MX_ADC1_Init+0x64>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001090:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <MX_ADC1_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001096:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <MX_ADC1_Init+0x64>)
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a4:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010a6:	4a0e      	ldr	r2, [pc, #56]	; (80010e0 <MX_ADC1_Init+0x6c>)
 80010a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010aa:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b6:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <MX_ADC1_Init+0x64>)
 80010c6:	f001 fbcd 	bl	8002864 <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 80010d0:	f000 fbd2 	bl	8001878 <Error_Handler>
  }
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000240 	.word	0x20000240
 80010dc:	40012000 	.word	0x40012000
 80010e0:	0f000001 	.word	0x0f000001

080010e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <MX_SPI1_Init+0x64>)
 80010ea:	4a18      	ldr	r2, [pc, #96]	; (800114c <MX_SPI1_Init+0x68>)
 80010ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010ee:	4b16      	ldr	r3, [pc, #88]	; (8001148 <MX_SPI1_Init+0x64>)
 80010f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_SPI1_Init+0x64>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_SPI1_Init+0x64>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_SPI1_Init+0x64>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_SPI1_Init+0x64>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <MX_SPI1_Init+0x64>)
 8001110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001114:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <MX_SPI1_Init+0x64>)
 8001118:	2218      	movs	r2, #24
 800111a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800111c:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <MX_SPI1_Init+0x64>)
 800111e:	2200      	movs	r2, #0
 8001120:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <MX_SPI1_Init+0x64>)
 8001124:	2200      	movs	r2, #0
 8001126:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <MX_SPI1_Init+0x64>)
 800112a:	2200      	movs	r2, #0
 800112c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800112e:	4b06      	ldr	r3, [pc, #24]	; (8001148 <MX_SPI1_Init+0x64>)
 8001130:	220a      	movs	r2, #10
 8001132:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	; (8001148 <MX_SPI1_Init+0x64>)
 8001136:	f003 fa1e 	bl	8004576 <HAL_SPI_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001140:	f000 fb9a 	bl	8001878 <Error_Handler>
  }
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200002e8 	.word	0x200002e8
 800114c:	40013000 	.word	0x40013000

08001150 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <MX_SPI2_Init+0x6c>)
 8001158:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <MX_SPI2_Init+0x68>)
 800115c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001160:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8001162:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001164:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001168:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800116a:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <MX_SPI2_Init+0x68>)
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001170:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001172:	2200      	movs	r2, #0
 8001174:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001178:	2200      	movs	r2, #0
 800117a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800117c:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <MX_SPI2_Init+0x68>)
 800117e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001182:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001184:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <MX_SPI2_Init+0x68>)
 800118c:	2200      	movs	r2, #0
 800118e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001190:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001192:	2200      	movs	r2, #0
 8001194:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001196:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <MX_SPI2_Init+0x68>)
 8001198:	2200      	movs	r2, #0
 800119a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <MX_SPI2_Init+0x68>)
 800119e:	220a      	movs	r2, #10
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011a2:	4805      	ldr	r0, [pc, #20]	; (80011b8 <MX_SPI2_Init+0x68>)
 80011a4:	f003 f9e7 	bl	8004576 <HAL_SPI_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80011ae:	f000 fb63 	bl	8001878 <Error_Handler>
  }
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000340 	.word	0x20000340
 80011bc:	40003800 	.word	0x40003800

080011c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011c6:	f107 0308 	add.w	r3, r7, #8
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d4:	463b      	mov	r3, r7
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80011dc:	4b1e      	ldr	r3, [pc, #120]	; (8001258 <MX_TIM1_Init+0x98>)
 80011de:	4a1f      	ldr	r2, [pc, #124]	; (800125c <MX_TIM1_Init+0x9c>)
 80011e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 49;
 80011e2:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <MX_TIM1_Init+0x98>)
 80011e4:	2231      	movs	r2, #49	; 0x31
 80011e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <MX_TIM1_Init+0x98>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	; (8001258 <MX_TIM1_Init+0x98>)
 80011f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80011f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <MX_TIM1_Init+0x98>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011fc:	4b16      	ldr	r3, [pc, #88]	; (8001258 <MX_TIM1_Init+0x98>)
 80011fe:	2200      	movs	r2, #0
 8001200:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001202:	4b15      	ldr	r3, [pc, #84]	; (8001258 <MX_TIM1_Init+0x98>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001208:	4813      	ldr	r0, [pc, #76]	; (8001258 <MX_TIM1_Init+0x98>)
 800120a:	f003 ff5d 	bl	80050c8 <HAL_TIM_Base_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM1_Init+0x58>
    Error_Handler();
 8001214:	f000 fb30 	bl	8001878 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800121e:	f107 0308 	add.w	r3, r7, #8
 8001222:	4619      	mov	r1, r3
 8001224:	480c      	ldr	r0, [pc, #48]	; (8001258 <MX_TIM1_Init+0x98>)
 8001226:	f004 fc97 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM1_Init+0x74>
    Error_Handler();
 8001230:	f000 fb22 	bl	8001878 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001234:	2300      	movs	r3, #0
 8001236:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800123c:	463b      	mov	r3, r7
 800123e:	4619      	mov	r1, r3
 8001240:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_TIM1_Init+0x98>)
 8001242:	f005 f889 	bl	8006358 <HAL_TIMEx_MasterConfigSynchronization>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM1_Init+0x90>
    Error_Handler();
 800124c:	f000 fb14 	bl	8001878 <Error_Handler>
}
 8001250:	bf00      	nop
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20000398 	.word	0x20000398
 800125c:	40010000 	.word	0x40010000

08001260 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08c      	sub	sp, #48	; 0x30
 8001264:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	2224      	movs	r2, #36	; 0x24
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f007 f837 	bl	80082e2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800127c:	4b21      	ldr	r3, [pc, #132]	; (8001304 <MX_TIM2_Init+0xa4>)
 800127e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001282:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001284:	4b1f      	ldr	r3, [pc, #124]	; (8001304 <MX_TIM2_Init+0xa4>)
 8001286:	2200      	movs	r2, #0
 8001288:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128a:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <MX_TIM2_Init+0xa4>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001290:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <MX_TIM2_Init+0xa4>)
 8001292:	f04f 32ff 	mov.w	r2, #4294967295
 8001296:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001298:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <MX_TIM2_Init+0xa4>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800129e:	4b19      	ldr	r3, [pc, #100]	; (8001304 <MX_TIM2_Init+0xa4>)
 80012a0:	2280      	movs	r2, #128	; 0x80
 80012a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012ac:	2301      	movs	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012bc:	2301      	movs	r3, #1
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	4619      	mov	r1, r3
 80012ce:	480d      	ldr	r0, [pc, #52]	; (8001304 <MX_TIM2_Init+0xa4>)
 80012d0:	f004 f944 	bl	800555c <HAL_TIM_Encoder_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_TIM2_Init+0x7e>
    Error_Handler();
 80012da:	f000 facd 	bl	8001878 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012e6:	1d3b      	adds	r3, r7, #4
 80012e8:	4619      	mov	r1, r3
 80012ea:	4806      	ldr	r0, [pc, #24]	; (8001304 <MX_TIM2_Init+0xa4>)
 80012ec:	f005 f834 	bl	8006358 <HAL_TIMEx_MasterConfigSynchronization>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM2_Init+0x9a>
    Error_Handler();
 80012f6:	f000 fabf 	bl	8001878 <Error_Handler>
}
 80012fa:	bf00      	nop
 80012fc:	3730      	adds	r7, #48	; 0x30
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200003e0 	.word	0x200003e0

08001308 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08e      	sub	sp, #56	; 0x38
 800130c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	f107 0320 	add.w	r3, r7, #32
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
 8001334:	615a      	str	r2, [r3, #20]
 8001336:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001338:	4b3d      	ldr	r3, [pc, #244]	; (8001430 <MX_TIM4_Init+0x128>)
 800133a:	4a3e      	ldr	r2, [pc, #248]	; (8001434 <MX_TIM4_Init+0x12c>)
 800133c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800133e:	4b3c      	ldr	r3, [pc, #240]	; (8001430 <MX_TIM4_Init+0x128>)
 8001340:	2200      	movs	r2, #0
 8001342:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b3a      	ldr	r3, [pc, #232]	; (8001430 <MX_TIM4_Init+0x128>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4095;
 800134a:	4b39      	ldr	r3, [pc, #228]	; (8001430 <MX_TIM4_Init+0x128>)
 800134c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001350:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001352:	4b37      	ldr	r3, [pc, #220]	; (8001430 <MX_TIM4_Init+0x128>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001358:	4b35      	ldr	r3, [pc, #212]	; (8001430 <MX_TIM4_Init+0x128>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800135e:	4834      	ldr	r0, [pc, #208]	; (8001430 <MX_TIM4_Init+0x128>)
 8001360:	f003 feb2 	bl	80050c8 <HAL_TIM_Base_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM4_Init+0x66>
    Error_Handler();
 800136a:	f000 fa85 	bl	8001878 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001372:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001374:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001378:	4619      	mov	r1, r3
 800137a:	482d      	ldr	r0, [pc, #180]	; (8001430 <MX_TIM4_Init+0x128>)
 800137c:	f004 fbec 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM4_Init+0x82>
    Error_Handler();
 8001386:	f000 fa77 	bl	8001878 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800138a:	4829      	ldr	r0, [pc, #164]	; (8001430 <MX_TIM4_Init+0x128>)
 800138c:	f003 ffc4 	bl	8005318 <HAL_TIM_PWM_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM4_Init+0x92>
    Error_Handler();
 8001396:	f000 fa6f 	bl	8001878 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800139a:	2300      	movs	r3, #0
 800139c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80013a2:	f107 0320 	add.w	r3, r7, #32
 80013a6:	4619      	mov	r1, r3
 80013a8:	4821      	ldr	r0, [pc, #132]	; (8001430 <MX_TIM4_Init+0x128>)
 80013aa:	f004 ffd5 	bl	8006358 <HAL_TIMEx_MasterConfigSynchronization>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM4_Init+0xb0>
    Error_Handler();
 80013b4:	f000 fa60 	bl	8001878 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013b8:	2360      	movs	r3, #96	; 0x60
 80013ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c0:	2300      	movs	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	2200      	movs	r2, #0
 80013cc:	4619      	mov	r1, r3
 80013ce:	4818      	ldr	r0, [pc, #96]	; (8001430 <MX_TIM4_Init+0x128>)
 80013d0:	f004 fb00 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM4_Init+0xd6>
    Error_Handler();
 80013da:	f000 fa4d 	bl	8001878 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013de:	1d3b      	adds	r3, r7, #4
 80013e0:	2204      	movs	r2, #4
 80013e2:	4619      	mov	r1, r3
 80013e4:	4812      	ldr	r0, [pc, #72]	; (8001430 <MX_TIM4_Init+0x128>)
 80013e6:	f004 faf5 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_TIM4_Init+0xec>
    Error_Handler();
 80013f0:	f000 fa42 	bl	8001878 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2208      	movs	r2, #8
 80013f8:	4619      	mov	r1, r3
 80013fa:	480d      	ldr	r0, [pc, #52]	; (8001430 <MX_TIM4_Init+0x128>)
 80013fc:	f004 faea 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM4_Init+0x102>
    Error_Handler();
 8001406:	f000 fa37 	bl	8001878 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	220c      	movs	r2, #12
 800140e:	4619      	mov	r1, r3
 8001410:	4807      	ldr	r0, [pc, #28]	; (8001430 <MX_TIM4_Init+0x128>)
 8001412:	f004 fadf 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM4_Init+0x118>
    Error_Handler();
 800141c:	f000 fa2c 	bl	8001878 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8001420:	4803      	ldr	r0, [pc, #12]	; (8001430 <MX_TIM4_Init+0x128>)
 8001422:	f000 fcbd 	bl	8001da0 <HAL_TIM_MspPostInit>
}
 8001426:	bf00      	nop
 8001428:	3738      	adds	r7, #56	; 0x38
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000428 	.word	0x20000428
 8001434:	40000800 	.word	0x40000800

08001438 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08c      	sub	sp, #48	; 0x30
 800143c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	2224      	movs	r2, #36	; 0x24
 8001444:	2100      	movs	r1, #0
 8001446:	4618      	mov	r0, r3
 8001448:	f006 ff4b 	bl	80082e2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
  htim5.Instance = TIM5;
 8001454:	4b20      	ldr	r3, [pc, #128]	; (80014d8 <MX_TIM5_Init+0xa0>)
 8001456:	4a21      	ldr	r2, [pc, #132]	; (80014dc <MX_TIM5_Init+0xa4>)
 8001458:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <MX_TIM5_Init+0xa0>)
 800145c:	2200      	movs	r2, #0
 800145e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <MX_TIM5_Init+0xa0>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001466:	4b1c      	ldr	r3, [pc, #112]	; (80014d8 <MX_TIM5_Init+0xa0>)
 8001468:	f04f 32ff 	mov.w	r2, #4294967295
 800146c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146e:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <MX_TIM5_Init+0xa0>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001474:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <MX_TIM5_Init+0xa0>)
 8001476:	2280      	movs	r2, #128	; 0x80
 8001478:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 800147a:	2302      	movs	r3, #2
 800147c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001482:	2301      	movs	r3, #1
 8001484:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001492:	2301      	movs	r3, #1
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001496:	2300      	movs	r3, #0
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800149e:	f107 030c 	add.w	r3, r7, #12
 80014a2:	4619      	mov	r1, r3
 80014a4:	480c      	ldr	r0, [pc, #48]	; (80014d8 <MX_TIM5_Init+0xa0>)
 80014a6:	f004 f859 	bl	800555c <HAL_TIM_Encoder_Init>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM5_Init+0x7c>
    Error_Handler();
 80014b0:	f000 f9e2 	bl	8001878 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b4:	2300      	movs	r3, #0
 80014b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	4619      	mov	r1, r3
 80014c0:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_TIM5_Init+0xa0>)
 80014c2:	f004 ff49 	bl	8006358 <HAL_TIMEx_MasterConfigSynchronization>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM5_Init+0x98>
    Error_Handler();
 80014cc:	f000 f9d4 	bl	8001878 <Error_Handler>
}
 80014d0:	bf00      	nop
 80014d2:	3730      	adds	r7, #48	; 0x30
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20000470 	.word	0x20000470
 80014dc:	40000c00 	.word	0x40000c00

080014e0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08c      	sub	sp, #48	; 0x30
 80014e4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e6:	f107 0320 	add.w	r3, r7, #32
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]
 8001502:	615a      	str	r2, [r3, #20]
 8001504:	619a      	str	r2, [r3, #24]
  htim9.Instance = TIM9;
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <MX_TIM9_Init+0xbc>)
 8001508:	4a25      	ldr	r2, [pc, #148]	; (80015a0 <MX_TIM9_Init+0xc0>)
 800150a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 99; // 50 000 000 --> 500 000
 800150c:	4b23      	ldr	r3, [pc, #140]	; (800159c <MX_TIM9_Init+0xbc>)
 800150e:	2263      	movs	r2, #99	; 0x63
 8001510:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001512:	4b22      	ldr	r3, [pc, #136]	; (800159c <MX_TIM9_Init+0xbc>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000;  // 500 000 --> 500
 8001518:	4b20      	ldr	r3, [pc, #128]	; (800159c <MX_TIM9_Init+0xbc>)
 800151a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800151e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001520:	4b1e      	ldr	r3, [pc, #120]	; (800159c <MX_TIM9_Init+0xbc>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001526:	4b1d      	ldr	r3, [pc, #116]	; (800159c <MX_TIM9_Init+0xbc>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800152c:	481b      	ldr	r0, [pc, #108]	; (800159c <MX_TIM9_Init+0xbc>)
 800152e:	f003 fdcb 	bl	80050c8 <HAL_TIM_Base_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM9_Init+0x5c>
    Error_Handler();
 8001538:	f000 f99e 	bl	8001878 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001540:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001542:	f107 0320 	add.w	r3, r7, #32
 8001546:	4619      	mov	r1, r3
 8001548:	4814      	ldr	r0, [pc, #80]	; (800159c <MX_TIM9_Init+0xbc>)
 800154a:	f004 fb05 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM9_Init+0x78>
    Error_Handler();
 8001554:	f000 f990 	bl	8001878 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001558:	4810      	ldr	r0, [pc, #64]	; (800159c <MX_TIM9_Init+0xbc>)
 800155a:	f003 fedd 	bl	8005318 <HAL_TIM_PWM_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM9_Init+0x88>
    Error_Handler();
 8001564:	f000 f988 	bl	8001878 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001568:	2360      	movs	r3, #96	; 0x60
 800156a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	2200      	movs	r2, #0
 800157c:	4619      	mov	r1, r3
 800157e:	4807      	ldr	r0, [pc, #28]	; (800159c <MX_TIM9_Init+0xbc>)
 8001580:	f004 fa28 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM9_Init+0xae>
    Error_Handler();
 800158a:	f000 f975 	bl	8001878 <Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 800158e:	4803      	ldr	r0, [pc, #12]	; (800159c <MX_TIM9_Init+0xbc>)
 8001590:	f000 fc06 	bl	8001da0 <HAL_TIM_MspPostInit>
}
 8001594:	bf00      	nop
 8001596:	3730      	adds	r7, #48	; 0x30
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	200004b8 	.word	0x200004b8
 80015a0:	40014000 	.word	0x40014000

080015a4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  htim13.Instance = TIM13;
 80015a8:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015aa:	4a0f      	ldr	r2, [pc, #60]	; (80015e8 <MX_TIM13_Init+0x44>)
 80015ac:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 80015ae:	4b0d      	ldr	r3, [pc, #52]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b4:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 50000;
 80015ba:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015bc:	f24c 3250 	movw	r2, #50000	; 0xc350
 80015c0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c2:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80015ce:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_TIM13_Init+0x40>)
 80015d0:	f003 fd7a 	bl	80050c8 <HAL_TIM_Base_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM13_Init+0x3a>
    Error_Handler();
 80015da:	f000 f94d 	bl	8001878 <Error_Handler>
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000500 	.word	0x20000500
 80015e8:	40001c00 	.word	0x40001c00

080015ec <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  htim14.Instance = TIM14;
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <MX_TIM14_Init+0x40>)
 80015f2:	4a0f      	ldr	r2, [pc, #60]	; (8001630 <MX_TIM14_Init+0x44>)
 80015f4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1;
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <MX_TIM14_Init+0x40>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fc:	4b0b      	ldr	r3, [pc, #44]	; (800162c <MX_TIM14_Init+0x40>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 50000;
 8001602:	4b0a      	ldr	r3, [pc, #40]	; (800162c <MX_TIM14_Init+0x40>)
 8001604:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001608:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <MX_TIM14_Init+0x40>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <MX_TIM14_Init+0x40>)
 8001612:	2200      	movs	r2, #0
 8001614:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <MX_TIM14_Init+0x40>)
 8001618:	f003 fd56 	bl	80050c8 <HAL_TIM_Base_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001622:	f000 f929 	bl	8001878 <Error_Handler>
  }
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000548 	.word	0x20000548
 8001630:	40002000 	.word	0x40002000

08001634 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 800163a:	4a12      	ldr	r2, [pc, #72]	; (8001684 <MX_USART1_UART_Init+0x50>)
 800163c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 8001640:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001644:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 800164e:	2200      	movs	r2, #0
 8001650:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 8001654:	2200      	movs	r2, #0
 8001656:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 800165a:	220c      	movs	r2, #12
 800165c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 8001666:	2200      	movs	r2, #0
 8001668:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_USART1_UART_Init+0x4c>)
 800166c:	f004 ff04 	bl	8006478 <HAL_UART_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001676:	f000 f8ff 	bl	8001878 <Error_Handler>
  }
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000590 	.word	0x20000590
 8001684:	40011000 	.word	0x40011000

08001688 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <MX_DMA_Init+0x3c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a0b      	ldr	r2, [pc, #44]	; (80016c4 <MX_DMA_Init+0x3c>)
 8001698:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <MX_DMA_Init+0x3c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2100      	movs	r1, #0
 80016ae:	2038      	movs	r0, #56	; 0x38
 80016b0:	f001 fdb3 	bl	800321a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016b4:	2038      	movs	r0, #56	; 0x38
 80016b6:	f001 fdcc 	bl	8003252 <HAL_NVIC_EnableIRQ>

}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40023800 	.word	0x40023800

080016c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b60      	ldr	r3, [pc, #384]	; (8001864 <MX_GPIO_Init+0x19c>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a5f      	ldr	r2, [pc, #380]	; (8001864 <MX_GPIO_Init+0x19c>)
 80016e8:	f043 0304 	orr.w	r3, r3, #4
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b5d      	ldr	r3, [pc, #372]	; (8001864 <MX_GPIO_Init+0x19c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b59      	ldr	r3, [pc, #356]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a58      	ldr	r2, [pc, #352]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b56      	ldr	r3, [pc, #344]	; (8001864 <MX_GPIO_Init+0x19c>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	4b52      	ldr	r3, [pc, #328]	; (8001864 <MX_GPIO_Init+0x19c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a51      	ldr	r2, [pc, #324]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b4f      	ldr	r3, [pc, #316]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
 8001736:	4b4b      	ldr	r3, [pc, #300]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a4a      	ldr	r2, [pc, #296]	; (8001864 <MX_GPIO_Init+0x19c>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b48      	ldr	r3, [pc, #288]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	603b      	str	r3, [r7, #0]
 8001752:	4b44      	ldr	r3, [pc, #272]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a43      	ldr	r2, [pc, #268]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001758:	f043 0308 	orr.w	r3, r3, #8
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b41      	ldr	r3, [pc, #260]	; (8001864 <MX_GPIO_Init+0x19c>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0308 	and.w	r3, r3, #8
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED10_Pin|RF_EMITTER_Pin|D_C_Pin|DIAGONAL_EMITTER_Pin
 800176a:	2200      	movs	r2, #0
 800176c:	f641 51e7 	movw	r1, #7655	; 0x1de7
 8001770:	483d      	ldr	r0, [pc, #244]	; (8001868 <MX_GPIO_Init+0x1a0>)
 8001772:	f002 fa0f 	bl	8003b94 <HAL_GPIO_WritePin>
                          |CE_Pin|LF_EMITTER_Pin|CS_Pin|LED3_Pin
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED11_Pin|LED9_Pin|LED8_Pin, GPIO_PIN_RESET);
 8001776:	2200      	movs	r2, #0
 8001778:	f641 0110 	movw	r1, #6160	; 0x1810
 800177c:	483b      	ldr	r0, [pc, #236]	; (800186c <MX_GPIO_Init+0x1a4>)
 800177e:	f002 fa09 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED7_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8001788:	4839      	ldr	r0, [pc, #228]	; (8001870 <MX_GPIO_Init+0x1a8>)
 800178a:	f002 fa03 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	2104      	movs	r1, #4
 8001792:	4838      	ldr	r0, [pc, #224]	; (8001874 <MX_GPIO_Init+0x1ac>)
 8001794:	f002 f9fe 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TB1_Pin */
  GPIO_InitStruct.Pin = TB1_Pin;
 8001798:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800179c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TB1_GPIO_Port, &GPIO_InitStruct);
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4619      	mov	r1, r3
 80017ac:	482e      	ldr	r0, [pc, #184]	; (8001868 <MX_GPIO_Init+0x1a0>)
 80017ae:	f002 f855 	bl	800385c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED10_Pin RF_EMITTER_Pin D_C_Pin DIAGONAL_EMITTER_Pin
                           CE_Pin LF_EMITTER_Pin CS_Pin LED3_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = LED10_Pin|RF_EMITTER_Pin|D_C_Pin|DIAGONAL_EMITTER_Pin
 80017b2:	f641 53e7 	movw	r3, #7655	; 0x1de7
 80017b6:	617b      	str	r3, [r7, #20]
                          |CE_Pin|LF_EMITTER_Pin|CS_Pin|LED3_Pin
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b8:	2301      	movs	r3, #1
 80017ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c0:	2300      	movs	r3, #0
 80017c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	4827      	ldr	r0, [pc, #156]	; (8001868 <MX_GPIO_Init+0x1a0>)
 80017cc:	f002 f846 	bl	800385c <HAL_GPIO_Init>

  /*Configure GPIO pin : DRDY_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin;
 80017d0:	2308      	movs	r3, #8
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	4823      	ldr	r0, [pc, #140]	; (8001870 <MX_GPIO_Init+0x1a8>)
 80017e4:	f002 f83a 	bl	800385c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 INT_Pin MISO_Pin BOOT0_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|INT_Pin|MISO_Pin|BOOT0_Pin;
 80017e8:	f244 4324 	movw	r3, #17444	; 0x4424
 80017ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	481b      	ldr	r0, [pc, #108]	; (800186c <MX_GPIO_Init+0x1a4>)
 80017fe:	f002 f82d 	bl	800385c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED11_Pin LED9_Pin LED8_Pin */
  GPIO_InitStruct.Pin = LED11_Pin|LED9_Pin|LED8_Pin;
 8001802:	f641 0310 	movw	r3, #6160	; 0x1810
 8001806:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	4619      	mov	r1, r3
 800181a:	4814      	ldr	r0, [pc, #80]	; (800186c <MX_GPIO_Init+0x1a4>)
 800181c:	f002 f81e 	bl	800385c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED7_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED7_Pin|LED1_Pin|LED2_Pin;
 8001820:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001826:	2301      	movs	r3, #1
 8001828:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182e:	2300      	movs	r3, #0
 8001830:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	480d      	ldr	r0, [pc, #52]	; (8001870 <MX_GPIO_Init+0x1a8>)
 800183a:	f002 f80f 	bl	800385c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED6_Pin */
  GPIO_InitStruct.Pin = LED6_Pin;
 800183e:	2304      	movs	r3, #4
 8001840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001842:	2301      	movs	r3, #1
 8001844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184a:	2300      	movs	r3, #0
 800184c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	4807      	ldr	r0, [pc, #28]	; (8001874 <MX_GPIO_Init+0x1ac>)
 8001856:	f002 f801 	bl	800385c <HAL_GPIO_Init>
}
 800185a:	bf00      	nop
 800185c:	3728      	adds	r7, #40	; 0x28
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800
 8001868:	40020800 	.word	0x40020800
 800186c:	40020400 	.word	0x40020400
 8001870:	40020000 	.word	0x40020000
 8001874:	40020c00 	.word	0x40020c00

08001878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800187c:	b672      	cpsid	i
}
 800187e:	bf00      	nop
  __disable_irq();
  while (1);
 8001880:	e7fe      	b.n	8001880 <Error_Handler+0x8>
	...

08001884 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <HAL_MspInit+0x4c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <HAL_MspInit+0x4c>)
 8001894:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001898:	6453      	str	r3, [r2, #68]	; 0x44
 800189a:	4b0d      	ldr	r3, [pc, #52]	; (80018d0 <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	603b      	str	r3, [r7, #0]
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <HAL_MspInit+0x4c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <HAL_MspInit+0x4c>)
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b4:	6413      	str	r3, [r2, #64]	; 0x40
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <HAL_MspInit+0x4c>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	40023800 	.word	0x40023800

080018d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	; 0x30
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 031c 	add.w	r3, r7, #28
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a49      	ldr	r2, [pc, #292]	; (8001a18 <HAL_ADC_MspInit+0x144>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	f040 808b 	bne.w	8001a0e <HAL_ADC_MspInit+0x13a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018f8:	2300      	movs	r3, #0
 80018fa:	61bb      	str	r3, [r7, #24]
 80018fc:	4b47      	ldr	r3, [pc, #284]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 80018fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001900:	4a46      	ldr	r2, [pc, #280]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 8001902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001906:	6453      	str	r3, [r2, #68]	; 0x44
 8001908:	4b44      	ldr	r3, [pc, #272]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 800190a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001910:	61bb      	str	r3, [r7, #24]
 8001912:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
 8001918:	4b40      	ldr	r3, [pc, #256]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 800191a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191c:	4a3f      	ldr	r2, [pc, #252]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 800191e:	f043 0304 	orr.w	r3, r3, #4
 8001922:	6313      	str	r3, [r2, #48]	; 0x30
 8001924:	4b3d      	ldr	r3, [pc, #244]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 8001926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001930:	2300      	movs	r3, #0
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	4b39      	ldr	r3, [pc, #228]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	4a38      	ldr	r2, [pc, #224]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6313      	str	r3, [r2, #48]	; 0x30
 8001940:	4b36      	ldr	r3, [pc, #216]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	f003 0301 	and.w	r3, r3, #1
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	4b32      	ldr	r3, [pc, #200]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001954:	4a31      	ldr	r2, [pc, #196]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 8001956:	f043 0302 	orr.w	r3, r3, #2
 800195a:	6313      	str	r3, [r2, #48]	; 0x30
 800195c:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <HAL_ADC_MspInit+0x148>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = VOL_METER_Pin|R_RECEIVER_Pin;
 8001968:	2318      	movs	r3, #24
 800196a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800196c:	2303      	movs	r3, #3
 800196e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	4619      	mov	r1, r3
 800197a:	4829      	ldr	r0, [pc, #164]	; (8001a20 <HAL_ADC_MspInit+0x14c>)
 800197c:	f001 ff6e 	bl	800385c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RF_RECEIVER_Pin;
 8001980:	2310      	movs	r3, #16
 8001982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001984:	2303      	movs	r3, #3
 8001986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RF_RECEIVER_GPIO_Port, &GPIO_InitStruct);
 800198c:	f107 031c 	add.w	r3, r7, #28
 8001990:	4619      	mov	r1, r3
 8001992:	4824      	ldr	r0, [pc, #144]	; (8001a24 <HAL_ADC_MspInit+0x150>)
 8001994:	f001 ff62 	bl	800385c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = L_RECEIVER_Pin|LF_RECEIVER_Pin;
 8001998:	2303      	movs	r3, #3
 800199a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199c:	2303      	movs	r3, #3
 800199e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	4619      	mov	r1, r3
 80019aa:	481f      	ldr	r0, [pc, #124]	; (8001a28 <HAL_ADC_MspInit+0x154>)
 80019ac:	f001 ff56 	bl	800385c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019b2:	4a1f      	ldr	r2, [pc, #124]	; (8001a30 <HAL_ADC_MspInit+0x15c>)
 80019b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80019b6:	4b1d      	ldr	r3, [pc, #116]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019bc:	4b1b      	ldr	r3, [pc, #108]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c2:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019c8:	4b18      	ldr	r3, [pc, #96]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019d0:	4b16      	ldr	r3, [pc, #88]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019d8:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019de:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019e6:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ec:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019f2:	480e      	ldr	r0, [pc, #56]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 80019f4:	f001 fc48 	bl	8003288 <HAL_DMA_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 80019fe:	f7ff ff3b 	bl	8001878 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 8001a06:	639a      	str	r2, [r3, #56]	; 0x38
 8001a08:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <HAL_ADC_MspInit+0x158>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a0e:	bf00      	nop
 8001a10:	3730      	adds	r7, #48	; 0x30
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40012000 	.word	0x40012000
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40020800 	.word	0x40020800
 8001a24:	40020000 	.word	0x40020000
 8001a28:	40020400 	.word	0x40020400
 8001a2c:	20000288 	.word	0x20000288
 8001a30:	40026410 	.word	0x40026410

08001a34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08c      	sub	sp, #48	; 0x30
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 031c 	add.w	r3, r7, #28
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a32      	ldr	r2, [pc, #200]	; (8001b1c <HAL_SPI_MspInit+0xe8>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d12c      	bne.n	8001ab0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
 8001a5a:	4b31      	ldr	r3, [pc, #196]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	4a30      	ldr	r2, [pc, #192]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001a60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a64:	6453      	str	r3, [r2, #68]	; 0x44
 8001a66:	4b2e      	ldr	r3, [pc, #184]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a6e:	61bb      	str	r3, [r7, #24]
 8001a70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	4b2a      	ldr	r3, [pc, #168]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a29      	ldr	r2, [pc, #164]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b27      	ldr	r3, [pc, #156]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|SDO_Pin|SDI_Pin;
 8001a8e:	23e0      	movs	r3, #224	; 0xe0
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a9e:	2305      	movs	r3, #5
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 031c 	add.w	r3, r7, #28
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	481e      	ldr	r0, [pc, #120]	; (8001b24 <HAL_SPI_MspInit+0xf0>)
 8001aaa:	f001 fed7 	bl	800385c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001aae:	e031      	b.n	8001b14 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a1c      	ldr	r2, [pc, #112]	; (8001b28 <HAL_SPI_MspInit+0xf4>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d12c      	bne.n	8001b14 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	4a17      	ldr	r2, [pc, #92]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001ac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aca:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a10      	ldr	r2, [pc, #64]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <HAL_SPI_MspInit+0xec>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CLK_Pin|DATA_IN_Pin;
 8001af2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b04:	2305      	movs	r3, #5
 8001b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b08:	f107 031c 	add.w	r3, r7, #28
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4807      	ldr	r0, [pc, #28]	; (8001b2c <HAL_SPI_MspInit+0xf8>)
 8001b10:	f001 fea4 	bl	800385c <HAL_GPIO_Init>
}
 8001b14:	bf00      	nop
 8001b16:	3730      	adds	r7, #48	; 0x30
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40013000 	.word	0x40013000
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40020000 	.word	0x40020000
 8001b28:	40003800 	.word	0x40003800
 8001b2c:	40020400 	.word	0x40020400

08001b30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b088      	sub	sp, #32
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a44      	ldr	r2, [pc, #272]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d10e      	bne.n	8001b60 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	4b43      	ldr	r3, [pc, #268]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4a:	4a42      	ldr	r2, [pc, #264]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6453      	str	r3, [r2, #68]	; 0x44
 8001b52:	4b40      	ldr	r3, [pc, #256]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	61fb      	str	r3, [r7, #28]
 8001b5c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001b5e:	e072      	b.n	8001c46 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM4)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a3c      	ldr	r2, [pc, #240]	; (8001c58 <HAL_TIM_Base_MspInit+0x128>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d10e      	bne.n	8001b88 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
 8001b6e:	4b39      	ldr	r3, [pc, #228]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	4a38      	ldr	r2, [pc, #224]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7a:	4b36      	ldr	r3, [pc, #216]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	61bb      	str	r3, [r7, #24]
 8001b84:	69bb      	ldr	r3, [r7, #24]
}
 8001b86:	e05e      	b.n	8001c46 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM6)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a33      	ldr	r2, [pc, #204]	; (8001c5c <HAL_TIM_Base_MspInit+0x12c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10e      	bne.n	8001bb0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	617b      	str	r3, [r7, #20]
 8001b96:	4b2f      	ldr	r3, [pc, #188]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	4a2e      	ldr	r2, [pc, #184]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b9c:	f043 0310 	orr.w	r3, r3, #16
 8001ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba2:	4b2c      	ldr	r3, [pc, #176]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	617b      	str	r3, [r7, #20]
 8001bac:	697b      	ldr	r3, [r7, #20]
}
 8001bae:	e04a      	b.n	8001c46 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM9)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a2a      	ldr	r2, [pc, #168]	; (8001c60 <HAL_TIM_Base_MspInit+0x130>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d10e      	bne.n	8001bd8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc2:	4a24      	ldr	r2, [pc, #144]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bca:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	693b      	ldr	r3, [r7, #16]
}
 8001bd6:	e036      	b.n	8001c46 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM13)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a21      	ldr	r2, [pc, #132]	; (8001c64 <HAL_TIM_Base_MspInit+0x134>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d116      	bne.n	8001c10 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b1b      	ldr	r3, [pc, #108]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	4a1a      	ldr	r2, [pc, #104]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2100      	movs	r1, #0
 8001c02:	202c      	movs	r0, #44	; 0x2c
 8001c04:	f001 fb09 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001c08:	202c      	movs	r0, #44	; 0x2c
 8001c0a:	f001 fb22 	bl	8003252 <HAL_NVIC_EnableIRQ>
}
 8001c0e:	e01a      	b.n	8001c46 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM14)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a14      	ldr	r2, [pc, #80]	; (8001c68 <HAL_TIM_Base_MspInit+0x138>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d115      	bne.n	8001c46 <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	4b0d      	ldr	r3, [pc, #52]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	4a0c      	ldr	r2, [pc, #48]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c28:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2100      	movs	r1, #0
 8001c3a:	202d      	movs	r0, #45	; 0x2d
 8001c3c:	f001 faed 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001c40:	202d      	movs	r0, #45	; 0x2d
 8001c42:	f001 fb06 	bl	8003252 <HAL_NVIC_EnableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40010000 	.word	0x40010000
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40000800 	.word	0x40000800
 8001c5c:	40001000 	.word	0x40001000
 8001c60:	40014000 	.word	0x40014000
 8001c64:	40001c00 	.word	0x40001c00
 8001c68:	40002000 	.word	0x40002000

08001c6c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	; 0x30
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c8c:	d14b      	bne.n	8001d26 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	4b3f      	ldr	r3, [pc, #252]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	4a3e      	ldr	r2, [pc, #248]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9e:	4b3c      	ldr	r3, [pc, #240]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	61bb      	str	r3, [r7, #24]
 8001ca8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	4b38      	ldr	r3, [pc, #224]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a37      	ldr	r2, [pc, #220]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b35      	ldr	r3, [pc, #212]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b31      	ldr	r3, [pc, #196]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a30      	ldr	r2, [pc, #192]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b2e      	ldr	r3, [pc, #184]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4825      	ldr	r0, [pc, #148]	; (8001d94 <HAL_TIM_Encoder_MspInit+0x128>)
 8001d00:	f001 fdac 	bl	800385c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d04:	2308      	movs	r3, #8
 8001d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d14:	2301      	movs	r3, #1
 8001d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d18:	f107 031c 	add.w	r3, r7, #28
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	481e      	ldr	r0, [pc, #120]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001d20:	f001 fd9c 	bl	800385c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001d24:	e030      	b.n	8001d88 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM5)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a1c      	ldr	r2, [pc, #112]	; (8001d9c <HAL_TIM_Encoder_MspInit+0x130>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d12b      	bne.n	8001d88 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d38:	4a15      	ldr	r2, [pc, #84]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d40:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	4b0f      	ldr	r3, [pc, #60]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d54:	4a0e      	ldr	r2, [pc, #56]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7c:	f107 031c 	add.w	r3, r7, #28
 8001d80:	4619      	mov	r1, r3
 8001d82:	4804      	ldr	r0, [pc, #16]	; (8001d94 <HAL_TIM_Encoder_MspInit+0x128>)
 8001d84:	f001 fd6a 	bl	800385c <HAL_GPIO_Init>
}
 8001d88:	bf00      	nop
 8001d8a:	3730      	adds	r7, #48	; 0x30
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020000 	.word	0x40020000
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	40000c00 	.word	0x40000c00

08001da0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08a      	sub	sp, #40	; 0x28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a24      	ldr	r2, [pc, #144]	; (8001e50 <HAL_TIM_MspPostInit+0xb0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d11f      	bne.n	8001e02 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	4b23      	ldr	r3, [pc, #140]	; (8001e54 <HAL_TIM_MspPostInit+0xb4>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a22      	ldr	r2, [pc, #136]	; (8001e54 <HAL_TIM_MspPostInit+0xb4>)
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b20      	ldr	r3, [pc, #128]	; (8001e54 <HAL_TIM_MspPostInit+0xb4>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LPWMA_Pin|LPWMB_Pin|RPWMA_Pin|RPWMB_Pin;
 8001dde:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001df0:	2302      	movs	r3, #2
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df4:	f107 0314 	add.w	r3, r7, #20
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4817      	ldr	r0, [pc, #92]	; (8001e58 <HAL_TIM_MspPostInit+0xb8>)
 8001dfc:	f001 fd2e 	bl	800385c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001e00:	e022      	b.n	8001e48 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a15      	ldr	r2, [pc, #84]	; (8001e5c <HAL_TIM_MspPostInit+0xbc>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d11d      	bne.n	8001e48 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
 8001e10:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <HAL_TIM_MspPostInit+0xb4>)
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	4a0f      	ldr	r2, [pc, #60]	; (8001e54 <HAL_TIM_MspPostInit+0xb4>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1c:	4b0d      	ldr	r3, [pc, #52]	; (8001e54 <HAL_TIM_MspPostInit+0xb4>)
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e28:	2304      	movs	r3, #4
 8001e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e34:	2300      	movs	r3, #0
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4807      	ldr	r0, [pc, #28]	; (8001e60 <HAL_TIM_MspPostInit+0xc0>)
 8001e44:	f001 fd0a 	bl	800385c <HAL_GPIO_Init>
}
 8001e48:	bf00      	nop
 8001e4a:	3728      	adds	r7, #40	; 0x28
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40000800 	.word	0x40000800
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020400 	.word	0x40020400
 8001e5c:	40014000 	.word	0x40014000
 8001e60:	40020000 	.word	0x40020000

08001e64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08a      	sub	sp, #40	; 0x28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a19      	ldr	r2, [pc, #100]	; (8001ee8 <HAL_UART_MspInit+0x84>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d12c      	bne.n	8001ee0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	4b18      	ldr	r3, [pc, #96]	; (8001eec <HAL_UART_MspInit+0x88>)
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8e:	4a17      	ldr	r2, [pc, #92]	; (8001eec <HAL_UART_MspInit+0x88>)
 8001e90:	f043 0310 	orr.w	r3, r3, #16
 8001e94:	6453      	str	r3, [r2, #68]	; 0x44
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <HAL_UART_MspInit+0x88>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b11      	ldr	r3, [pc, #68]	; (8001eec <HAL_UART_MspInit+0x88>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a10      	ldr	r2, [pc, #64]	; (8001eec <HAL_UART_MspInit+0x88>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <HAL_UART_MspInit+0x88>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8001ebe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ed0:	2307      	movs	r3, #7
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed4:	f107 0314 	add.w	r3, r7, #20
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4805      	ldr	r0, [pc, #20]	; (8001ef0 <HAL_UART_MspInit+0x8c>)
 8001edc:	f001 fcbe 	bl	800385c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ee0:	bf00      	nop
 8001ee2:	3728      	adds	r7, #40	; 0x28
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40011000 	.word	0x40011000
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40020000 	.word	0x40020000

08001ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001ef8:	f002 fb22 	bl	8004540 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001efc:	e7fe      	b.n	8001efc <NMI_Handler+0x8>

08001efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f02:	e7fe      	b.n	8001f02 <HardFault_Handler+0x4>

08001f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <MemManage_Handler+0x4>

08001f0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0e:	e7fe      	b.n	8001f0e <BusFault_Handler+0x4>

08001f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f14:	e7fe      	b.n	8001f14 <UsageFault_Handler+0x4>

08001f16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f16:	b480      	push	{r7}
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f44:	f000 fc4a 	bl	80027dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001f52:	f003 fc37 	bl	80057c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000500 	.word	0x20000500

08001f60 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001f66:	f003 fc2d 	bl	80057c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000548 	.word	0x20000548

08001f74 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <DMA2_Stream0_IRQHandler+0x10>)
 8001f7a:	f001 fa33 	bl	80033e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000288 	.word	0x20000288

08001f88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  return 1;
 8001f8c:	2301      	movs	r3, #1
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <_kill>:

int _kill(int pid, int sig)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fa2:	f006 fa45 	bl	8008430 <__errno>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2216      	movs	r2, #22
 8001faa:	601a      	str	r2, [r3, #0]
  return -1;
 8001fac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <_exit>:

void _exit (int status)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff ffe7 	bl	8001f98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fca:	e7fe      	b.n	8001fca <_exit+0x12>

08001fcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	e00a      	b.n	8001ff4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fde:	f3af 8000 	nop.w
 8001fe2:	4601      	mov	r1, r0
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	1c5a      	adds	r2, r3, #1
 8001fe8:	60ba      	str	r2, [r7, #8]
 8001fea:	b2ca      	uxtb	r2, r1
 8001fec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	dbf0      	blt.n	8001fde <_read+0x12>
  }

  return len;
 8001ffc:	687b      	ldr	r3, [r7, #4]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b086      	sub	sp, #24
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	e009      	b.n	800202c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	60ba      	str	r2, [r7, #8]
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	3301      	adds	r3, #1
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	697a      	ldr	r2, [r7, #20]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	429a      	cmp	r2, r3
 8002032:	dbf1      	blt.n	8002018 <_write+0x12>
  }
  return len;
 8002034:	687b      	ldr	r3, [r7, #4]
}
 8002036:	4618      	mov	r0, r3
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <_close>:

int _close(int file)
{
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002066:	605a      	str	r2, [r3, #4]
  return 0;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <_isatty>:

int _isatty(int file)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800207e:	2301      	movs	r3, #1
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b0:	4a14      	ldr	r2, [pc, #80]	; (8002104 <_sbrk+0x5c>)
 80020b2:	4b15      	ldr	r3, [pc, #84]	; (8002108 <_sbrk+0x60>)
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020bc:	4b13      	ldr	r3, [pc, #76]	; (800210c <_sbrk+0x64>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d102      	bne.n	80020ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <_sbrk+0x64>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	; (8002110 <_sbrk+0x68>)
 80020c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <_sbrk+0x64>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d207      	bcs.n	80020e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020d8:	f006 f9aa 	bl	8008430 <__errno>
 80020dc:	4603      	mov	r3, r0
 80020de:	220c      	movs	r2, #12
 80020e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
 80020e6:	e009      	b.n	80020fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <_sbrk+0x64>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ee:	4b07      	ldr	r3, [pc, #28]	; (800210c <_sbrk+0x64>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4413      	add	r3, r2
 80020f6:	4a05      	ldr	r2, [pc, #20]	; (800210c <_sbrk+0x64>)
 80020f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020fa:	68fb      	ldr	r3, [r7, #12]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20020000 	.word	0x20020000
 8002108:	00000400 	.word	0x00000400
 800210c:	200005d4 	.word	0x200005d4
 8002110:	20000970 	.word	0x20000970

08002114 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <SystemInit+0x20>)
 800211a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800211e:	4a05      	ldr	r2, [pc, #20]	; (8002134 <SystemInit+0x20>)
 8002120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002124:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002138:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002170 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800213c:	480d      	ldr	r0, [pc, #52]	; (8002174 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800213e:	490e      	ldr	r1, [pc, #56]	; (8002178 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002140:	4a0e      	ldr	r2, [pc, #56]	; (800217c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002144:	e002      	b.n	800214c <LoopCopyDataInit>

08002146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800214a:	3304      	adds	r3, #4

0800214c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800214c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800214e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002150:	d3f9      	bcc.n	8002146 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002152:	4a0b      	ldr	r2, [pc, #44]	; (8002180 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002154:	4c0b      	ldr	r4, [pc, #44]	; (8002184 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002158:	e001      	b.n	800215e <LoopFillZerobss>

0800215a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800215a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800215c:	3204      	adds	r2, #4

0800215e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800215e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002160:	d3fb      	bcc.n	800215a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002162:	f7ff ffd7 	bl	8002114 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002166:	f006 f969 	bl	800843c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800216a:	f7fe feeb 	bl	8000f44 <main>
  bx  lr    
 800216e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002170:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002174:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002178:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 800217c:	0800d724 	.word	0x0800d724
  ldr r2, =_sbss
 8002180:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8002184:	20000970 	.word	0x20000970

08002188 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002188:	e7fe      	b.n	8002188 <ADC_IRQHandler>

0800218a <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 800218a:	b580      	push	{r7, lr}
 800218c:	af00      	add	r7, sp, #0
//
//    // Reset the OLED
//    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
//    HAL_Delay(10);
//    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
    HAL_Delay(10);
 800218e:	200a      	movs	r0, #10
 8002190:	f000 fb44 	bl	800281c <HAL_Delay>
}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}

08002198 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80021a2:	2200      	movs	r2, #0
 80021a4:	2140      	movs	r1, #64	; 0x40
 80021a6:	480c      	ldr	r0, [pc, #48]	; (80021d8 <ssd1306_WriteCommand+0x40>)
 80021a8:	f001 fcf4 	bl	8003b94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 80021ac:	2200      	movs	r2, #0
 80021ae:	2104      	movs	r1, #4
 80021b0:	4809      	ldr	r0, [pc, #36]	; (80021d8 <ssd1306_WriteCommand+0x40>)
 80021b2:	f001 fcef 	bl	8003b94 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80021b6:	1df9      	adds	r1, r7, #7
 80021b8:	f04f 33ff 	mov.w	r3, #4294967295
 80021bc:	2201      	movs	r2, #1
 80021be:	4807      	ldr	r0, [pc, #28]	; (80021dc <ssd1306_WriteCommand+0x44>)
 80021c0:	f002 fa62 	bl	8004688 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80021c4:	2201      	movs	r2, #1
 80021c6:	2140      	movs	r1, #64	; 0x40
 80021c8:	4803      	ldr	r0, [pc, #12]	; (80021d8 <ssd1306_WriteCommand+0x40>)
 80021ca:	f001 fce3 	bl	8003b94 <HAL_GPIO_WritePin>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40020800 	.word	0x40020800
 80021dc:	20000340 	.word	0x20000340

080021e0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80021ea:	2200      	movs	r2, #0
 80021ec:	2140      	movs	r1, #64	; 0x40
 80021ee:	480c      	ldr	r0, [pc, #48]	; (8002220 <ssd1306_WriteData+0x40>)
 80021f0:	f001 fcd0 	bl	8003b94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80021f4:	2201      	movs	r2, #1
 80021f6:	2104      	movs	r1, #4
 80021f8:	4809      	ldr	r0, [pc, #36]	; (8002220 <ssd1306_WriteData+0x40>)
 80021fa:	f001 fccb 	bl	8003b94 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	b29a      	uxth	r2, r3
 8002202:	f04f 33ff 	mov.w	r3, #4294967295
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	4806      	ldr	r0, [pc, #24]	; (8002224 <ssd1306_WriteData+0x44>)
 800220a:	f002 fa3d 	bl	8004688 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800220e:	2201      	movs	r2, #1
 8002210:	2140      	movs	r1, #64	; 0x40
 8002212:	4803      	ldr	r0, [pc, #12]	; (8002220 <ssd1306_WriteData+0x40>)
 8002214:	f001 fcbe 	bl	8003b94 <HAL_GPIO_WritePin>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40020800 	.word	0x40020800
 8002224:	20000340 	.word	0x20000340

08002228 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800222c:	f7ff ffad 	bl	800218a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002230:	2064      	movs	r0, #100	; 0x64
 8002232:	f000 faf3 	bl	800281c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002236:	2000      	movs	r0, #0
 8002238:	f000 fa60 	bl	80026fc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800223c:	2020      	movs	r0, #32
 800223e:	f7ff ffab 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002242:	2000      	movs	r0, #0
 8002244:	f7ff ffa8 	bl	8002198 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002248:	20b0      	movs	r0, #176	; 0xb0
 800224a:	f7ff ffa5 	bl	8002198 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800224e:	20c8      	movs	r0, #200	; 0xc8
 8002250:	f7ff ffa2 	bl	8002198 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002254:	2000      	movs	r0, #0
 8002256:	f7ff ff9f 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800225a:	2010      	movs	r0, #16
 800225c:	f7ff ff9c 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002260:	2040      	movs	r0, #64	; 0x40
 8002262:	f7ff ff99 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002266:	20ff      	movs	r0, #255	; 0xff
 8002268:	f000 fa35 	bl	80026d6 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800226c:	20a1      	movs	r0, #161	; 0xa1
 800226e:	f7ff ff93 	bl	8002198 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002272:	20a6      	movs	r0, #166	; 0xa6
 8002274:	f7ff ff90 	bl	8002198 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002278:	20a8      	movs	r0, #168	; 0xa8
 800227a:	f7ff ff8d 	bl	8002198 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 800227e:	201f      	movs	r0, #31
 8002280:	f7ff ff8a 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002284:	20a4      	movs	r0, #164	; 0xa4
 8002286:	f7ff ff87 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800228a:	20d3      	movs	r0, #211	; 0xd3
 800228c:	f7ff ff84 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002290:	2000      	movs	r0, #0
 8002292:	f7ff ff81 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002296:	20d5      	movs	r0, #213	; 0xd5
 8002298:	f7ff ff7e 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800229c:	20f0      	movs	r0, #240	; 0xf0
 800229e:	f7ff ff7b 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80022a2:	20d9      	movs	r0, #217	; 0xd9
 80022a4:	f7ff ff78 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80022a8:	2022      	movs	r0, #34	; 0x22
 80022aa:	f7ff ff75 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80022ae:	20da      	movs	r0, #218	; 0xda
 80022b0:	f7ff ff72 	bl	8002198 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80022b4:	2002      	movs	r0, #2
 80022b6:	f7ff ff6f 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80022ba:	20db      	movs	r0, #219	; 0xdb
 80022bc:	f7ff ff6c 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80022c0:	2020      	movs	r0, #32
 80022c2:	f7ff ff69 	bl	8002198 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80022c6:	208d      	movs	r0, #141	; 0x8d
 80022c8:	f7ff ff66 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80022cc:	2014      	movs	r0, #20
 80022ce:	f7ff ff63 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80022d2:	2001      	movs	r0, #1
 80022d4:	f000 fa12 	bl	80026fc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80022d8:	2000      	movs	r0, #0
 80022da:	f000 f80f 	bl	80022fc <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80022de:	f000 f831 	bl	8002344 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80022e2:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <ssd1306_Init+0xd0>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80022e8:	4b03      	ldr	r3, [pc, #12]	; (80022f8 <ssd1306_Init+0xd0>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80022ee:	4b02      	ldr	r3, [pc, #8]	; (80022f8 <ssd1306_Init+0xd0>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	711a      	strb	r2, [r3, #4]
}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	200007d8 	.word	0x200007d8

080022fc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	e00d      	b.n	8002328 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <ssd1306_Fill+0x1a>
 8002312:	2100      	movs	r1, #0
 8002314:	e000      	b.n	8002318 <ssd1306_Fill+0x1c>
 8002316:	21ff      	movs	r1, #255	; 0xff
 8002318:	4a09      	ldr	r2, [pc, #36]	; (8002340 <ssd1306_Fill+0x44>)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4413      	add	r3, r2
 800231e:	460a      	mov	r2, r1
 8002320:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3301      	adds	r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800232e:	d3ed      	bcc.n	800230c <ssd1306_Fill+0x10>
    }
}
 8002330:	bf00      	nop
 8002332:	bf00      	nop
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	200005d8 	.word	0x200005d8

08002344 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800234a:	2300      	movs	r3, #0
 800234c:	71fb      	strb	r3, [r7, #7]
 800234e:	e016      	b.n	800237e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	3b50      	subs	r3, #80	; 0x50
 8002354:	b2db      	uxtb	r3, r3
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff ff1e 	bl	8002198 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800235c:	2000      	movs	r0, #0
 800235e:	f7ff ff1b 	bl	8002198 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002362:	2010      	movs	r0, #16
 8002364:	f7ff ff18 	bl	8002198 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	01db      	lsls	r3, r3, #7
 800236c:	4a08      	ldr	r2, [pc, #32]	; (8002390 <ssd1306_UpdateScreen+0x4c>)
 800236e:	4413      	add	r3, r2
 8002370:	2180      	movs	r1, #128	; 0x80
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ff34 	bl	80021e0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	3301      	adds	r3, #1
 800237c:	71fb      	strb	r3, [r7, #7]
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	2b03      	cmp	r3, #3
 8002382:	d9e5      	bls.n	8002350 <ssd1306_UpdateScreen+0xc>
    }
}
 8002384:	bf00      	nop
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	200005d8 	.word	0x200005d8

08002394 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
 800239e:	460b      	mov	r3, r1
 80023a0:	71bb      	strb	r3, [r7, #6]
 80023a2:	4613      	mov	r3, r2
 80023a4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	db3d      	blt.n	800242a <ssd1306_DrawPixel+0x96>
 80023ae:	79bb      	ldrb	r3, [r7, #6]
 80023b0:	2b1f      	cmp	r3, #31
 80023b2:	d83a      	bhi.n	800242a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 80023b4:	797b      	ldrb	r3, [r7, #5]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d11a      	bne.n	80023f0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80023ba:	79fa      	ldrb	r2, [r7, #7]
 80023bc:	79bb      	ldrb	r3, [r7, #6]
 80023be:	08db      	lsrs	r3, r3, #3
 80023c0:	b2d8      	uxtb	r0, r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	01db      	lsls	r3, r3, #7
 80023c6:	4413      	add	r3, r2
 80023c8:	4a1b      	ldr	r2, [pc, #108]	; (8002438 <ssd1306_DrawPixel+0xa4>)
 80023ca:	5cd3      	ldrb	r3, [r2, r3]
 80023cc:	b25a      	sxtb	r2, r3
 80023ce:	79bb      	ldrb	r3, [r7, #6]
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	2101      	movs	r1, #1
 80023d6:	fa01 f303 	lsl.w	r3, r1, r3
 80023da:	b25b      	sxtb	r3, r3
 80023dc:	4313      	orrs	r3, r2
 80023de:	b259      	sxtb	r1, r3
 80023e0:	79fa      	ldrb	r2, [r7, #7]
 80023e2:	4603      	mov	r3, r0
 80023e4:	01db      	lsls	r3, r3, #7
 80023e6:	4413      	add	r3, r2
 80023e8:	b2c9      	uxtb	r1, r1
 80023ea:	4a13      	ldr	r2, [pc, #76]	; (8002438 <ssd1306_DrawPixel+0xa4>)
 80023ec:	54d1      	strb	r1, [r2, r3]
 80023ee:	e01d      	b.n	800242c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80023f0:	79fa      	ldrb	r2, [r7, #7]
 80023f2:	79bb      	ldrb	r3, [r7, #6]
 80023f4:	08db      	lsrs	r3, r3, #3
 80023f6:	b2d8      	uxtb	r0, r3
 80023f8:	4603      	mov	r3, r0
 80023fa:	01db      	lsls	r3, r3, #7
 80023fc:	4413      	add	r3, r2
 80023fe:	4a0e      	ldr	r2, [pc, #56]	; (8002438 <ssd1306_DrawPixel+0xa4>)
 8002400:	5cd3      	ldrb	r3, [r2, r3]
 8002402:	b25a      	sxtb	r2, r3
 8002404:	79bb      	ldrb	r3, [r7, #6]
 8002406:	f003 0307 	and.w	r3, r3, #7
 800240a:	2101      	movs	r1, #1
 800240c:	fa01 f303 	lsl.w	r3, r1, r3
 8002410:	b25b      	sxtb	r3, r3
 8002412:	43db      	mvns	r3, r3
 8002414:	b25b      	sxtb	r3, r3
 8002416:	4013      	ands	r3, r2
 8002418:	b259      	sxtb	r1, r3
 800241a:	79fa      	ldrb	r2, [r7, #7]
 800241c:	4603      	mov	r3, r0
 800241e:	01db      	lsls	r3, r3, #7
 8002420:	4413      	add	r3, r2
 8002422:	b2c9      	uxtb	r1, r1
 8002424:	4a04      	ldr	r2, [pc, #16]	; (8002438 <ssd1306_DrawPixel+0xa4>)
 8002426:	54d1      	strb	r1, [r2, r3]
 8002428:	e000      	b.n	800242c <ssd1306_DrawPixel+0x98>
        return;
 800242a:	bf00      	nop
    }
}
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	200005d8 	.word	0x200005d8

0800243c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b089      	sub	sp, #36	; 0x24
 8002440:	af00      	add	r7, sp, #0
 8002442:	4604      	mov	r4, r0
 8002444:	1d38      	adds	r0, r7, #4
 8002446:	e880 0006 	stmia.w	r0, {r1, r2}
 800244a:	461a      	mov	r2, r3
 800244c:	4623      	mov	r3, r4
 800244e:	73fb      	strb	r3, [r7, #15]
 8002450:	4613      	mov	r3, r2
 8002452:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002454:	7bfb      	ldrb	r3, [r7, #15]
 8002456:	2b1f      	cmp	r3, #31
 8002458:	d902      	bls.n	8002460 <ssd1306_WriteChar+0x24>
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	2b7e      	cmp	r3, #126	; 0x7e
 800245e:	d901      	bls.n	8002464 <ssd1306_WriteChar+0x28>
        return 0;
 8002460:	2300      	movs	r3, #0
 8002462:	e06d      	b.n	8002540 <ssd1306_WriteChar+0x104>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002464:	4b38      	ldr	r3, [pc, #224]	; (8002548 <ssd1306_WriteChar+0x10c>)
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	461a      	mov	r2, r3
 800246a:	793b      	ldrb	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	2b80      	cmp	r3, #128	; 0x80
 8002470:	dc06      	bgt.n	8002480 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002472:	4b35      	ldr	r3, [pc, #212]	; (8002548 <ssd1306_WriteChar+0x10c>)
 8002474:	885b      	ldrh	r3, [r3, #2]
 8002476:	461a      	mov	r2, r3
 8002478:	797b      	ldrb	r3, [r7, #5]
 800247a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800247c:	2b20      	cmp	r3, #32
 800247e:	dd01      	ble.n	8002484 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002480:	2300      	movs	r3, #0
 8002482:	e05d      	b.n	8002540 <ssd1306_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002484:	2300      	movs	r3, #0
 8002486:	61fb      	str	r3, [r7, #28]
 8002488:	e04c      	b.n	8002524 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	7bfb      	ldrb	r3, [r7, #15]
 800248e:	3b20      	subs	r3, #32
 8002490:	7979      	ldrb	r1, [r7, #5]
 8002492:	fb01 f303 	mul.w	r3, r1, r3
 8002496:	4619      	mov	r1, r3
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	440b      	add	r3, r1
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	4413      	add	r3, r2
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80024a4:	2300      	movs	r3, #0
 80024a6:	61bb      	str	r3, [r7, #24]
 80024a8:	e034      	b.n	8002514 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d012      	beq.n	80024e0 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80024ba:	4b23      	ldr	r3, [pc, #140]	; (8002548 <ssd1306_WriteChar+0x10c>)
 80024bc:	881b      	ldrh	r3, [r3, #0]
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	4413      	add	r3, r2
 80024c6:	b2d8      	uxtb	r0, r3
 80024c8:	4b1f      	ldr	r3, [pc, #124]	; (8002548 <ssd1306_WriteChar+0x10c>)
 80024ca:	885b      	ldrh	r3, [r3, #2]
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	4413      	add	r3, r2
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	7bba      	ldrb	r2, [r7, #14]
 80024d8:	4619      	mov	r1, r3
 80024da:	f7ff ff5b 	bl	8002394 <ssd1306_DrawPixel>
 80024de:	e016      	b.n	800250e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80024e0:	4b19      	ldr	r3, [pc, #100]	; (8002548 <ssd1306_WriteChar+0x10c>)
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	b2d8      	uxtb	r0, r3
 80024ee:	4b16      	ldr	r3, [pc, #88]	; (8002548 <ssd1306_WriteChar+0x10c>)
 80024f0:	885b      	ldrh	r3, [r3, #2]
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	4413      	add	r3, r2
 80024fa:	b2d9      	uxtb	r1, r3
 80024fc:	7bbb      	ldrb	r3, [r7, #14]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	bf0c      	ite	eq
 8002502:	2301      	moveq	r3, #1
 8002504:	2300      	movne	r3, #0
 8002506:	b2db      	uxtb	r3, r3
 8002508:	461a      	mov	r2, r3
 800250a:	f7ff ff43 	bl	8002394 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	3301      	adds	r3, #1
 8002512:	61bb      	str	r3, [r7, #24]
 8002514:	793b      	ldrb	r3, [r7, #4]
 8002516:	461a      	mov	r2, r3
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	4293      	cmp	r3, r2
 800251c:	d3c5      	bcc.n	80024aa <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3301      	adds	r3, #1
 8002522:	61fb      	str	r3, [r7, #28]
 8002524:	797b      	ldrb	r3, [r7, #5]
 8002526:	461a      	mov	r2, r3
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	4293      	cmp	r3, r2
 800252c:	d3ad      	bcc.n	800248a <ssd1306_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800252e:	4b06      	ldr	r3, [pc, #24]	; (8002548 <ssd1306_WriteChar+0x10c>)
 8002530:	881a      	ldrh	r2, [r3, #0]
 8002532:	793b      	ldrb	r3, [r7, #4]
 8002534:	b29b      	uxth	r3, r3
 8002536:	4413      	add	r3, r2
 8002538:	b29a      	uxth	r2, r3
 800253a:	4b03      	ldr	r3, [pc, #12]	; (8002548 <ssd1306_WriteChar+0x10c>)
 800253c:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3724      	adds	r7, #36	; 0x24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd90      	pop	{r4, r7, pc}
 8002548:	200007d8 	.word	0x200007d8

0800254c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	1d38      	adds	r0, r7, #4
 8002556:	e880 0006 	stmia.w	r0, {r1, r2}
 800255a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 800255c:	e012      	b.n	8002584 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	7818      	ldrb	r0, [r3, #0]
 8002562:	78fb      	ldrb	r3, [r7, #3]
 8002564:	1d3a      	adds	r2, r7, #4
 8002566:	ca06      	ldmia	r2, {r1, r2}
 8002568:	f7ff ff68 	bl	800243c <ssd1306_WriteChar>
 800256c:	4603      	mov	r3, r0
 800256e:	461a      	mov	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d002      	beq.n	800257e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	e008      	b.n	8002590 <ssd1306_WriteString+0x44>
        }
        str++;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3301      	adds	r3, #1
 8002582:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1e8      	bne.n	800255e <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	781b      	ldrb	r3, [r3, #0]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	460a      	mov	r2, r1
 80025a2:	71fb      	strb	r3, [r7, #7]
 80025a4:	4613      	mov	r3, r2
 80025a6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	4b05      	ldr	r3, [pc, #20]	; (80025c4 <ssd1306_SetCursor+0x2c>)
 80025ae:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80025b0:	79bb      	ldrb	r3, [r7, #6]
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <ssd1306_SetCursor+0x2c>)
 80025b6:	805a      	strh	r2, [r3, #2]
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	200007d8 	.word	0x200007d8

080025c8 <ssd1306_DrawCircle>:
    ssd1306_Line(x,y,xp2,yp2,color);
    return;
}

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4604      	mov	r4, r0
 80025d0:	4608      	mov	r0, r1
 80025d2:	4611      	mov	r1, r2
 80025d4:	461a      	mov	r2, r3
 80025d6:	4623      	mov	r3, r4
 80025d8:	71fb      	strb	r3, [r7, #7]
 80025da:	4603      	mov	r3, r0
 80025dc:	71bb      	strb	r3, [r7, #6]
 80025de:	460b      	mov	r3, r1
 80025e0:	717b      	strb	r3, [r7, #5]
 80025e2:	4613      	mov	r3, r2
 80025e4:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 80025e6:	797b      	ldrb	r3, [r7, #5]
 80025e8:	425b      	negs	r3, r3
 80025ea:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 80025ec:	2300      	movs	r3, #0
 80025ee:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 80025f0:	797b      	ldrb	r3, [r7, #5]
 80025f2:	f1c3 0301 	rsb	r3, r3, #1
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 80025fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	db65      	blt.n	80026ce <ssd1306_DrawCircle+0x106>
 8002602:	79bb      	ldrb	r3, [r7, #6]
 8002604:	2b1f      	cmp	r3, #31
 8002606:	d862      	bhi.n	80026ce <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	b2db      	uxtb	r3, r3
 800260c:	79fa      	ldrb	r2, [r7, #7]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	b2d8      	uxtb	r0, r3
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	79bb      	ldrb	r3, [r7, #6]
 8002618:	4413      	add	r3, r2
 800261a:	b2db      	uxtb	r3, r3
 800261c:	793a      	ldrb	r2, [r7, #4]
 800261e:	4619      	mov	r1, r3
 8002620:	f7ff feb8 	bl	8002394 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	4413      	add	r3, r2
 800262c:	b2d8      	uxtb	r0, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	79bb      	ldrb	r3, [r7, #6]
 8002634:	4413      	add	r3, r2
 8002636:	b2db      	uxtb	r3, r3
 8002638:	793a      	ldrb	r2, [r7, #4]
 800263a:	4619      	mov	r1, r3
 800263c:	f7ff feaa 	bl	8002394 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	b2da      	uxtb	r2, r3
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	4413      	add	r3, r2
 8002648:	b2d8      	uxtb	r0, r3
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	79ba      	ldrb	r2, [r7, #6]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	b2db      	uxtb	r3, r3
 8002654:	793a      	ldrb	r2, [r7, #4]
 8002656:	4619      	mov	r1, r3
 8002658:	f7ff fe9c 	bl	8002394 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	79fa      	ldrb	r2, [r7, #7]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	b2d8      	uxtb	r0, r3
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	79ba      	ldrb	r2, [r7, #6]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	b2db      	uxtb	r3, r3
 8002670:	793a      	ldrb	r2, [r7, #4]
 8002672:	4619      	mov	r1, r3
 8002674:	f7ff fe8e 	bl	8002394 <ssd1306_DrawPixel>
        e2 = err;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	429a      	cmp	r2, r3
 8002682:	dc13      	bgt.n	80026ac <ssd1306_DrawCircle+0xe4>
            y++;
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	3301      	adds	r3, #1
 8002688:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	3301      	adds	r3, #1
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	425b      	negs	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	429a      	cmp	r2, r3
 800269e:	d105      	bne.n	80026ac <ssd1306_DrawCircle+0xe4>
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	dc01      	bgt.n	80026ac <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	dd08      	ble.n	80026c6 <ssd1306_DrawCircle+0xfe>
            x++;
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	3301      	adds	r3, #1
 80026b8:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	3301      	adds	r3, #1
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	4413      	add	r3, r2
 80026c4:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	dd9d      	ble.n	8002608 <ssd1306_DrawCircle+0x40>

    return;
 80026cc:	e000      	b.n	80026d0 <ssd1306_DrawCircle+0x108>
        return;
 80026ce:	bf00      	nop
}
 80026d0:	371c      	adds	r7, #28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd90      	pop	{r4, r7, pc}

080026d6 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	4603      	mov	r3, r0
 80026de:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80026e0:	2381      	movs	r3, #129	; 0x81
 80026e2:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff fd56 	bl	8002198 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fd52 	bl	8002198 <ssd1306_WriteCommand>
}
 80026f4:	bf00      	nop
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800270c:	23af      	movs	r3, #175	; 0xaf
 800270e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002710:	4b08      	ldr	r3, [pc, #32]	; (8002734 <ssd1306_SetDisplayOn+0x38>)
 8002712:	2201      	movs	r2, #1
 8002714:	715a      	strb	r2, [r3, #5]
 8002716:	e004      	b.n	8002722 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002718:	23ae      	movs	r3, #174	; 0xae
 800271a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <ssd1306_SetDisplayOn+0x38>)
 800271e:	2200      	movs	r2, #0
 8002720:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002722:	7bfb      	ldrb	r3, [r7, #15]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fd37 	bl	8002198 <ssd1306_WriteCommand>
}
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	200007d8 	.word	0x200007d8

08002738 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800273c:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <HAL_Init+0x40>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a0d      	ldr	r2, [pc, #52]	; (8002778 <HAL_Init+0x40>)
 8002742:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002746:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <HAL_Init+0x40>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <HAL_Init+0x40>)
 800274e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002752:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002754:	4b08      	ldr	r3, [pc, #32]	; (8002778 <HAL_Init+0x40>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a07      	ldr	r2, [pc, #28]	; (8002778 <HAL_Init+0x40>)
 800275a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800275e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002760:	2003      	movs	r0, #3
 8002762:	f000 fd4f 	bl	8003204 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002766:	200f      	movs	r0, #15
 8002768:	f000 f808 	bl	800277c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800276c:	f7ff f88a 	bl	8001884 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023c00 	.word	0x40023c00

0800277c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002784:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <HAL_InitTick+0x54>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <HAL_InitTick+0x58>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	4619      	mov	r1, r3
 800278e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002792:	fbb3 f3f1 	udiv	r3, r3, r1
 8002796:	fbb2 f3f3 	udiv	r3, r2, r3
 800279a:	4618      	mov	r0, r3
 800279c:	f000 fd67 	bl	800326e <HAL_SYSTICK_Config>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e00e      	b.n	80027c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b0f      	cmp	r3, #15
 80027ae:	d80a      	bhi.n	80027c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027b0:	2200      	movs	r2, #0
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	f04f 30ff 	mov.w	r0, #4294967295
 80027b8:	f000 fd2f 	bl	800321a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027bc:	4a06      	ldr	r2, [pc, #24]	; (80027d8 <HAL_InitTick+0x5c>)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
 80027c4:	e000      	b.n	80027c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000000 	.word	0x20000000
 80027d4:	20000028 	.word	0x20000028
 80027d8:	20000024 	.word	0x20000024

080027dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_IncTick+0x20>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_IncTick+0x24>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_IncTick+0x24>)
 80027ee:	6013      	str	r3, [r2, #0]
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	20000028 	.word	0x20000028
 8002800:	200007e0 	.word	0x200007e0

08002804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <HAL_GetTick+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	200007e0 	.word	0x200007e0

0800281c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff ffee 	bl	8002804 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002834:	d005      	beq.n	8002842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_Delay+0x44>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002842:	bf00      	nop
 8002844:	f7ff ffde 	bl	8002804 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8f7      	bhi.n	8002844 <HAL_Delay+0x28>
  {
  }
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000028 	.word	0x20000028

08002864 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800286c:	2300      	movs	r3, #0
 800286e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e033      	b.n	80028e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	2b00      	cmp	r3, #0
 8002880:	d109      	bne.n	8002896 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff f826 	bl	80018d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f003 0310 	and.w	r3, r3, #16
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d118      	bne.n	80028d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028aa:	f023 0302 	bic.w	r3, r3, #2
 80028ae:	f043 0202 	orr.w	r2, r3, #2
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 fad8 	bl	8002e6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f023 0303 	bic.w	r3, r3, #3
 80028ca:	f043 0201 	orr.w	r2, r3, #1
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
 80028d2:	e001      	b.n	80028d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
	...

080028ec <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d101      	bne.n	8002906 <HAL_ADC_Start+0x1a>
 8002902:	2302      	movs	r3, #2
 8002904:	e0b2      	b.n	8002a6c <HAL_ADC_Start+0x180>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b01      	cmp	r3, #1
 800291a:	d018      	beq.n	800294e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800292c:	4b52      	ldr	r3, [pc, #328]	; (8002a78 <HAL_ADC_Start+0x18c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a52      	ldr	r2, [pc, #328]	; (8002a7c <HAL_ADC_Start+0x190>)
 8002932:	fba2 2303 	umull	r2, r3, r2, r3
 8002936:	0c9a      	lsrs	r2, r3, #18
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002940:	e002      	b.n	8002948 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	3b01      	subs	r3, #1
 8002946:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f9      	bne.n	8002942 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b01      	cmp	r3, #1
 800295a:	d17a      	bne.n	8002a52 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002960:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800297a:	2b00      	cmp	r3, #0
 800297c:	d007      	beq.n	800298e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002982:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002986:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800299a:	d106      	bne.n	80029aa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a0:	f023 0206 	bic.w	r2, r3, #6
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	645a      	str	r2, [r3, #68]	; 0x44
 80029a8:	e002      	b.n	80029b0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029b8:	4b31      	ldr	r3, [pc, #196]	; (8002a80 <HAL_ADC_Start+0x194>)
 80029ba:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80029c4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f003 031f 	and.w	r3, r3, #31
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d12a      	bne.n	8002a28 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a2b      	ldr	r2, [pc, #172]	; (8002a84 <HAL_ADC_Start+0x198>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d015      	beq.n	8002a08 <HAL_ADC_Start+0x11c>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a29      	ldr	r2, [pc, #164]	; (8002a88 <HAL_ADC_Start+0x19c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d105      	bne.n	80029f2 <HAL_ADC_Start+0x106>
 80029e6:	4b26      	ldr	r3, [pc, #152]	; (8002a80 <HAL_ADC_Start+0x194>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 031f 	and.w	r3, r3, #31
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00a      	beq.n	8002a08 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a25      	ldr	r2, [pc, #148]	; (8002a8c <HAL_ADC_Start+0x1a0>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d136      	bne.n	8002a6a <HAL_ADC_Start+0x17e>
 80029fc:	4b20      	ldr	r3, [pc, #128]	; (8002a80 <HAL_ADC_Start+0x194>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d130      	bne.n	8002a6a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d129      	bne.n	8002a6a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a24:	609a      	str	r2, [r3, #8]
 8002a26:	e020      	b.n	8002a6a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a15      	ldr	r2, [pc, #84]	; (8002a84 <HAL_ADC_Start+0x198>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d11b      	bne.n	8002a6a <HAL_ADC_Start+0x17e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d114      	bne.n	8002a6a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689a      	ldr	r2, [r3, #8]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	e00b      	b.n	8002a6a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f043 0210 	orr.w	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3714      	adds	r7, #20
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	431bde83 	.word	0x431bde83
 8002a80:	40012300 	.word	0x40012300
 8002a84:	40012000 	.word	0x40012000
 8002a88:	40012100 	.word	0x40012100
 8002a8c:	40012200 	.word	0x40012200

08002a90 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d101      	bne.n	8002aa6 <HAL_ADC_Stop+0x16>
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	e021      	b.n	8002aea <HAL_ADC_Stop+0x5a>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0201 	bic.w	r2, r2, #1
 8002abc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d109      	bne.n	8002ae0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ad4:	f023 0301 	bic.w	r3, r3, #1
 8002ad8:	f043 0201 	orr.w	r2, r3, #1
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b084      	sub	sp, #16
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b12:	d113      	bne.n	8002b3c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b22:	d10b      	bne.n	8002b3c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	f043 0220 	orr.w	r2, r3, #32
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e063      	b.n	8002c04 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b3c:	f7ff fe62 	bl	8002804 <HAL_GetTick>
 8002b40:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b42:	e021      	b.n	8002b88 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4a:	d01d      	beq.n	8002b88 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d007      	beq.n	8002b62 <HAL_ADC_PollForConversion+0x6c>
 8002b52:	f7ff fe57 	bl	8002804 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d212      	bcs.n	8002b88 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d00b      	beq.n	8002b88 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	f043 0204 	orr.w	r2, r3, #4
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e03d      	b.n	8002c04 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d1d6      	bne.n	8002b44 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f06f 0212 	mvn.w	r2, #18
 8002b9e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d123      	bne.n	8002c02 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d11f      	bne.n	8002c02 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d006      	beq.n	8002bde <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d111      	bne.n	8002c02 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d105      	bne.n	8002c02 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	f043 0201 	orr.w	r2, r3, #1
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x1c>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e105      	b.n	8002e50 <HAL_ADC_ConfigChannel+0x228>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b09      	cmp	r3, #9
 8002c52:	d925      	bls.n	8002ca0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68d9      	ldr	r1, [r3, #12]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	4613      	mov	r3, r2
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	4413      	add	r3, r2
 8002c68:	3b1e      	subs	r3, #30
 8002c6a:	2207      	movs	r2, #7
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43da      	mvns	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	400a      	ands	r2, r1
 8002c78:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68d9      	ldr	r1, [r3, #12]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	689a      	ldr	r2, [r3, #8]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	4403      	add	r3, r0
 8002c92:	3b1e      	subs	r3, #30
 8002c94:	409a      	lsls	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	60da      	str	r2, [r3, #12]
 8002c9e:	e022      	b.n	8002ce6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6919      	ldr	r1, [r3, #16]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	461a      	mov	r2, r3
 8002cae:	4613      	mov	r3, r2
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4413      	add	r3, r2
 8002cb4:	2207      	movs	r2, #7
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43da      	mvns	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	400a      	ands	r2, r1
 8002cc2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6919      	ldr	r1, [r3, #16]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4403      	add	r3, r0
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d824      	bhi.n	8002d38 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	3b05      	subs	r3, #5
 8002d00:	221f      	movs	r2, #31
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43da      	mvns	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	3b05      	subs	r3, #5
 8002d2a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	635a      	str	r2, [r3, #52]	; 0x34
 8002d36:	e04c      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b0c      	cmp	r3, #12
 8002d3e:	d824      	bhi.n	8002d8a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	3b23      	subs	r3, #35	; 0x23
 8002d52:	221f      	movs	r2, #31
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43da      	mvns	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	400a      	ands	r2, r1
 8002d60:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	4618      	mov	r0, r3
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	3b23      	subs	r3, #35	; 0x23
 8002d7c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30
 8002d88:	e023      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	3b41      	subs	r3, #65	; 0x41
 8002d9c:	221f      	movs	r2, #31
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43da      	mvns	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	400a      	ands	r2, r1
 8002daa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	4618      	mov	r0, r3
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	3b41      	subs	r3, #65	; 0x41
 8002dc6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dd2:	4b22      	ldr	r3, [pc, #136]	; (8002e5c <HAL_ADC_ConfigChannel+0x234>)
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a21      	ldr	r2, [pc, #132]	; (8002e60 <HAL_ADC_ConfigChannel+0x238>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d109      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1cc>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b12      	cmp	r3, #18
 8002de6:	d105      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a19      	ldr	r2, [pc, #100]	; (8002e60 <HAL_ADC_ConfigChannel+0x238>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d123      	bne.n	8002e46 <HAL_ADC_ConfigChannel+0x21e>
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2b10      	cmp	r3, #16
 8002e04:	d003      	beq.n	8002e0e <HAL_ADC_ConfigChannel+0x1e6>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2b11      	cmp	r3, #17
 8002e0c:	d11b      	bne.n	8002e46 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	d111      	bne.n	8002e46 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e22:	4b10      	ldr	r3, [pc, #64]	; (8002e64 <HAL_ADC_ConfigChannel+0x23c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a10      	ldr	r2, [pc, #64]	; (8002e68 <HAL_ADC_ConfigChannel+0x240>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	0c9a      	lsrs	r2, r3, #18
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e38:	e002      	b.n	8002e40 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f9      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	40012300 	.word	0x40012300
 8002e60:	40012000 	.word	0x40012000
 8002e64:	20000000 	.word	0x20000000
 8002e68:	431bde83 	.word	0x431bde83

08002e6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e74:	4b79      	ldr	r3, [pc, #484]	; (800305c <ADC_Init+0x1f0>)
 8002e76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	431a      	orrs	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ea0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6859      	ldr	r1, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	021a      	lsls	r2, r3, #8
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ec4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ee6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6899      	ldr	r1, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	68da      	ldr	r2, [r3, #12]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efe:	4a58      	ldr	r2, [pc, #352]	; (8003060 <ADC_Init+0x1f4>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d022      	beq.n	8002f4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6899      	ldr	r1, [r3, #8]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6899      	ldr	r1, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	609a      	str	r2, [r3, #8]
 8002f48:	e00f      	b.n	8002f6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0202 	bic.w	r2, r2, #2
 8002f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6899      	ldr	r1, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	7e1b      	ldrb	r3, [r3, #24]
 8002f84:	005a      	lsls	r2, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d01b      	beq.n	8002fd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002fb6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6859      	ldr	r1, [r3, #4]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	035a      	lsls	r2, r3, #13
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	e007      	b.n	8002fe0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fde:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	051a      	lsls	r2, r3, #20
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003014:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6899      	ldr	r1, [r3, #8]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003022:	025a      	lsls	r2, r3, #9
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800303a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6899      	ldr	r1, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	029a      	lsls	r2, r3, #10
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	430a      	orrs	r2, r1
 800304e:	609a      	str	r2, [r3, #8]
}
 8003050:	bf00      	nop
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	40012300 	.word	0x40012300
 8003060:	0f000001 	.word	0x0f000001

08003064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003074:	4b0c      	ldr	r3, [pc, #48]	; (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003080:	4013      	ands	r3, r2
 8003082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800308c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003096:	4a04      	ldr	r2, [pc, #16]	; (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	60d3      	str	r3, [r2, #12]
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000ed00 	.word	0xe000ed00

080030ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <__NVIC_GetPriorityGrouping+0x18>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	f003 0307 	and.w	r3, r3, #7
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	db0b      	blt.n	80030f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4907      	ldr	r1, [pc, #28]	; (8003100 <__NVIC_EnableIRQ+0x38>)
 80030e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2001      	movs	r0, #1
 80030ea:	fa00 f202 	lsl.w	r2, r0, r2
 80030ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e100 	.word	0xe000e100

08003104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	6039      	str	r1, [r7, #0]
 800310e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003114:	2b00      	cmp	r3, #0
 8003116:	db0a      	blt.n	800312e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	490c      	ldr	r1, [pc, #48]	; (8003150 <__NVIC_SetPriority+0x4c>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	0112      	lsls	r2, r2, #4
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	440b      	add	r3, r1
 8003128:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800312c:	e00a      	b.n	8003144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4908      	ldr	r1, [pc, #32]	; (8003154 <__NVIC_SetPriority+0x50>)
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	3b04      	subs	r3, #4
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	b2d2      	uxtb	r2, r2
 8003140:	440b      	add	r3, r1
 8003142:	761a      	strb	r2, [r3, #24]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000e100 	.word	0xe000e100
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003158:	b480      	push	{r7}
 800315a:	b089      	sub	sp, #36	; 0x24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f1c3 0307 	rsb	r3, r3, #7
 8003172:	2b04      	cmp	r3, #4
 8003174:	bf28      	it	cs
 8003176:	2304      	movcs	r3, #4
 8003178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	3304      	adds	r3, #4
 800317e:	2b06      	cmp	r3, #6
 8003180:	d902      	bls.n	8003188 <NVIC_EncodePriority+0x30>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3b03      	subs	r3, #3
 8003186:	e000      	b.n	800318a <NVIC_EncodePriority+0x32>
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800318c:	f04f 32ff 	mov.w	r2, #4294967295
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43da      	mvns	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	401a      	ands	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43d9      	mvns	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	4313      	orrs	r3, r2
         );
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3724      	adds	r7, #36	; 0x24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031d0:	d301      	bcc.n	80031d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00f      	b.n	80031f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031d6:	4a0a      	ldr	r2, [pc, #40]	; (8003200 <SysTick_Config+0x40>)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031de:	210f      	movs	r1, #15
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295
 80031e4:	f7ff ff8e 	bl	8003104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031e8:	4b05      	ldr	r3, [pc, #20]	; (8003200 <SysTick_Config+0x40>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ee:	4b04      	ldr	r3, [pc, #16]	; (8003200 <SysTick_Config+0x40>)
 80031f0:	2207      	movs	r2, #7
 80031f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	e000e010 	.word	0xe000e010

08003204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f7ff ff29 	bl	8003064 <__NVIC_SetPriorityGrouping>
}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}

0800321a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800321a:	b580      	push	{r7, lr}
 800321c:	b086      	sub	sp, #24
 800321e:	af00      	add	r7, sp, #0
 8003220:	4603      	mov	r3, r0
 8003222:	60b9      	str	r1, [r7, #8]
 8003224:	607a      	str	r2, [r7, #4]
 8003226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800322c:	f7ff ff3e 	bl	80030ac <__NVIC_GetPriorityGrouping>
 8003230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	6978      	ldr	r0, [r7, #20]
 8003238:	f7ff ff8e 	bl	8003158 <NVIC_EncodePriority>
 800323c:	4602      	mov	r2, r0
 800323e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003242:	4611      	mov	r1, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff ff5d 	bl	8003104 <__NVIC_SetPriority>
}
 800324a:	bf00      	nop
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	4603      	mov	r3, r0
 800325a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800325c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff31 	bl	80030c8 <__NVIC_EnableIRQ>
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff ffa2 	bl	80031c0 <SysTick_Config>
 800327c:	4603      	mov	r3, r0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003294:	f7ff fab6 	bl	8002804 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e099      	b.n	80033d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2202      	movs	r2, #2
 80032a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0201 	bic.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032c4:	e00f      	b.n	80032e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032c6:	f7ff fa9d 	bl	8002804 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b05      	cmp	r3, #5
 80032d2:	d908      	bls.n	80032e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2220      	movs	r2, #32
 80032d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2203      	movs	r2, #3
 80032de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e078      	b.n	80033d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1e8      	bne.n	80032c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	4b38      	ldr	r3, [pc, #224]	; (80033e0 <HAL_DMA_Init+0x158>)
 8003300:	4013      	ands	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003312:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	2b04      	cmp	r3, #4
 800333e:	d107      	bne.n	8003350 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003348:	4313      	orrs	r3, r2
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f023 0307 	bic.w	r3, r3, #7
 8003366:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	4313      	orrs	r3, r2
 8003370:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	2b04      	cmp	r3, #4
 8003378:	d117      	bne.n	80033aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4313      	orrs	r3, r2
 8003382:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00e      	beq.n	80033aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 f9e9 	bl	8003764 <DMA_CheckFifoParam>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d008      	beq.n	80033aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2240      	movs	r2, #64	; 0x40
 800339c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80033a6:	2301      	movs	r3, #1
 80033a8:	e016      	b.n	80033d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 f9a0 	bl	80036f8 <DMA_CalcBaseAndBitshift>
 80033b8:	4603      	mov	r3, r0
 80033ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c0:	223f      	movs	r2, #63	; 0x3f
 80033c2:	409a      	lsls	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3718      	adds	r7, #24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	f010803f 	.word	0xf010803f

080033e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033f0:	4b8e      	ldr	r3, [pc, #568]	; (800362c <HAL_DMA_IRQHandler+0x248>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a8e      	ldr	r2, [pc, #568]	; (8003630 <HAL_DMA_IRQHandler+0x24c>)
 80033f6:	fba2 2303 	umull	r2, r3, r2, r3
 80033fa:	0a9b      	lsrs	r3, r3, #10
 80033fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003402:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340e:	2208      	movs	r2, #8
 8003410:	409a      	lsls	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	4013      	ands	r3, r2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d01a      	beq.n	8003450 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b00      	cmp	r3, #0
 8003426:	d013      	beq.n	8003450 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0204 	bic.w	r2, r2, #4
 8003436:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800343c:	2208      	movs	r2, #8
 800343e:	409a      	lsls	r2, r3
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003448:	f043 0201 	orr.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003454:	2201      	movs	r2, #1
 8003456:	409a      	lsls	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4013      	ands	r3, r2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d012      	beq.n	8003486 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00b      	beq.n	8003486 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003472:	2201      	movs	r2, #1
 8003474:	409a      	lsls	r2, r3
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347e:	f043 0202 	orr.w	r2, r3, #2
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348a:	2204      	movs	r2, #4
 800348c:	409a      	lsls	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4013      	ands	r3, r2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d012      	beq.n	80034bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00b      	beq.n	80034bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a8:	2204      	movs	r2, #4
 80034aa:	409a      	lsls	r2, r3
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b4:	f043 0204 	orr.w	r2, r3, #4
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c0:	2210      	movs	r2, #16
 80034c2:	409a      	lsls	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	4013      	ands	r3, r2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d043      	beq.n	8003554 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d03c      	beq.n	8003554 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034de:	2210      	movs	r2, #16
 80034e0:	409a      	lsls	r2, r3
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d018      	beq.n	8003526 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d108      	bne.n	8003514 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	d024      	beq.n	8003554 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	4798      	blx	r3
 8003512:	e01f      	b.n	8003554 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01b      	beq.n	8003554 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	4798      	blx	r3
 8003524:	e016      	b.n	8003554 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003530:	2b00      	cmp	r3, #0
 8003532:	d107      	bne.n	8003544 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0208 	bic.w	r2, r2, #8
 8003542:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003558:	2220      	movs	r2, #32
 800355a:	409a      	lsls	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	4013      	ands	r3, r2
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 808f 	beq.w	8003684 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 8087 	beq.w	8003684 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357a:	2220      	movs	r2, #32
 800357c:	409a      	lsls	r2, r3
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b05      	cmp	r3, #5
 800358c:	d136      	bne.n	80035fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0216 	bic.w	r2, r2, #22
 800359c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695a      	ldr	r2, [r3, #20]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d103      	bne.n	80035be <HAL_DMA_IRQHandler+0x1da>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d007      	beq.n	80035ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0208 	bic.w	r2, r2, #8
 80035cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d2:	223f      	movs	r2, #63	; 0x3f
 80035d4:	409a      	lsls	r2, r3
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d07e      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	4798      	blx	r3
        }
        return;
 80035fa:	e079      	b.n	80036f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d01d      	beq.n	8003646 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10d      	bne.n	8003634 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361c:	2b00      	cmp	r3, #0
 800361e:	d031      	beq.n	8003684 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	4798      	blx	r3
 8003628:	e02c      	b.n	8003684 <HAL_DMA_IRQHandler+0x2a0>
 800362a:	bf00      	nop
 800362c:	20000000 	.word	0x20000000
 8003630:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003638:	2b00      	cmp	r3, #0
 800363a:	d023      	beq.n	8003684 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4798      	blx	r3
 8003644:	e01e      	b.n	8003684 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10f      	bne.n	8003674 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0210 	bic.w	r2, r2, #16
 8003662:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003688:	2b00      	cmp	r3, #0
 800368a:	d032      	beq.n	80036f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d022      	beq.n	80036de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2205      	movs	r2, #5
 800369c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0201 	bic.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	3301      	adds	r3, #1
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d307      	bcc.n	80036cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f2      	bne.n	80036b0 <HAL_DMA_IRQHandler+0x2cc>
 80036ca:	e000      	b.n	80036ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d005      	beq.n	80036f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	4798      	blx	r3
 80036ee:	e000      	b.n	80036f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80036f0:	bf00      	nop
    }
  }
}
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	3b10      	subs	r3, #16
 8003708:	4a14      	ldr	r2, [pc, #80]	; (800375c <DMA_CalcBaseAndBitshift+0x64>)
 800370a:	fba2 2303 	umull	r2, r3, r2, r3
 800370e:	091b      	lsrs	r3, r3, #4
 8003710:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003712:	4a13      	ldr	r2, [pc, #76]	; (8003760 <DMA_CalcBaseAndBitshift+0x68>)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4413      	add	r3, r2
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	461a      	mov	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2b03      	cmp	r3, #3
 8003724:	d909      	bls.n	800373a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800372e:	f023 0303 	bic.w	r3, r3, #3
 8003732:	1d1a      	adds	r2, r3, #4
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	659a      	str	r2, [r3, #88]	; 0x58
 8003738:	e007      	b.n	800374a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003742:	f023 0303 	bic.w	r3, r3, #3
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800374e:	4618      	mov	r0, r3
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	aaaaaaab 	.word	0xaaaaaaab
 8003760:	0800d00c 	.word	0x0800d00c

08003764 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003774:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d11f      	bne.n	80037be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b03      	cmp	r3, #3
 8003782:	d856      	bhi.n	8003832 <DMA_CheckFifoParam+0xce>
 8003784:	a201      	add	r2, pc, #4	; (adr r2, 800378c <DMA_CheckFifoParam+0x28>)
 8003786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800378a:	bf00      	nop
 800378c:	0800379d 	.word	0x0800379d
 8003790:	080037af 	.word	0x080037af
 8003794:	0800379d 	.word	0x0800379d
 8003798:	08003833 	.word	0x08003833
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d046      	beq.n	8003836 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ac:	e043      	b.n	8003836 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037b6:	d140      	bne.n	800383a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037bc:	e03d      	b.n	800383a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037c6:	d121      	bne.n	800380c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b03      	cmp	r3, #3
 80037cc:	d837      	bhi.n	800383e <DMA_CheckFifoParam+0xda>
 80037ce:	a201      	add	r2, pc, #4	; (adr r2, 80037d4 <DMA_CheckFifoParam+0x70>)
 80037d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d4:	080037e5 	.word	0x080037e5
 80037d8:	080037eb 	.word	0x080037eb
 80037dc:	080037e5 	.word	0x080037e5
 80037e0:	080037fd 	.word	0x080037fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	73fb      	strb	r3, [r7, #15]
      break;
 80037e8:	e030      	b.n	800384c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d025      	beq.n	8003842 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037fa:	e022      	b.n	8003842 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003800:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003804:	d11f      	bne.n	8003846 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800380a:	e01c      	b.n	8003846 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d903      	bls.n	800381a <DMA_CheckFifoParam+0xb6>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d003      	beq.n	8003820 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003818:	e018      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
      break;
 800381e:	e015      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d00e      	beq.n	800384a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	73fb      	strb	r3, [r7, #15]
      break;
 8003830:	e00b      	b.n	800384a <DMA_CheckFifoParam+0xe6>
      break;
 8003832:	bf00      	nop
 8003834:	e00a      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      break;
 8003836:	bf00      	nop
 8003838:	e008      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      break;
 800383a:	bf00      	nop
 800383c:	e006      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
 8003840:	e004      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      break;
 8003842:	bf00      	nop
 8003844:	e002      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      break;   
 8003846:	bf00      	nop
 8003848:	e000      	b.n	800384c <DMA_CheckFifoParam+0xe8>
      break;
 800384a:	bf00      	nop
    }
  } 
  
  return status; 
 800384c:	7bfb      	ldrb	r3, [r7, #15]
}
 800384e:	4618      	mov	r0, r3
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop

0800385c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800385c:	b480      	push	{r7}
 800385e:	b089      	sub	sp, #36	; 0x24
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800386a:	2300      	movs	r3, #0
 800386c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800386e:	2300      	movs	r3, #0
 8003870:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003872:	2300      	movs	r3, #0
 8003874:	61fb      	str	r3, [r7, #28]
 8003876:	e16b      	b.n	8003b50 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003878:	2201      	movs	r2, #1
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	429a      	cmp	r2, r3
 8003892:	f040 815a 	bne.w	8003b4a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d005      	beq.n	80038ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d130      	bne.n	8003910 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	2203      	movs	r2, #3
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43db      	mvns	r3, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4013      	ands	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038e4:	2201      	movs	r2, #1
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	43db      	mvns	r3, r3
 80038ee:	69ba      	ldr	r2, [r7, #24]
 80038f0:	4013      	ands	r3, r2
 80038f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	091b      	lsrs	r3, r3, #4
 80038fa:	f003 0201 	and.w	r2, r3, #1
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	4313      	orrs	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f003 0303 	and.w	r3, r3, #3
 8003918:	2b03      	cmp	r3, #3
 800391a:	d017      	beq.n	800394c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	2203      	movs	r2, #3
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	43db      	mvns	r3, r3
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4013      	ands	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	4313      	orrs	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f003 0303 	and.w	r3, r3, #3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d123      	bne.n	80039a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	08da      	lsrs	r2, r3, #3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3208      	adds	r2, #8
 8003960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003964:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	220f      	movs	r2, #15
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	08da      	lsrs	r2, r3, #3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3208      	adds	r2, #8
 800399a:	69b9      	ldr	r1, [r7, #24]
 800399c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	2203      	movs	r2, #3
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 0203 	and.w	r2, r3, #3
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 80b4 	beq.w	8003b4a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e2:	2300      	movs	r3, #0
 80039e4:	60fb      	str	r3, [r7, #12]
 80039e6:	4b60      	ldr	r3, [pc, #384]	; (8003b68 <HAL_GPIO_Init+0x30c>)
 80039e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ea:	4a5f      	ldr	r2, [pc, #380]	; (8003b68 <HAL_GPIO_Init+0x30c>)
 80039ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039f0:	6453      	str	r3, [r2, #68]	; 0x44
 80039f2:	4b5d      	ldr	r3, [pc, #372]	; (8003b68 <HAL_GPIO_Init+0x30c>)
 80039f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039fe:	4a5b      	ldr	r2, [pc, #364]	; (8003b6c <HAL_GPIO_Init+0x310>)
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	089b      	lsrs	r3, r3, #2
 8003a04:	3302      	adds	r3, #2
 8003a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	220f      	movs	r2, #15
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a52      	ldr	r2, [pc, #328]	; (8003b70 <HAL_GPIO_Init+0x314>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d02b      	beq.n	8003a82 <HAL_GPIO_Init+0x226>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a51      	ldr	r2, [pc, #324]	; (8003b74 <HAL_GPIO_Init+0x318>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d025      	beq.n	8003a7e <HAL_GPIO_Init+0x222>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a50      	ldr	r2, [pc, #320]	; (8003b78 <HAL_GPIO_Init+0x31c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d01f      	beq.n	8003a7a <HAL_GPIO_Init+0x21e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a4f      	ldr	r2, [pc, #316]	; (8003b7c <HAL_GPIO_Init+0x320>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d019      	beq.n	8003a76 <HAL_GPIO_Init+0x21a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a4e      	ldr	r2, [pc, #312]	; (8003b80 <HAL_GPIO_Init+0x324>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d013      	beq.n	8003a72 <HAL_GPIO_Init+0x216>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a4d      	ldr	r2, [pc, #308]	; (8003b84 <HAL_GPIO_Init+0x328>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d00d      	beq.n	8003a6e <HAL_GPIO_Init+0x212>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a4c      	ldr	r2, [pc, #304]	; (8003b88 <HAL_GPIO_Init+0x32c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d007      	beq.n	8003a6a <HAL_GPIO_Init+0x20e>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a4b      	ldr	r2, [pc, #300]	; (8003b8c <HAL_GPIO_Init+0x330>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d101      	bne.n	8003a66 <HAL_GPIO_Init+0x20a>
 8003a62:	2307      	movs	r3, #7
 8003a64:	e00e      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a66:	2308      	movs	r3, #8
 8003a68:	e00c      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a6a:	2306      	movs	r3, #6
 8003a6c:	e00a      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a6e:	2305      	movs	r3, #5
 8003a70:	e008      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a72:	2304      	movs	r3, #4
 8003a74:	e006      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a76:	2303      	movs	r3, #3
 8003a78:	e004      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e002      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <HAL_GPIO_Init+0x228>
 8003a82:	2300      	movs	r3, #0
 8003a84:	69fa      	ldr	r2, [r7, #28]
 8003a86:	f002 0203 	and.w	r2, r2, #3
 8003a8a:	0092      	lsls	r2, r2, #2
 8003a8c:	4093      	lsls	r3, r2
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a94:	4935      	ldr	r1, [pc, #212]	; (8003b6c <HAL_GPIO_Init+0x310>)
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	089b      	lsrs	r3, r3, #2
 8003a9a:	3302      	adds	r3, #2
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003aa2:	4b3b      	ldr	r3, [pc, #236]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ac6:	4a32      	ldr	r2, [pc, #200]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003acc:	4b30      	ldr	r3, [pc, #192]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003af0:	4a27      	ldr	r2, [pc, #156]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003af6:	4b26      	ldr	r3, [pc, #152]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b1a:	4a1d      	ldr	r2, [pc, #116]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b20:	4b1b      	ldr	r3, [pc, #108]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b44:	4a12      	ldr	r2, [pc, #72]	; (8003b90 <HAL_GPIO_Init+0x334>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	61fb      	str	r3, [r7, #28]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	2b0f      	cmp	r3, #15
 8003b54:	f67f ae90 	bls.w	8003878 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b58:	bf00      	nop
 8003b5a:	bf00      	nop
 8003b5c:	3724      	adds	r7, #36	; 0x24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	40013800 	.word	0x40013800
 8003b70:	40020000 	.word	0x40020000
 8003b74:	40020400 	.word	0x40020400
 8003b78:	40020800 	.word	0x40020800
 8003b7c:	40020c00 	.word	0x40020c00
 8003b80:	40021000 	.word	0x40021000
 8003b84:	40021400 	.word	0x40021400
 8003b88:	40021800 	.word	0x40021800
 8003b8c:	40021c00 	.word	0x40021c00
 8003b90:	40013c00 	.word	0x40013c00

08003b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	807b      	strh	r3, [r7, #2]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ba4:	787b      	ldrb	r3, [r7, #1]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003baa:	887a      	ldrh	r2, [r7, #2]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bb0:	e003      	b.n	8003bba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bb2:	887b      	ldrh	r3, [r7, #2]
 8003bb4:	041a      	lsls	r2, r3, #16
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	619a      	str	r2, [r3, #24]
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b085      	sub	sp, #20
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	460b      	mov	r3, r1
 8003bd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bd8:	887a      	ldrh	r2, [r7, #2]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	041a      	lsls	r2, r3, #16
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	43d9      	mvns	r1, r3
 8003be4:	887b      	ldrh	r3, [r7, #2]
 8003be6:	400b      	ands	r3, r1
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	619a      	str	r2, [r3, #24]
}
 8003bee:	bf00      	nop
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
	...

08003bfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e267      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d075      	beq.n	8003d06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c1a:	4b88      	ldr	r3, [pc, #544]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d00c      	beq.n	8003c40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c26:	4b85      	ldr	r3, [pc, #532]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d112      	bne.n	8003c58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c32:	4b82      	ldr	r3, [pc, #520]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c3e:	d10b      	bne.n	8003c58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c40:	4b7e      	ldr	r3, [pc, #504]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d05b      	beq.n	8003d04 <HAL_RCC_OscConfig+0x108>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d157      	bne.n	8003d04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e242      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c60:	d106      	bne.n	8003c70 <HAL_RCC_OscConfig+0x74>
 8003c62:	4b76      	ldr	r3, [pc, #472]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a75      	ldr	r2, [pc, #468]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e01d      	b.n	8003cac <HAL_RCC_OscConfig+0xb0>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCC_OscConfig+0x98>
 8003c7a:	4b70      	ldr	r3, [pc, #448]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a6f      	ldr	r2, [pc, #444]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	4b6d      	ldr	r3, [pc, #436]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a6c      	ldr	r2, [pc, #432]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	e00b      	b.n	8003cac <HAL_RCC_OscConfig+0xb0>
 8003c94:	4b69      	ldr	r3, [pc, #420]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a68      	ldr	r2, [pc, #416]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c9e:	6013      	str	r3, [r2, #0]
 8003ca0:	4b66      	ldr	r3, [pc, #408]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a65      	ldr	r2, [pc, #404]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003ca6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003caa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d013      	beq.n	8003cdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fe fda6 	bl	8002804 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cbc:	f7fe fda2 	bl	8002804 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b64      	cmp	r3, #100	; 0x64
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e207      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cce:	4b5b      	ldr	r3, [pc, #364]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0f0      	beq.n	8003cbc <HAL_RCC_OscConfig+0xc0>
 8003cda:	e014      	b.n	8003d06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cdc:	f7fe fd92 	bl	8002804 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ce4:	f7fe fd8e 	bl	8002804 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b64      	cmp	r3, #100	; 0x64
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e1f3      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cf6:	4b51      	ldr	r3, [pc, #324]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0xe8>
 8003d02:	e000      	b.n	8003d06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d063      	beq.n	8003dda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d12:	4b4a      	ldr	r3, [pc, #296]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d1e:	4b47      	ldr	r3, [pc, #284]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d11c      	bne.n	8003d64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d2a:	4b44      	ldr	r3, [pc, #272]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d116      	bne.n	8003d64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d36:	4b41      	ldr	r3, [pc, #260]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d005      	beq.n	8003d4e <HAL_RCC_OscConfig+0x152>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d001      	beq.n	8003d4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e1c7      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4e:	4b3b      	ldr	r3, [pc, #236]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4937      	ldr	r1, [pc, #220]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d62:	e03a      	b.n	8003dda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d020      	beq.n	8003dae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6c:	4b34      	ldr	r3, [pc, #208]	; (8003e40 <HAL_RCC_OscConfig+0x244>)
 8003d6e:	2201      	movs	r2, #1
 8003d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d72:	f7fe fd47 	bl	8002804 <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d7a:	f7fe fd43 	bl	8002804 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e1a8      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8c:	4b2b      	ldr	r3, [pc, #172]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0f0      	beq.n	8003d7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d98:	4b28      	ldr	r3, [pc, #160]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	00db      	lsls	r3, r3, #3
 8003da6:	4925      	ldr	r1, [pc, #148]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	600b      	str	r3, [r1, #0]
 8003dac:	e015      	b.n	8003dda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dae:	4b24      	ldr	r3, [pc, #144]	; (8003e40 <HAL_RCC_OscConfig+0x244>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db4:	f7fe fd26 	bl	8002804 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dbc:	f7fe fd22 	bl	8002804 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e187      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dce:	4b1b      	ldr	r3, [pc, #108]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1f0      	bne.n	8003dbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0308 	and.w	r3, r3, #8
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d036      	beq.n	8003e54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d016      	beq.n	8003e1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dee:	4b15      	ldr	r3, [pc, #84]	; (8003e44 <HAL_RCC_OscConfig+0x248>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df4:	f7fe fd06 	bl	8002804 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dfc:	f7fe fd02 	bl	8002804 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e167      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0e:	4b0b      	ldr	r3, [pc, #44]	; (8003e3c <HAL_RCC_OscConfig+0x240>)
 8003e10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e12:	f003 0302 	and.w	r3, r3, #2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0f0      	beq.n	8003dfc <HAL_RCC_OscConfig+0x200>
 8003e1a:	e01b      	b.n	8003e54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e1c:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <HAL_RCC_OscConfig+0x248>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e22:	f7fe fcef 	bl	8002804 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e28:	e00e      	b.n	8003e48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e2a:	f7fe fceb 	bl	8002804 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d907      	bls.n	8003e48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e150      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	42470000 	.word	0x42470000
 8003e44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e48:	4b88      	ldr	r3, [pc, #544]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1ea      	bne.n	8003e2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 8097 	beq.w	8003f90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e62:	2300      	movs	r3, #0
 8003e64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e66:	4b81      	ldr	r3, [pc, #516]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10f      	bne.n	8003e92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	4b7d      	ldr	r3, [pc, #500]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	4a7c      	ldr	r2, [pc, #496]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e80:	6413      	str	r3, [r2, #64]	; 0x40
 8003e82:	4b7a      	ldr	r3, [pc, #488]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e8a:	60bb      	str	r3, [r7, #8]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e92:	4b77      	ldr	r3, [pc, #476]	; (8004070 <HAL_RCC_OscConfig+0x474>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d118      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e9e:	4b74      	ldr	r3, [pc, #464]	; (8004070 <HAL_RCC_OscConfig+0x474>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a73      	ldr	r2, [pc, #460]	; (8004070 <HAL_RCC_OscConfig+0x474>)
 8003ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eaa:	f7fe fcab 	bl	8002804 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb2:	f7fe fca7 	bl	8002804 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e10c      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec4:	4b6a      	ldr	r3, [pc, #424]	; (8004070 <HAL_RCC_OscConfig+0x474>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0f0      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d106      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x2ea>
 8003ed8:	4b64      	ldr	r3, [pc, #400]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003edc:	4a63      	ldr	r2, [pc, #396]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ee4:	e01c      	b.n	8003f20 <HAL_RCC_OscConfig+0x324>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b05      	cmp	r3, #5
 8003eec:	d10c      	bne.n	8003f08 <HAL_RCC_OscConfig+0x30c>
 8003eee:	4b5f      	ldr	r3, [pc, #380]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef2:	4a5e      	ldr	r2, [pc, #376]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003ef4:	f043 0304 	orr.w	r3, r3, #4
 8003ef8:	6713      	str	r3, [r2, #112]	; 0x70
 8003efa:	4b5c      	ldr	r3, [pc, #368]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efe:	4a5b      	ldr	r2, [pc, #364]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	6713      	str	r3, [r2, #112]	; 0x70
 8003f06:	e00b      	b.n	8003f20 <HAL_RCC_OscConfig+0x324>
 8003f08:	4b58      	ldr	r3, [pc, #352]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0c:	4a57      	ldr	r2, [pc, #348]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f0e:	f023 0301 	bic.w	r3, r3, #1
 8003f12:	6713      	str	r3, [r2, #112]	; 0x70
 8003f14:	4b55      	ldr	r3, [pc, #340]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f18:	4a54      	ldr	r2, [pc, #336]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f1a:	f023 0304 	bic.w	r3, r3, #4
 8003f1e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d015      	beq.n	8003f54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f28:	f7fe fc6c 	bl	8002804 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2e:	e00a      	b.n	8003f46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f30:	f7fe fc68 	bl	8002804 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e0cb      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f46:	4b49      	ldr	r3, [pc, #292]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0ee      	beq.n	8003f30 <HAL_RCC_OscConfig+0x334>
 8003f52:	e014      	b.n	8003f7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f54:	f7fe fc56 	bl	8002804 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f5c:	f7fe fc52 	bl	8002804 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e0b5      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f72:	4b3e      	ldr	r3, [pc, #248]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1ee      	bne.n	8003f5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f7e:	7dfb      	ldrb	r3, [r7, #23]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d105      	bne.n	8003f90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f84:	4b39      	ldr	r3, [pc, #228]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	4a38      	ldr	r2, [pc, #224]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f8e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 80a1 	beq.w	80040dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f9a:	4b34      	ldr	r3, [pc, #208]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 030c 	and.w	r3, r3, #12
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d05c      	beq.n	8004060 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d141      	bne.n	8004032 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fae:	4b31      	ldr	r3, [pc, #196]	; (8004074 <HAL_RCC_OscConfig+0x478>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb4:	f7fe fc26 	bl	8002804 <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fbc:	f7fe fc22 	bl	8002804 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e087      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fce:	4b27      	ldr	r3, [pc, #156]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f0      	bne.n	8003fbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	69da      	ldr	r2, [r3, #28]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	019b      	lsls	r3, r3, #6
 8003fea:	431a      	orrs	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff0:	085b      	lsrs	r3, r3, #1
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	041b      	lsls	r3, r3, #16
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffc:	061b      	lsls	r3, r3, #24
 8003ffe:	491b      	ldr	r1, [pc, #108]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8004000:	4313      	orrs	r3, r2
 8004002:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004004:	4b1b      	ldr	r3, [pc, #108]	; (8004074 <HAL_RCC_OscConfig+0x478>)
 8004006:	2201      	movs	r2, #1
 8004008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400a:	f7fe fbfb 	bl	8002804 <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004012:	f7fe fbf7 	bl	8002804 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e05c      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004024:	4b11      	ldr	r3, [pc, #68]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0f0      	beq.n	8004012 <HAL_RCC_OscConfig+0x416>
 8004030:	e054      	b.n	80040dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004032:	4b10      	ldr	r3, [pc, #64]	; (8004074 <HAL_RCC_OscConfig+0x478>)
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004038:	f7fe fbe4 	bl	8002804 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403e:	e008      	b.n	8004052 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004040:	f7fe fbe0 	bl	8002804 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	2b02      	cmp	r3, #2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e045      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004052:	4b06      	ldr	r3, [pc, #24]	; (800406c <HAL_RCC_OscConfig+0x470>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1f0      	bne.n	8004040 <HAL_RCC_OscConfig+0x444>
 800405e:	e03d      	b.n	80040dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d107      	bne.n	8004078 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e038      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
 800406c:	40023800 	.word	0x40023800
 8004070:	40007000 	.word	0x40007000
 8004074:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004078:	4b1b      	ldr	r3, [pc, #108]	; (80040e8 <HAL_RCC_OscConfig+0x4ec>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d028      	beq.n	80040d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004090:	429a      	cmp	r2, r3
 8004092:	d121      	bne.n	80040d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	429a      	cmp	r2, r3
 80040a0:	d11a      	bne.n	80040d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040a8:	4013      	ands	r3, r2
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d111      	bne.n	80040d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040be:	085b      	lsrs	r3, r3, #1
 80040c0:	3b01      	subs	r3, #1
 80040c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d107      	bne.n	80040d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d001      	beq.n	80040dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e000      	b.n	80040de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	40023800 	.word	0x40023800

080040ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0cc      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004100:	4b68      	ldr	r3, [pc, #416]	; (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d90c      	bls.n	8004128 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410e:	4b65      	ldr	r3, [pc, #404]	; (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004116:	4b63      	ldr	r3, [pc, #396]	; (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e0b8      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d020      	beq.n	8004176 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b00      	cmp	r3, #0
 800413e:	d005      	beq.n	800414c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004140:	4b59      	ldr	r3, [pc, #356]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	4a58      	ldr	r2, [pc, #352]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004146:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800414a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0308 	and.w	r3, r3, #8
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004158:	4b53      	ldr	r3, [pc, #332]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	4a52      	ldr	r2, [pc, #328]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004162:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004164:	4b50      	ldr	r3, [pc, #320]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	494d      	ldr	r1, [pc, #308]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004172:	4313      	orrs	r3, r2
 8004174:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d044      	beq.n	800420c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d107      	bne.n	800419a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800418a:	4b47      	ldr	r3, [pc, #284]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d119      	bne.n	80041ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e07f      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d003      	beq.n	80041aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d107      	bne.n	80041ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041aa:	4b3f      	ldr	r3, [pc, #252]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e06f      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ba:	4b3b      	ldr	r3, [pc, #236]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e067      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ca:	4b37      	ldr	r3, [pc, #220]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f023 0203 	bic.w	r2, r3, #3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4934      	ldr	r1, [pc, #208]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041dc:	f7fe fb12 	bl	8002804 <HAL_GetTick>
 80041e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e2:	e00a      	b.n	80041fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e4:	f7fe fb0e 	bl	8002804 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e04f      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fa:	4b2b      	ldr	r3, [pc, #172]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 020c 	and.w	r2, r3, #12
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	429a      	cmp	r2, r3
 800420a:	d1eb      	bne.n	80041e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800420c:	4b25      	ldr	r3, [pc, #148]	; (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	429a      	cmp	r2, r3
 8004218:	d20c      	bcs.n	8004234 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421a:	4b22      	ldr	r3, [pc, #136]	; (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	b2d2      	uxtb	r2, r2
 8004220:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004222:	4b20      	ldr	r3, [pc, #128]	; (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d001      	beq.n	8004234 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e032      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	d008      	beq.n	8004252 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004240:	4b19      	ldr	r3, [pc, #100]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4916      	ldr	r1, [pc, #88]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	4313      	orrs	r3, r2
 8004250:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b00      	cmp	r3, #0
 800425c:	d009      	beq.n	8004272 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800425e:	4b12      	ldr	r3, [pc, #72]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	490e      	ldr	r1, [pc, #56]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800426e:	4313      	orrs	r3, r2
 8004270:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004272:	f000 f82d 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 8004276:	4602      	mov	r2, r0
 8004278:	4b0b      	ldr	r3, [pc, #44]	; (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	091b      	lsrs	r3, r3, #4
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	490a      	ldr	r1, [pc, #40]	; (80042ac <HAL_RCC_ClockConfig+0x1c0>)
 8004284:	5ccb      	ldrb	r3, [r1, r3]
 8004286:	fa22 f303 	lsr.w	r3, r2, r3
 800428a:	4a09      	ldr	r2, [pc, #36]	; (80042b0 <HAL_RCC_ClockConfig+0x1c4>)
 800428c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800428e:	4b09      	ldr	r3, [pc, #36]	; (80042b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f7fe fa72 	bl	800277c <HAL_InitTick>

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40023c00 	.word	0x40023c00
 80042a8:	40023800 	.word	0x40023800
 80042ac:	0800a36c 	.word	0x0800a36c
 80042b0:	20000000 	.word	0x20000000
 80042b4:	20000024 	.word	0x20000024

080042b8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80042bc:	4b03      	ldr	r3, [pc, #12]	; (80042cc <HAL_RCC_EnableCSS+0x14>)
 80042be:	2201      	movs	r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
}
 80042c2:	bf00      	nop
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	4247004c 	.word	0x4247004c

080042d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042d4:	b094      	sub	sp, #80	; 0x50
 80042d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	647b      	str	r3, [r7, #68]	; 0x44
 80042dc:	2300      	movs	r3, #0
 80042de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042e0:	2300      	movs	r3, #0
 80042e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042e8:	4b79      	ldr	r3, [pc, #484]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d00d      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0x40>
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	f200 80e1 	bhi.w	80044bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <HAL_RCC_GetSysClockFreq+0x34>
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d003      	beq.n	800430a <HAL_RCC_GetSysClockFreq+0x3a>
 8004302:	e0db      	b.n	80044bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004304:	4b73      	ldr	r3, [pc, #460]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004306:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004308:	e0db      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800430a:	4b72      	ldr	r3, [pc, #456]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x204>)
 800430c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800430e:	e0d8      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004310:	4b6f      	ldr	r3, [pc, #444]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004318:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800431a:	4b6d      	ldr	r3, [pc, #436]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d063      	beq.n	80043ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004326:	4b6a      	ldr	r3, [pc, #424]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	099b      	lsrs	r3, r3, #6
 800432c:	2200      	movs	r2, #0
 800432e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004330:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004338:	633b      	str	r3, [r7, #48]	; 0x30
 800433a:	2300      	movs	r3, #0
 800433c:	637b      	str	r3, [r7, #52]	; 0x34
 800433e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004342:	4622      	mov	r2, r4
 8004344:	462b      	mov	r3, r5
 8004346:	f04f 0000 	mov.w	r0, #0
 800434a:	f04f 0100 	mov.w	r1, #0
 800434e:	0159      	lsls	r1, r3, #5
 8004350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004354:	0150      	lsls	r0, r2, #5
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4621      	mov	r1, r4
 800435c:	1a51      	subs	r1, r2, r1
 800435e:	6139      	str	r1, [r7, #16]
 8004360:	4629      	mov	r1, r5
 8004362:	eb63 0301 	sbc.w	r3, r3, r1
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	f04f 0300 	mov.w	r3, #0
 8004370:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004374:	4659      	mov	r1, fp
 8004376:	018b      	lsls	r3, r1, #6
 8004378:	4651      	mov	r1, sl
 800437a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800437e:	4651      	mov	r1, sl
 8004380:	018a      	lsls	r2, r1, #6
 8004382:	4651      	mov	r1, sl
 8004384:	ebb2 0801 	subs.w	r8, r2, r1
 8004388:	4659      	mov	r1, fp
 800438a:	eb63 0901 	sbc.w	r9, r3, r1
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800439a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800439e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043a2:	4690      	mov	r8, r2
 80043a4:	4699      	mov	r9, r3
 80043a6:	4623      	mov	r3, r4
 80043a8:	eb18 0303 	adds.w	r3, r8, r3
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	462b      	mov	r3, r5
 80043b0:	eb49 0303 	adc.w	r3, r9, r3
 80043b4:	60fb      	str	r3, [r7, #12]
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	f04f 0300 	mov.w	r3, #0
 80043be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043c2:	4629      	mov	r1, r5
 80043c4:	028b      	lsls	r3, r1, #10
 80043c6:	4621      	mov	r1, r4
 80043c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043cc:	4621      	mov	r1, r4
 80043ce:	028a      	lsls	r2, r1, #10
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043d6:	2200      	movs	r2, #0
 80043d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80043da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043e0:	f7fc fc32 	bl	8000c48 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4613      	mov	r3, r2
 80043ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043ec:	e058      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ee:	4b38      	ldr	r3, [pc, #224]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	099b      	lsrs	r3, r3, #6
 80043f4:	2200      	movs	r2, #0
 80043f6:	4618      	mov	r0, r3
 80043f8:	4611      	mov	r1, r2
 80043fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043fe:	623b      	str	r3, [r7, #32]
 8004400:	2300      	movs	r3, #0
 8004402:	627b      	str	r3, [r7, #36]	; 0x24
 8004404:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004408:	4642      	mov	r2, r8
 800440a:	464b      	mov	r3, r9
 800440c:	f04f 0000 	mov.w	r0, #0
 8004410:	f04f 0100 	mov.w	r1, #0
 8004414:	0159      	lsls	r1, r3, #5
 8004416:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800441a:	0150      	lsls	r0, r2, #5
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	4641      	mov	r1, r8
 8004422:	ebb2 0a01 	subs.w	sl, r2, r1
 8004426:	4649      	mov	r1, r9
 8004428:	eb63 0b01 	sbc.w	fp, r3, r1
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004438:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800443c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004440:	ebb2 040a 	subs.w	r4, r2, sl
 8004444:	eb63 050b 	sbc.w	r5, r3, fp
 8004448:	f04f 0200 	mov.w	r2, #0
 800444c:	f04f 0300 	mov.w	r3, #0
 8004450:	00eb      	lsls	r3, r5, #3
 8004452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004456:	00e2      	lsls	r2, r4, #3
 8004458:	4614      	mov	r4, r2
 800445a:	461d      	mov	r5, r3
 800445c:	4643      	mov	r3, r8
 800445e:	18e3      	adds	r3, r4, r3
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	464b      	mov	r3, r9
 8004464:	eb45 0303 	adc.w	r3, r5, r3
 8004468:	607b      	str	r3, [r7, #4]
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f04f 0300 	mov.w	r3, #0
 8004472:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004476:	4629      	mov	r1, r5
 8004478:	028b      	lsls	r3, r1, #10
 800447a:	4621      	mov	r1, r4
 800447c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004480:	4621      	mov	r1, r4
 8004482:	028a      	lsls	r2, r1, #10
 8004484:	4610      	mov	r0, r2
 8004486:	4619      	mov	r1, r3
 8004488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800448a:	2200      	movs	r2, #0
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	61fa      	str	r2, [r7, #28]
 8004490:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004494:	f7fc fbd8 	bl	8000c48 <__aeabi_uldivmod>
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4613      	mov	r3, r2
 800449e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044a0:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	0c1b      	lsrs	r3, r3, #16
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	3301      	adds	r3, #1
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80044b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044ba:	e002      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044bc:	4b05      	ldr	r3, [pc, #20]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80044be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3750      	adds	r7, #80	; 0x50
 80044c8:	46bd      	mov	sp, r7
 80044ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044ce:	bf00      	nop
 80044d0:	40023800 	.word	0x40023800
 80044d4:	00f42400 	.word	0x00f42400

080044d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044d8:	b480      	push	{r7}
 80044da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044dc:	4b03      	ldr	r3, [pc, #12]	; (80044ec <HAL_RCC_GetHCLKFreq+0x14>)
 80044de:	681b      	ldr	r3, [r3, #0]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20000000 	.word	0x20000000

080044f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044f4:	f7ff fff0 	bl	80044d8 <HAL_RCC_GetHCLKFreq>
 80044f8:	4602      	mov	r2, r0
 80044fa:	4b05      	ldr	r3, [pc, #20]	; (8004510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	0a9b      	lsrs	r3, r3, #10
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	4903      	ldr	r1, [pc, #12]	; (8004514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800450c:	4618      	mov	r0, r3
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40023800 	.word	0x40023800
 8004514:	0800a37c 	.word	0x0800a37c

08004518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800451c:	f7ff ffdc 	bl	80044d8 <HAL_RCC_GetHCLKFreq>
 8004520:	4602      	mov	r2, r0
 8004522:	4b05      	ldr	r3, [pc, #20]	; (8004538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	0b5b      	lsrs	r3, r3, #13
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	4903      	ldr	r1, [pc, #12]	; (800453c <HAL_RCC_GetPCLK2Freq+0x24>)
 800452e:	5ccb      	ldrb	r3, [r1, r3]
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40023800 	.word	0x40023800
 800453c:	0800a37c 	.word	0x0800a37c

08004540 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8004544:	4b06      	ldr	r3, [pc, #24]	; (8004560 <HAL_RCC_NMI_IRQHandler+0x20>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800454c:	2b80      	cmp	r3, #128	; 0x80
 800454e:	d104      	bne.n	800455a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8004550:	f000 f80a 	bl	8004568 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8004554:	4b03      	ldr	r3, [pc, #12]	; (8004564 <HAL_RCC_NMI_IRQHandler+0x24>)
 8004556:	2280      	movs	r2, #128	; 0x80
 8004558:	701a      	strb	r2, [r3, #0]
  }
}
 800455a:	bf00      	nop
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40023800 	.word	0x40023800
 8004564:	4002380e 	.word	0x4002380e

08004568 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800456c:	bf00      	nop
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b082      	sub	sp, #8
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e07b      	b.n	8004680 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	2b00      	cmp	r3, #0
 800458e:	d108      	bne.n	80045a2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004598:	d009      	beq.n	80045ae <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	61da      	str	r2, [r3, #28]
 80045a0:	e005      	b.n	80045ae <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d106      	bne.n	80045ce <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f7fd fa33 	bl	8001a34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2202      	movs	r2, #2
 80045d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045e4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	431a      	orrs	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800461e:	431a      	orrs	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004632:	ea42 0103 	orr.w	r1, r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	0c1b      	lsrs	r3, r3, #16
 800464c:	f003 0104 	and.w	r1, r3, #4
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	f003 0210 	and.w	r2, r3, #16
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	69da      	ldr	r2, [r3, #28]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800466e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b088      	sub	sp, #32
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	603b      	str	r3, [r7, #0]
 8004694:	4613      	mov	r3, r2
 8004696:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004698:	2300      	movs	r3, #0
 800469a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d101      	bne.n	80046aa <HAL_SPI_Transmit+0x22>
 80046a6:	2302      	movs	r3, #2
 80046a8:	e126      	b.n	80048f8 <HAL_SPI_Transmit+0x270>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046b2:	f7fe f8a7 	bl	8002804 <HAL_GetTick>
 80046b6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d002      	beq.n	80046ce <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80046c8:	2302      	movs	r3, #2
 80046ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80046cc:	e10b      	b.n	80048e6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d002      	beq.n	80046da <HAL_SPI_Transmit+0x52>
 80046d4:	88fb      	ldrh	r3, [r7, #6]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d102      	bne.n	80046e0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80046de:	e102      	b.n	80048e6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2203      	movs	r2, #3
 80046e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	88fa      	ldrh	r2, [r7, #6]
 80046f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	88fa      	ldrh	r2, [r7, #6]
 80046fe:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004726:	d10f      	bne.n	8004748 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004736:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004746:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004752:	2b40      	cmp	r3, #64	; 0x40
 8004754:	d007      	beq.n	8004766 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004764:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800476e:	d14b      	bne.n	8004808 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <HAL_SPI_Transmit+0xf6>
 8004778:	8afb      	ldrh	r3, [r7, #22]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d13e      	bne.n	80047fc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	881a      	ldrh	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	1c9a      	adds	r2, r3, #2
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004798:	b29b      	uxth	r3, r3
 800479a:	3b01      	subs	r3, #1
 800479c:	b29a      	uxth	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047a2:	e02b      	b.n	80047fc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d112      	bne.n	80047d8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b6:	881a      	ldrh	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	1c9a      	adds	r2, r3, #2
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	3b01      	subs	r3, #1
 80047d0:	b29a      	uxth	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80047d6:	e011      	b.n	80047fc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047d8:	f7fe f814 	bl	8002804 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d803      	bhi.n	80047f0 <HAL_SPI_Transmit+0x168>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ee:	d102      	bne.n	80047f6 <HAL_SPI_Transmit+0x16e>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d102      	bne.n	80047fc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047fa:	e074      	b.n	80048e6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1ce      	bne.n	80047a4 <HAL_SPI_Transmit+0x11c>
 8004806:	e04c      	b.n	80048a2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <HAL_SPI_Transmit+0x18e>
 8004810:	8afb      	ldrh	r3, [r7, #22]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d140      	bne.n	8004898 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	330c      	adds	r3, #12
 8004820:	7812      	ldrb	r2, [r2, #0]
 8004822:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004828:	1c5a      	adds	r2, r3, #1
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004832:	b29b      	uxth	r3, r3
 8004834:	3b01      	subs	r3, #1
 8004836:	b29a      	uxth	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800483c:	e02c      	b.n	8004898 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b02      	cmp	r3, #2
 800484a:	d113      	bne.n	8004874 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	7812      	ldrb	r2, [r2, #0]
 8004858:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	86da      	strh	r2, [r3, #54]	; 0x36
 8004872:	e011      	b.n	8004898 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004874:	f7fd ffc6 	bl	8002804 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	429a      	cmp	r2, r3
 8004882:	d803      	bhi.n	800488c <HAL_SPI_Transmit+0x204>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488a:	d102      	bne.n	8004892 <HAL_SPI_Transmit+0x20a>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d102      	bne.n	8004898 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004896:	e026      	b.n	80048e6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1cd      	bne.n	800483e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	6839      	ldr	r1, [r7, #0]
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 fbcc 	bl	8005044 <SPI_EndRxTxTransaction>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2220      	movs	r2, #32
 80048b6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10a      	bne.n	80048d6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048c0:	2300      	movs	r3, #0
 80048c2:	613b      	str	r3, [r7, #16]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	613b      	str	r3, [r7, #16]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d002      	beq.n	80048e4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	77fb      	strb	r3, [r7, #31]
 80048e2:	e000      	b.n	80048e6 <HAL_SPI_Transmit+0x25e>
  }

error:
 80048e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80048f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3720      	adds	r7, #32
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b088      	sub	sp, #32
 8004904:	af02      	add	r7, sp, #8
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	4613      	mov	r3, r2
 800490e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004910:	2300      	movs	r3, #0
 8004912:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800491c:	d112      	bne.n	8004944 <HAL_SPI_Receive+0x44>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10e      	bne.n	8004944 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2204      	movs	r2, #4
 800492a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800492e:	88fa      	ldrh	r2, [r7, #6]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	4613      	mov	r3, r2
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	68b9      	ldr	r1, [r7, #8]
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 f8f1 	bl	8004b22 <HAL_SPI_TransmitReceive>
 8004940:	4603      	mov	r3, r0
 8004942:	e0ea      	b.n	8004b1a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800494a:	2b01      	cmp	r3, #1
 800494c:	d101      	bne.n	8004952 <HAL_SPI_Receive+0x52>
 800494e:	2302      	movs	r3, #2
 8004950:	e0e3      	b.n	8004b1a <HAL_SPI_Receive+0x21a>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800495a:	f7fd ff53 	bl	8002804 <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b01      	cmp	r3, #1
 800496a:	d002      	beq.n	8004972 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800496c:	2302      	movs	r3, #2
 800496e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004970:	e0ca      	b.n	8004b08 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <HAL_SPI_Receive+0x7e>
 8004978:	88fb      	ldrh	r3, [r7, #6]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d102      	bne.n	8004984 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004982:	e0c1      	b.n	8004b08 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2204      	movs	r2, #4
 8004988:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	88fa      	ldrh	r2, [r7, #6]
 800499c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	88fa      	ldrh	r2, [r7, #6]
 80049a2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049ca:	d10f      	bne.n	80049ec <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80049ea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f6:	2b40      	cmp	r3, #64	; 0x40
 80049f8:	d007      	beq.n	8004a0a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a08:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d162      	bne.n	8004ad8 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a12:	e02e      	b.n	8004a72 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d115      	bne.n	8004a4e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f103 020c 	add.w	r2, r3, #12
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2e:	7812      	ldrb	r2, [r2, #0]
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	3b01      	subs	r3, #1
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a4c:	e011      	b.n	8004a72 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a4e:	f7fd fed9 	bl	8002804 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d803      	bhi.n	8004a66 <HAL_SPI_Receive+0x166>
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a64:	d102      	bne.n	8004a6c <HAL_SPI_Receive+0x16c>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d102      	bne.n	8004a72 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004a70:	e04a      	b.n	8004b08 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1cb      	bne.n	8004a14 <HAL_SPI_Receive+0x114>
 8004a7c:	e031      	b.n	8004ae2 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d113      	bne.n	8004ab4 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a96:	b292      	uxth	r2, r2
 8004a98:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9e:	1c9a      	adds	r2, r3, #2
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ab2:	e011      	b.n	8004ad8 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab4:	f7fd fea6 	bl	8002804 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d803      	bhi.n	8004acc <HAL_SPI_Receive+0x1cc>
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aca:	d102      	bne.n	8004ad2 <HAL_SPI_Receive+0x1d2>
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d102      	bne.n	8004ad8 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004ad6:	e017      	b.n	8004b08 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1cd      	bne.n	8004a7e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	6839      	ldr	r1, [r7, #0]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 fa46 	bl	8004f78 <SPI_EndRxTransaction>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d002      	beq.n	8004af8 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2220      	movs	r2, #32
 8004af6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d002      	beq.n	8004b06 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	75fb      	strb	r3, [r7, #23]
 8004b04:	e000      	b.n	8004b08 <HAL_SPI_Receive+0x208>
  }

error :
 8004b06:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3718      	adds	r7, #24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b08c      	sub	sp, #48	; 0x30
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	607a      	str	r2, [r7, #4]
 8004b2e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b30:	2301      	movs	r3, #1
 8004b32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x26>
 8004b44:	2302      	movs	r3, #2
 8004b46:	e18a      	b.n	8004e5e <HAL_SPI_TransmitReceive+0x33c>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b50:	f7fd fe58 	bl	8002804 <HAL_GetTick>
 8004b54:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004b66:	887b      	ldrh	r3, [r7, #2]
 8004b68:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d00f      	beq.n	8004b92 <HAL_SPI_TransmitReceive+0x70>
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b78:	d107      	bne.n	8004b8a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d103      	bne.n	8004b8a <HAL_SPI_TransmitReceive+0x68>
 8004b82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b86:	2b04      	cmp	r3, #4
 8004b88:	d003      	beq.n	8004b92 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004b90:	e15b      	b.n	8004e4a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d005      	beq.n	8004ba4 <HAL_SPI_TransmitReceive+0x82>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <HAL_SPI_TransmitReceive+0x82>
 8004b9e:	887b      	ldrh	r3, [r7, #2]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d103      	bne.n	8004bac <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004baa:	e14e      	b.n	8004e4a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b04      	cmp	r3, #4
 8004bb6:	d003      	beq.n	8004bc0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2205      	movs	r2, #5
 8004bbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	887a      	ldrh	r2, [r7, #2]
 8004bd0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	887a      	ldrh	r2, [r7, #2]
 8004bd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	887a      	ldrh	r2, [r7, #2]
 8004be2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	887a      	ldrh	r2, [r7, #2]
 8004be8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c00:	2b40      	cmp	r3, #64	; 0x40
 8004c02:	d007      	beq.n	8004c14 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c1c:	d178      	bne.n	8004d10 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d002      	beq.n	8004c2c <HAL_SPI_TransmitReceive+0x10a>
 8004c26:	8b7b      	ldrh	r3, [r7, #26]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d166      	bne.n	8004cfa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c30:	881a      	ldrh	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	1c9a      	adds	r2, r3, #2
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c50:	e053      	b.n	8004cfa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d11b      	bne.n	8004c98 <HAL_SPI_TransmitReceive+0x176>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d016      	beq.n	8004c98 <HAL_SPI_TransmitReceive+0x176>
 8004c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d113      	bne.n	8004c98 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c74:	881a      	ldrh	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c80:	1c9a      	adds	r2, r3, #2
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d119      	bne.n	8004cda <HAL_SPI_TransmitReceive+0x1b8>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d014      	beq.n	8004cda <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cba:	b292      	uxth	r2, r2
 8004cbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc2:	1c9a      	adds	r2, r3, #2
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004cda:	f7fd fd93 	bl	8002804 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d807      	bhi.n	8004cfa <HAL_SPI_TransmitReceive+0x1d8>
 8004cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf0:	d003      	beq.n	8004cfa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004cf8:	e0a7      	b.n	8004e4a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1a6      	bne.n	8004c52 <HAL_SPI_TransmitReceive+0x130>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1a1      	bne.n	8004c52 <HAL_SPI_TransmitReceive+0x130>
 8004d0e:	e07c      	b.n	8004e0a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <HAL_SPI_TransmitReceive+0x1fc>
 8004d18:	8b7b      	ldrh	r3, [r7, #26]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d16b      	bne.n	8004df6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	330c      	adds	r3, #12
 8004d28:	7812      	ldrb	r2, [r2, #0]
 8004d2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d44:	e057      	b.n	8004df6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d11c      	bne.n	8004d8e <HAL_SPI_TransmitReceive+0x26c>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d017      	beq.n	8004d8e <HAL_SPI_TransmitReceive+0x26c>
 8004d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d114      	bne.n	8004d8e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	330c      	adds	r3, #12
 8004d6e:	7812      	ldrb	r2, [r2, #0]
 8004d70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d76:	1c5a      	adds	r2, r3, #1
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	3b01      	subs	r3, #1
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d119      	bne.n	8004dd0 <HAL_SPI_TransmitReceive+0x2ae>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d014      	beq.n	8004dd0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68da      	ldr	r2, [r3, #12]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db0:	b2d2      	uxtb	r2, r2
 8004db2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db8:	1c5a      	adds	r2, r3, #1
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004dd0:	f7fd fd18 	bl	8002804 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d803      	bhi.n	8004de8 <HAL_SPI_TransmitReceive+0x2c6>
 8004de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de6:	d102      	bne.n	8004dee <HAL_SPI_TransmitReceive+0x2cc>
 8004de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d103      	bne.n	8004df6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004df4:	e029      	b.n	8004e4a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1a2      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x224>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d19d      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 f918 	bl	8005044 <SPI_EndRxTxTransaction>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d006      	beq.n	8004e28 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004e26:	e010      	b.n	8004e4a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10b      	bne.n	8004e48 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e30:	2300      	movs	r3, #0
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	617b      	str	r3, [r7, #20]
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	e000      	b.n	8004e4a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004e48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3730      	adds	r7, #48	; 0x30
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
	...

08004e68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	603b      	str	r3, [r7, #0]
 8004e74:	4613      	mov	r3, r2
 8004e76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e78:	f7fd fcc4 	bl	8002804 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	4413      	add	r3, r2
 8004e86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e88:	f7fd fcbc 	bl	8002804 <HAL_GetTick>
 8004e8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e8e:	4b39      	ldr	r3, [pc, #228]	; (8004f74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	015b      	lsls	r3, r3, #5
 8004e94:	0d1b      	lsrs	r3, r3, #20
 8004e96:	69fa      	ldr	r2, [r7, #28]
 8004e98:	fb02 f303 	mul.w	r3, r2, r3
 8004e9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e9e:	e054      	b.n	8004f4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea6:	d050      	beq.n	8004f4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ea8:	f7fd fcac 	bl	8002804 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	69fa      	ldr	r2, [r7, #28]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d902      	bls.n	8004ebe <SPI_WaitFlagStateUntilTimeout+0x56>
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d13d      	bne.n	8004f3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ecc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ed6:	d111      	bne.n	8004efc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ee0:	d004      	beq.n	8004eec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eea:	d107      	bne.n	8004efc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004efa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f04:	d10f      	bne.n	8004f26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e017      	b.n	8004f6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689a      	ldr	r2, [r3, #8]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	4013      	ands	r3, r2
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	bf0c      	ite	eq
 8004f5a:	2301      	moveq	r3, #1
 8004f5c:	2300      	movne	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	461a      	mov	r2, r3
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d19b      	bne.n	8004ea0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3720      	adds	r7, #32
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20000000 	.word	0x20000000

08004f78 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af02      	add	r7, sp, #8
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f8c:	d111      	bne.n	8004fb2 <SPI_EndRxTransaction+0x3a>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f96:	d004      	beq.n	8004fa2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa0:	d107      	bne.n	8004fb2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fb0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fba:	d12a      	bne.n	8005012 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fc4:	d012      	beq.n	8004fec <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	2180      	movs	r1, #128	; 0x80
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f7ff ff49 	bl	8004e68 <SPI_WaitFlagStateUntilTimeout>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d02d      	beq.n	8005038 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe0:	f043 0220 	orr.w	r2, r3, #32
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e026      	b.n	800503a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f7ff ff36 	bl	8004e68 <SPI_WaitFlagStateUntilTimeout>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01a      	beq.n	8005038 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005006:	f043 0220 	orr.w	r2, r3, #32
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e013      	b.n	800503a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2200      	movs	r2, #0
 800501a:	2101      	movs	r1, #1
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f7ff ff23 	bl	8004e68 <SPI_WaitFlagStateUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d007      	beq.n	8005038 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800502c:	f043 0220 	orr.w	r2, r3, #32
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e000      	b.n	800503a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
	...

08005044 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b088      	sub	sp, #32
 8005048:	af02      	add	r7, sp, #8
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005050:	4b1b      	ldr	r3, [pc, #108]	; (80050c0 <SPI_EndRxTxTransaction+0x7c>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a1b      	ldr	r2, [pc, #108]	; (80050c4 <SPI_EndRxTxTransaction+0x80>)
 8005056:	fba2 2303 	umull	r2, r3, r2, r3
 800505a:	0d5b      	lsrs	r3, r3, #21
 800505c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005060:	fb02 f303 	mul.w	r3, r2, r3
 8005064:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800506e:	d112      	bne.n	8005096 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2200      	movs	r2, #0
 8005078:	2180      	movs	r1, #128	; 0x80
 800507a:	68f8      	ldr	r0, [r7, #12]
 800507c:	f7ff fef4 	bl	8004e68 <SPI_WaitFlagStateUntilTimeout>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d016      	beq.n	80050b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508a:	f043 0220 	orr.w	r2, r3, #32
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e00f      	b.n	80050b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00a      	beq.n	80050b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	3b01      	subs	r3, #1
 80050a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ac:	2b80      	cmp	r3, #128	; 0x80
 80050ae:	d0f2      	beq.n	8005096 <SPI_EndRxTxTransaction+0x52>
 80050b0:	e000      	b.n	80050b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80050b2:	bf00      	nop
  }

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	20000000 	.word	0x20000000
 80050c4:	165e9f81 	.word	0x165e9f81

080050c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e041      	b.n	800515e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fc fd1e 	bl	8001b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	3304      	adds	r3, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f000 fe16 	bl	8005d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b01      	cmp	r3, #1
 800517a:	d001      	beq.n	8005180 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e046      	b.n	800520e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a23      	ldr	r2, [pc, #140]	; (800521c <HAL_TIM_Base_Start+0xb4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d022      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800519a:	d01d      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a1f      	ldr	r2, [pc, #124]	; (8005220 <HAL_TIM_Base_Start+0xb8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d018      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a1e      	ldr	r2, [pc, #120]	; (8005224 <HAL_TIM_Base_Start+0xbc>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d013      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a1c      	ldr	r2, [pc, #112]	; (8005228 <HAL_TIM_Base_Start+0xc0>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d00e      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a1b      	ldr	r2, [pc, #108]	; (800522c <HAL_TIM_Base_Start+0xc4>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d009      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a19      	ldr	r2, [pc, #100]	; (8005230 <HAL_TIM_Base_Start+0xc8>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d004      	beq.n	80051d8 <HAL_TIM_Base_Start+0x70>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a18      	ldr	r2, [pc, #96]	; (8005234 <HAL_TIM_Base_Start+0xcc>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d111      	bne.n	80051fc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2b06      	cmp	r3, #6
 80051e8:	d010      	beq.n	800520c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0201 	orr.w	r2, r2, #1
 80051f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fa:	e007      	b.n	800520c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3714      	adds	r7, #20
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	40010000 	.word	0x40010000
 8005220:	40000400 	.word	0x40000400
 8005224:	40000800 	.word	0x40000800
 8005228:	40000c00 	.word	0x40000c00
 800522c:	40010400 	.word	0x40010400
 8005230:	40014000 	.word	0x40014000
 8005234:	40001800 	.word	0x40001800

08005238 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d001      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e04e      	b.n	80052ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0201 	orr.w	r2, r2, #1
 8005266:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a23      	ldr	r2, [pc, #140]	; (80052fc <HAL_TIM_Base_Start_IT+0xc4>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d022      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800527a:	d01d      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a1f      	ldr	r2, [pc, #124]	; (8005300 <HAL_TIM_Base_Start_IT+0xc8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d018      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a1e      	ldr	r2, [pc, #120]	; (8005304 <HAL_TIM_Base_Start_IT+0xcc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d013      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a1c      	ldr	r2, [pc, #112]	; (8005308 <HAL_TIM_Base_Start_IT+0xd0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00e      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1b      	ldr	r2, [pc, #108]	; (800530c <HAL_TIM_Base_Start_IT+0xd4>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a19      	ldr	r2, [pc, #100]	; (8005310 <HAL_TIM_Base_Start_IT+0xd8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a18      	ldr	r2, [pc, #96]	; (8005314 <HAL_TIM_Base_Start_IT+0xdc>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d111      	bne.n	80052dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2b06      	cmp	r3, #6
 80052c8:	d010      	beq.n	80052ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f042 0201 	orr.w	r2, r2, #1
 80052d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052da:	e007      	b.n	80052ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0201 	orr.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40010000 	.word	0x40010000
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800
 8005308:	40000c00 	.word	0x40000c00
 800530c:	40010400 	.word	0x40010400
 8005310:	40014000 	.word	0x40014000
 8005314:	40001800 	.word	0x40001800

08005318 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e041      	b.n	80053ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d106      	bne.n	8005344 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f839 	bl	80053b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2202      	movs	r2, #2
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	3304      	adds	r3, #4
 8005354:	4619      	mov	r1, r3
 8005356:	4610      	mov	r0, r2
 8005358:	f000 fcee 	bl	8005d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
	...

080053cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d109      	bne.n	80053f0 <HAL_TIM_PWM_Start+0x24>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	bf14      	ite	ne
 80053e8:	2301      	movne	r3, #1
 80053ea:	2300      	moveq	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e022      	b.n	8005436 <HAL_TIM_PWM_Start+0x6a>
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d109      	bne.n	800540a <HAL_TIM_PWM_Start+0x3e>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b01      	cmp	r3, #1
 8005400:	bf14      	ite	ne
 8005402:	2301      	movne	r3, #1
 8005404:	2300      	moveq	r3, #0
 8005406:	b2db      	uxtb	r3, r3
 8005408:	e015      	b.n	8005436 <HAL_TIM_PWM_Start+0x6a>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b08      	cmp	r3, #8
 800540e:	d109      	bne.n	8005424 <HAL_TIM_PWM_Start+0x58>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b01      	cmp	r3, #1
 800541a:	bf14      	ite	ne
 800541c:	2301      	movne	r3, #1
 800541e:	2300      	moveq	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	e008      	b.n	8005436 <HAL_TIM_PWM_Start+0x6a>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b01      	cmp	r3, #1
 800542e:	bf14      	ite	ne
 8005430:	2301      	movne	r3, #1
 8005432:	2300      	moveq	r3, #0
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e07c      	b.n	8005538 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d104      	bne.n	800544e <HAL_TIM_PWM_Start+0x82>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2202      	movs	r2, #2
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800544c:	e013      	b.n	8005476 <HAL_TIM_PWM_Start+0xaa>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b04      	cmp	r3, #4
 8005452:	d104      	bne.n	800545e <HAL_TIM_PWM_Start+0x92>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800545c:	e00b      	b.n	8005476 <HAL_TIM_PWM_Start+0xaa>
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	2b08      	cmp	r3, #8
 8005462:	d104      	bne.n	800546e <HAL_TIM_PWM_Start+0xa2>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800546c:	e003      	b.n	8005476 <HAL_TIM_PWM_Start+0xaa>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2202      	movs	r2, #2
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2201      	movs	r2, #1
 800547c:	6839      	ldr	r1, [r7, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f000 ff44 	bl	800630c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a2d      	ldr	r2, [pc, #180]	; (8005540 <HAL_TIM_PWM_Start+0x174>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d004      	beq.n	8005498 <HAL_TIM_PWM_Start+0xcc>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a2c      	ldr	r2, [pc, #176]	; (8005544 <HAL_TIM_PWM_Start+0x178>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d101      	bne.n	800549c <HAL_TIM_PWM_Start+0xd0>
 8005498:	2301      	movs	r3, #1
 800549a:	e000      	b.n	800549e <HAL_TIM_PWM_Start+0xd2>
 800549c:	2300      	movs	r3, #0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d007      	beq.n	80054b2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a22      	ldr	r2, [pc, #136]	; (8005540 <HAL_TIM_PWM_Start+0x174>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d022      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054c4:	d01d      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1f      	ldr	r2, [pc, #124]	; (8005548 <HAL_TIM_PWM_Start+0x17c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d018      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a1d      	ldr	r2, [pc, #116]	; (800554c <HAL_TIM_PWM_Start+0x180>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d013      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a1c      	ldr	r2, [pc, #112]	; (8005550 <HAL_TIM_PWM_Start+0x184>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00e      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a16      	ldr	r2, [pc, #88]	; (8005544 <HAL_TIM_PWM_Start+0x178>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d009      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a18      	ldr	r2, [pc, #96]	; (8005554 <HAL_TIM_PWM_Start+0x188>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d004      	beq.n	8005502 <HAL_TIM_PWM_Start+0x136>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a16      	ldr	r2, [pc, #88]	; (8005558 <HAL_TIM_PWM_Start+0x18c>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d111      	bne.n	8005526 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f003 0307 	and.w	r3, r3, #7
 800550c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2b06      	cmp	r3, #6
 8005512:	d010      	beq.n	8005536 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0201 	orr.w	r2, r2, #1
 8005522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005524:	e007      	b.n	8005536 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0201 	orr.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40010000 	.word	0x40010000
 8005544:	40010400 	.word	0x40010400
 8005548:	40000400 	.word	0x40000400
 800554c:	40000800 	.word	0x40000800
 8005550:	40000c00 	.word	0x40000c00
 8005554:	40014000 	.word	0x40014000
 8005558:	40001800 	.word	0x40001800

0800555c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e097      	b.n	80056a0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	d106      	bne.n	800558a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f7fc fb71 	bl	8001c6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2202      	movs	r2, #2
 800558e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055a0:	f023 0307 	bic.w	r3, r3, #7
 80055a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3304      	adds	r3, #4
 80055ae:	4619      	mov	r1, r3
 80055b0:	4610      	mov	r0, r2
 80055b2:	f000 fbc1 	bl	8005d38 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055de:	f023 0303 	bic.w	r3, r3, #3
 80055e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	021b      	lsls	r3, r3, #8
 80055ee:	4313      	orrs	r3, r2
 80055f0:	693a      	ldr	r2, [r7, #16]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80055fc:	f023 030c 	bic.w	r3, r3, #12
 8005600:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005608:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800560c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68da      	ldr	r2, [r3, #12]
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	021b      	lsls	r3, r3, #8
 8005618:	4313      	orrs	r3, r2
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	011a      	lsls	r2, r3, #4
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	031b      	lsls	r3, r3, #12
 800562c:	4313      	orrs	r3, r2
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	4313      	orrs	r3, r2
 8005632:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800563a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005642:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	011b      	lsls	r3, r3, #4
 800564e:	4313      	orrs	r3, r2
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3718      	adds	r7, #24
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80056c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80056c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80056d0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d110      	bne.n	80056fa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d102      	bne.n	80056e4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80056de:	7b7b      	ldrb	r3, [r7, #13]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d001      	beq.n	80056e8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e069      	b.n	80057bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2202      	movs	r2, #2
 80056ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2202      	movs	r2, #2
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056f8:	e031      	b.n	800575e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b04      	cmp	r3, #4
 80056fe:	d110      	bne.n	8005722 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005700:	7bbb      	ldrb	r3, [r7, #14]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d102      	bne.n	800570c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005706:	7b3b      	ldrb	r3, [r7, #12]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d001      	beq.n	8005710 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e055      	b.n	80057bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005720:	e01d      	b.n	800575e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d108      	bne.n	800573a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005728:	7bbb      	ldrb	r3, [r7, #14]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d105      	bne.n	800573a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800572e:	7b7b      	ldrb	r3, [r7, #13]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d102      	bne.n	800573a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005734:	7b3b      	ldrb	r3, [r7, #12]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d001      	beq.n	800573e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e03e      	b.n	80057bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2202      	movs	r2, #2
 8005742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2202      	movs	r2, #2
 800574a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2202      	movs	r2, #2
 8005752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2202      	movs	r2, #2
 800575a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <HAL_TIM_Encoder_Start+0xc4>
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	2b04      	cmp	r3, #4
 8005768:	d008      	beq.n	800577c <HAL_TIM_Encoder_Start+0xd4>
 800576a:	e00f      	b.n	800578c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2201      	movs	r2, #1
 8005772:	2100      	movs	r1, #0
 8005774:	4618      	mov	r0, r3
 8005776:	f000 fdc9 	bl	800630c <TIM_CCxChannelCmd>
      break;
 800577a:	e016      	b.n	80057aa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2201      	movs	r2, #1
 8005782:	2104      	movs	r1, #4
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fdc1 	bl	800630c <TIM_CCxChannelCmd>
      break;
 800578a:	e00e      	b.n	80057aa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2201      	movs	r2, #1
 8005792:	2100      	movs	r1, #0
 8005794:	4618      	mov	r0, r3
 8005796:	f000 fdb9 	bl	800630c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2201      	movs	r2, #1
 80057a0:	2104      	movs	r1, #4
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fdb2 	bl	800630c <TIM_CCxChannelCmd>
      break;
 80057a8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f042 0201 	orr.w	r2, r2, #1
 80057b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d122      	bne.n	8005820 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f003 0302 	and.w	r3, r3, #2
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d11b      	bne.n	8005820 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0202 	mvn.w	r2, #2
 80057f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa77 	bl	8005cfa <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fa69 	bl	8005ce6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 fa7a 	bl	8005d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0304 	and.w	r3, r3, #4
 800582a:	2b04      	cmp	r3, #4
 800582c:	d122      	bne.n	8005874 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f003 0304 	and.w	r3, r3, #4
 8005838:	2b04      	cmp	r3, #4
 800583a:	d11b      	bne.n	8005874 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0204 	mvn.w	r2, #4
 8005844:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2202      	movs	r2, #2
 800584a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005856:	2b00      	cmp	r3, #0
 8005858:	d003      	beq.n	8005862 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 fa4d 	bl	8005cfa <HAL_TIM_IC_CaptureCallback>
 8005860:	e005      	b.n	800586e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fa3f 	bl	8005ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fa50 	bl	8005d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f003 0308 	and.w	r3, r3, #8
 800587e:	2b08      	cmp	r3, #8
 8005880:	d122      	bne.n	80058c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	f003 0308 	and.w	r3, r3, #8
 800588c:	2b08      	cmp	r3, #8
 800588e:	d11b      	bne.n	80058c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0208 	mvn.w	r2, #8
 8005898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2204      	movs	r2, #4
 800589e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	69db      	ldr	r3, [r3, #28]
 80058a6:	f003 0303 	and.w	r3, r3, #3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fa23 	bl	8005cfa <HAL_TIM_IC_CaptureCallback>
 80058b4:	e005      	b.n	80058c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 fa15 	bl	8005ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 fa26 	bl	8005d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	f003 0310 	and.w	r3, r3, #16
 80058d2:	2b10      	cmp	r3, #16
 80058d4:	d122      	bne.n	800591c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f003 0310 	and.w	r3, r3, #16
 80058e0:	2b10      	cmp	r3, #16
 80058e2:	d11b      	bne.n	800591c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f06f 0210 	mvn.w	r2, #16
 80058ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2208      	movs	r2, #8
 80058f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f9f9 	bl	8005cfa <HAL_TIM_IC_CaptureCallback>
 8005908:	e005      	b.n	8005916 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f9eb 	bl	8005ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 f9fc 	bl	8005d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b01      	cmp	r3, #1
 8005928:	d10e      	bne.n	8005948 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	f003 0301 	and.w	r3, r3, #1
 8005934:	2b01      	cmp	r3, #1
 8005936:	d107      	bne.n	8005948 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f06f 0201 	mvn.w	r2, #1
 8005940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f001 fd52 	bl	80073ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005952:	2b80      	cmp	r3, #128	; 0x80
 8005954:	d10e      	bne.n	8005974 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005960:	2b80      	cmp	r3, #128	; 0x80
 8005962:	d107      	bne.n	8005974 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800596c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 fd78 	bl	8006464 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800597e:	2b40      	cmp	r3, #64	; 0x40
 8005980:	d10e      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598c:	2b40      	cmp	r3, #64	; 0x40
 800598e:	d107      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 f9c1 	bl	8005d22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b20      	cmp	r3, #32
 80059ac:	d10e      	bne.n	80059cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f003 0320 	and.w	r3, r3, #32
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d107      	bne.n	80059cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f06f 0220 	mvn.w	r2, #32
 80059c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 fd42 	bl	8006450 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059cc:	bf00      	nop
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059e0:	2300      	movs	r3, #0
 80059e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d101      	bne.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059ee:	2302      	movs	r3, #2
 80059f0:	e0ae      	b.n	8005b50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2b0c      	cmp	r3, #12
 80059fe:	f200 809f 	bhi.w	8005b40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005a02:	a201      	add	r2, pc, #4	; (adr r2, 8005a08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a08:	08005a3d 	.word	0x08005a3d
 8005a0c:	08005b41 	.word	0x08005b41
 8005a10:	08005b41 	.word	0x08005b41
 8005a14:	08005b41 	.word	0x08005b41
 8005a18:	08005a7d 	.word	0x08005a7d
 8005a1c:	08005b41 	.word	0x08005b41
 8005a20:	08005b41 	.word	0x08005b41
 8005a24:	08005b41 	.word	0x08005b41
 8005a28:	08005abf 	.word	0x08005abf
 8005a2c:	08005b41 	.word	0x08005b41
 8005a30:	08005b41 	.word	0x08005b41
 8005a34:	08005b41 	.word	0x08005b41
 8005a38:	08005aff 	.word	0x08005aff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68b9      	ldr	r1, [r7, #8]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fa18 	bl	8005e78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f042 0208 	orr.w	r2, r2, #8
 8005a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	699a      	ldr	r2, [r3, #24]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 0204 	bic.w	r2, r2, #4
 8005a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	6999      	ldr	r1, [r3, #24]
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	691a      	ldr	r2, [r3, #16]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	619a      	str	r2, [r3, #24]
      break;
 8005a7a:	e064      	b.n	8005b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68b9      	ldr	r1, [r7, #8]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 fa68 	bl	8005f58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699a      	ldr	r2, [r3, #24]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699a      	ldr	r2, [r3, #24]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	6999      	ldr	r1, [r3, #24]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	021a      	lsls	r2, r3, #8
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	619a      	str	r2, [r3, #24]
      break;
 8005abc:	e043      	b.n	8005b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68b9      	ldr	r1, [r7, #8]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 fabd 	bl	8006044 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	69da      	ldr	r2, [r3, #28]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0208 	orr.w	r2, r2, #8
 8005ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69da      	ldr	r2, [r3, #28]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0204 	bic.w	r2, r2, #4
 8005ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	69d9      	ldr	r1, [r3, #28]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	430a      	orrs	r2, r1
 8005afa:	61da      	str	r2, [r3, #28]
      break;
 8005afc:	e023      	b.n	8005b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fb11 	bl	800612c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69da      	ldr	r2, [r3, #28]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69da      	ldr	r2, [r3, #28]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69d9      	ldr	r1, [r3, #28]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	021a      	lsls	r2, r3, #8
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	61da      	str	r2, [r3, #28]
      break;
 8005b3e:	e002      	b.n	8005b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	75fb      	strb	r3, [r7, #23]
      break;
 8005b44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b62:	2300      	movs	r3, #0
 8005b64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_TIM_ConfigClockSource+0x1c>
 8005b70:	2302      	movs	r3, #2
 8005b72:	e0b4      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x186>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bac:	d03e      	beq.n	8005c2c <HAL_TIM_ConfigClockSource+0xd4>
 8005bae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bb2:	f200 8087 	bhi.w	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bba:	f000 8086 	beq.w	8005cca <HAL_TIM_ConfigClockSource+0x172>
 8005bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bc2:	d87f      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b70      	cmp	r3, #112	; 0x70
 8005bc6:	d01a      	beq.n	8005bfe <HAL_TIM_ConfigClockSource+0xa6>
 8005bc8:	2b70      	cmp	r3, #112	; 0x70
 8005bca:	d87b      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b60      	cmp	r3, #96	; 0x60
 8005bce:	d050      	beq.n	8005c72 <HAL_TIM_ConfigClockSource+0x11a>
 8005bd0:	2b60      	cmp	r3, #96	; 0x60
 8005bd2:	d877      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd4:	2b50      	cmp	r3, #80	; 0x50
 8005bd6:	d03c      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0xfa>
 8005bd8:	2b50      	cmp	r3, #80	; 0x50
 8005bda:	d873      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bdc:	2b40      	cmp	r3, #64	; 0x40
 8005bde:	d058      	beq.n	8005c92 <HAL_TIM_ConfigClockSource+0x13a>
 8005be0:	2b40      	cmp	r3, #64	; 0x40
 8005be2:	d86f      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005be4:	2b30      	cmp	r3, #48	; 0x30
 8005be6:	d064      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005be8:	2b30      	cmp	r3, #48	; 0x30
 8005bea:	d86b      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bec:	2b20      	cmp	r3, #32
 8005bee:	d060      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf0:	2b20      	cmp	r3, #32
 8005bf2:	d867      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d05c      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf8:	2b10      	cmp	r3, #16
 8005bfa:	d05a      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bfc:	e062      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6818      	ldr	r0, [r3, #0]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	6899      	ldr	r1, [r3, #8]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	f000 fb5d 	bl	80062cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	609a      	str	r2, [r3, #8]
      break;
 8005c2a:	e04f      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6818      	ldr	r0, [r3, #0]
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	6899      	ldr	r1, [r3, #8]
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f000 fb46 	bl	80062cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c4e:	609a      	str	r2, [r3, #8]
      break;
 8005c50:	e03c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6818      	ldr	r0, [r3, #0]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	6859      	ldr	r1, [r3, #4]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f000 faba 	bl	80061d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2150      	movs	r1, #80	; 0x50
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 fb13 	bl	8006296 <TIM_ITRx_SetConfig>
      break;
 8005c70:	e02c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6818      	ldr	r0, [r3, #0]
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	6859      	ldr	r1, [r3, #4]
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f000 fad9 	bl	8006236 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2160      	movs	r1, #96	; 0x60
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 fb03 	bl	8006296 <TIM_ITRx_SetConfig>
      break;
 8005c90:	e01c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6818      	ldr	r0, [r3, #0]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	6859      	ldr	r1, [r3, #4]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f000 fa9a 	bl	80061d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2140      	movs	r1, #64	; 0x40
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 faf3 	bl	8006296 <TIM_ITRx_SetConfig>
      break;
 8005cb0:	e00c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f000 faea 	bl	8006296 <TIM_ITRx_SetConfig>
      break;
 8005cc2:	e003      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cc8:	e000      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b083      	sub	sp, #12
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cee:	bf00      	nop
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b083      	sub	sp, #12
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
	...

08005d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a40      	ldr	r2, [pc, #256]	; (8005e4c <TIM_Base_SetConfig+0x114>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d013      	beq.n	8005d78 <TIM_Base_SetConfig+0x40>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d56:	d00f      	beq.n	8005d78 <TIM_Base_SetConfig+0x40>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a3d      	ldr	r2, [pc, #244]	; (8005e50 <TIM_Base_SetConfig+0x118>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d00b      	beq.n	8005d78 <TIM_Base_SetConfig+0x40>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a3c      	ldr	r2, [pc, #240]	; (8005e54 <TIM_Base_SetConfig+0x11c>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d007      	beq.n	8005d78 <TIM_Base_SetConfig+0x40>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a3b      	ldr	r2, [pc, #236]	; (8005e58 <TIM_Base_SetConfig+0x120>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d003      	beq.n	8005d78 <TIM_Base_SetConfig+0x40>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a3a      	ldr	r2, [pc, #232]	; (8005e5c <TIM_Base_SetConfig+0x124>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d108      	bne.n	8005d8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a2f      	ldr	r2, [pc, #188]	; (8005e4c <TIM_Base_SetConfig+0x114>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d02b      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d98:	d027      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a2c      	ldr	r2, [pc, #176]	; (8005e50 <TIM_Base_SetConfig+0x118>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d023      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a2b      	ldr	r2, [pc, #172]	; (8005e54 <TIM_Base_SetConfig+0x11c>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d01f      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a2a      	ldr	r2, [pc, #168]	; (8005e58 <TIM_Base_SetConfig+0x120>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d01b      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a29      	ldr	r2, [pc, #164]	; (8005e5c <TIM_Base_SetConfig+0x124>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d017      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a28      	ldr	r2, [pc, #160]	; (8005e60 <TIM_Base_SetConfig+0x128>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d013      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a27      	ldr	r2, [pc, #156]	; (8005e64 <TIM_Base_SetConfig+0x12c>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d00f      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a26      	ldr	r2, [pc, #152]	; (8005e68 <TIM_Base_SetConfig+0x130>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d00b      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a25      	ldr	r2, [pc, #148]	; (8005e6c <TIM_Base_SetConfig+0x134>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d007      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a24      	ldr	r2, [pc, #144]	; (8005e70 <TIM_Base_SetConfig+0x138>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d003      	beq.n	8005dea <TIM_Base_SetConfig+0xb2>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a23      	ldr	r2, [pc, #140]	; (8005e74 <TIM_Base_SetConfig+0x13c>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d108      	bne.n	8005dfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005df0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	689a      	ldr	r2, [r3, #8]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a0a      	ldr	r2, [pc, #40]	; (8005e4c <TIM_Base_SetConfig+0x114>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d003      	beq.n	8005e30 <TIM_Base_SetConfig+0xf8>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a0c      	ldr	r2, [pc, #48]	; (8005e5c <TIM_Base_SetConfig+0x124>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d103      	bne.n	8005e38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	691a      	ldr	r2, [r3, #16]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	615a      	str	r2, [r3, #20]
}
 8005e3e:	bf00      	nop
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	40010000 	.word	0x40010000
 8005e50:	40000400 	.word	0x40000400
 8005e54:	40000800 	.word	0x40000800
 8005e58:	40000c00 	.word	0x40000c00
 8005e5c:	40010400 	.word	0x40010400
 8005e60:	40014000 	.word	0x40014000
 8005e64:	40014400 	.word	0x40014400
 8005e68:	40014800 	.word	0x40014800
 8005e6c:	40001800 	.word	0x40001800
 8005e70:	40001c00 	.word	0x40001c00
 8005e74:	40002000 	.word	0x40002000

08005e78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	f023 0201 	bic.w	r2, r3, #1
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 0303 	bic.w	r3, r3, #3
 8005eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f023 0302 	bic.w	r3, r3, #2
 8005ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a20      	ldr	r2, [pc, #128]	; (8005f50 <TIM_OC1_SetConfig+0xd8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d003      	beq.n	8005edc <TIM_OC1_SetConfig+0x64>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a1f      	ldr	r2, [pc, #124]	; (8005f54 <TIM_OC1_SetConfig+0xdc>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d10c      	bne.n	8005ef6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	f023 0308 	bic.w	r3, r3, #8
 8005ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f023 0304 	bic.w	r3, r3, #4
 8005ef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a15      	ldr	r2, [pc, #84]	; (8005f50 <TIM_OC1_SetConfig+0xd8>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d003      	beq.n	8005f06 <TIM_OC1_SetConfig+0x8e>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a14      	ldr	r2, [pc, #80]	; (8005f54 <TIM_OC1_SetConfig+0xdc>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d111      	bne.n	8005f2a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	621a      	str	r2, [r3, #32]
}
 8005f44:	bf00      	nop
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	40010000 	.word	0x40010000
 8005f54:	40010400 	.word	0x40010400

08005f58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	f023 0210 	bic.w	r2, r3, #16
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	021b      	lsls	r3, r3, #8
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f023 0320 	bic.w	r3, r3, #32
 8005fa2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	011b      	lsls	r3, r3, #4
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a22      	ldr	r2, [pc, #136]	; (800603c <TIM_OC2_SetConfig+0xe4>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d003      	beq.n	8005fc0 <TIM_OC2_SetConfig+0x68>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a21      	ldr	r2, [pc, #132]	; (8006040 <TIM_OC2_SetConfig+0xe8>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d10d      	bne.n	8005fdc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	011b      	lsls	r3, r3, #4
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a17      	ldr	r2, [pc, #92]	; (800603c <TIM_OC2_SetConfig+0xe4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d003      	beq.n	8005fec <TIM_OC2_SetConfig+0x94>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a16      	ldr	r2, [pc, #88]	; (8006040 <TIM_OC2_SetConfig+0xe8>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d113      	bne.n	8006014 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ff2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	4313      	orrs	r3, r2
 8006006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	4313      	orrs	r3, r2
 8006012:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	621a      	str	r2, [r3, #32]
}
 800602e:	bf00      	nop
 8006030:	371c      	adds	r7, #28
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40010000 	.word	0x40010000
 8006040:	40010400 	.word	0x40010400

08006044 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006044:	b480      	push	{r7}
 8006046:	b087      	sub	sp, #28
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	69db      	ldr	r3, [r3, #28]
 800606a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f023 0303 	bic.w	r3, r3, #3
 800607a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	4313      	orrs	r3, r2
 8006084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800608c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	021b      	lsls	r3, r3, #8
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a21      	ldr	r2, [pc, #132]	; (8006124 <TIM_OC3_SetConfig+0xe0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_OC3_SetConfig+0x66>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a20      	ldr	r2, [pc, #128]	; (8006128 <TIM_OC3_SetConfig+0xe4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d10d      	bne.n	80060c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	021b      	lsls	r3, r3, #8
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a16      	ldr	r2, [pc, #88]	; (8006124 <TIM_OC3_SetConfig+0xe0>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d003      	beq.n	80060d6 <TIM_OC3_SetConfig+0x92>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a15      	ldr	r2, [pc, #84]	; (8006128 <TIM_OC3_SetConfig+0xe4>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d113      	bne.n	80060fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	011b      	lsls	r3, r3, #4
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	011b      	lsls	r3, r3, #4
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	621a      	str	r2, [r3, #32]
}
 8006118:	bf00      	nop
 800611a:	371c      	adds	r7, #28
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	40010000 	.word	0x40010000
 8006128:	40010400 	.word	0x40010400

0800612c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800615a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006162:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	021b      	lsls	r3, r3, #8
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	4313      	orrs	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006176:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	031b      	lsls	r3, r3, #12
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	4313      	orrs	r3, r2
 8006182:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a12      	ldr	r2, [pc, #72]	; (80061d0 <TIM_OC4_SetConfig+0xa4>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d003      	beq.n	8006194 <TIM_OC4_SetConfig+0x68>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a11      	ldr	r2, [pc, #68]	; (80061d4 <TIM_OC4_SetConfig+0xa8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d109      	bne.n	80061a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800619a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	019b      	lsls	r3, r3, #6
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	621a      	str	r2, [r3, #32]
}
 80061c2:	bf00      	nop
 80061c4:	371c      	adds	r7, #28
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40010000 	.word	0x40010000
 80061d4:	40010400 	.word	0x40010400

080061d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061d8:	b480      	push	{r7}
 80061da:	b087      	sub	sp, #28
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6a1b      	ldr	r3, [r3, #32]
 80061e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	f023 0201 	bic.w	r2, r3, #1
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006202:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f023 030a 	bic.w	r3, r3, #10
 8006214:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	4313      	orrs	r3, r2
 800621c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	621a      	str	r2, [r3, #32]
}
 800622a:	bf00      	nop
 800622c:	371c      	adds	r7, #28
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006236:	b480      	push	{r7}
 8006238:	b087      	sub	sp, #28
 800623a:	af00      	add	r7, sp, #0
 800623c:	60f8      	str	r0, [r7, #12]
 800623e:	60b9      	str	r1, [r7, #8]
 8006240:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	f023 0210 	bic.w	r2, r3, #16
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006260:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	031b      	lsls	r3, r3, #12
 8006266:	697a      	ldr	r2, [r7, #20]
 8006268:	4313      	orrs	r3, r2
 800626a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006272:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	011b      	lsls	r3, r3, #4
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	4313      	orrs	r3, r2
 800627c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	621a      	str	r2, [r3, #32]
}
 800628a:	bf00      	nop
 800628c:	371c      	adds	r7, #28
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr

08006296 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006296:	b480      	push	{r7}
 8006298:	b085      	sub	sp, #20
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
 800629e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	f043 0307 	orr.w	r3, r3, #7
 80062b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	609a      	str	r2, [r3, #8]
}
 80062c0:	bf00      	nop
 80062c2:	3714      	adds	r7, #20
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b087      	sub	sp, #28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	021a      	lsls	r2, r3, #8
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	431a      	orrs	r2, r3
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	609a      	str	r2, [r3, #8]
}
 8006300:	bf00      	nop
 8006302:	371c      	adds	r7, #28
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800630c:	b480      	push	{r7}
 800630e:	b087      	sub	sp, #28
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	f003 031f 	and.w	r3, r3, #31
 800631e:	2201      	movs	r2, #1
 8006320:	fa02 f303 	lsl.w	r3, r2, r3
 8006324:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6a1a      	ldr	r2, [r3, #32]
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	43db      	mvns	r3, r3
 800632e:	401a      	ands	r2, r3
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6a1a      	ldr	r2, [r3, #32]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	f003 031f 	and.w	r3, r3, #31
 800633e:	6879      	ldr	r1, [r7, #4]
 8006340:	fa01 f303 	lsl.w	r3, r1, r3
 8006344:	431a      	orrs	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	621a      	str	r2, [r3, #32]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
	...

08006358 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006368:	2b01      	cmp	r3, #1
 800636a:	d101      	bne.n	8006370 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800636c:	2302      	movs	r3, #2
 800636e:	e05a      	b.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2202      	movs	r2, #2
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006396:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a21      	ldr	r2, [pc, #132]	; (8006434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d022      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063bc:	d01d      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a1d      	ldr	r2, [pc, #116]	; (8006438 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d018      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a1b      	ldr	r2, [pc, #108]	; (800643c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d013      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a1a      	ldr	r2, [pc, #104]	; (8006440 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d00e      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a18      	ldr	r2, [pc, #96]	; (8006444 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d009      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a17      	ldr	r2, [pc, #92]	; (8006448 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d004      	beq.n	80063fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a15      	ldr	r2, [pc, #84]	; (800644c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d10c      	bne.n	8006414 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006400:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	4313      	orrs	r3, r2
 800640a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3714      	adds	r7, #20
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	40010000 	.word	0x40010000
 8006438:	40000400 	.word	0x40000400
 800643c:	40000800 	.word	0x40000800
 8006440:	40000c00 	.word	0x40000c00
 8006444:	40010400 	.word	0x40010400
 8006448:	40014000 	.word	0x40014000
 800644c:	40001800 	.word	0x40001800

08006450 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d101      	bne.n	800648a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e03f      	b.n	800650a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b00      	cmp	r3, #0
 8006494:	d106      	bne.n	80064a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7fb fce0 	bl	8001e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2224      	movs	r2, #36	; 0x24
 80064a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f829 	bl	8006514 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	691a      	ldr	r2, [r3, #16]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	695a      	ldr	r2, [r3, #20]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68da      	ldr	r2, [r3, #12]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2220      	movs	r2, #32
 80064fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2220      	movs	r2, #32
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006518:	b0c0      	sub	sp, #256	; 0x100
 800651a:	af00      	add	r7, sp, #0
 800651c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800652c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006530:	68d9      	ldr	r1, [r3, #12]
 8006532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	ea40 0301 	orr.w	r3, r0, r1
 800653c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800653e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006542:	689a      	ldr	r2, [r3, #8]
 8006544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	431a      	orrs	r2, r3
 800654c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	431a      	orrs	r2, r3
 8006554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	4313      	orrs	r3, r2
 800655c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68db      	ldr	r3, [r3, #12]
 8006568:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800656c:	f021 010c 	bic.w	r1, r1, #12
 8006570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800657a:	430b      	orrs	r3, r1
 800657c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800657e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800658a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800658e:	6999      	ldr	r1, [r3, #24]
 8006590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	ea40 0301 	orr.w	r3, r0, r1
 800659a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800659c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	4b8f      	ldr	r3, [pc, #572]	; (80067e0 <UART_SetConfig+0x2cc>)
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d005      	beq.n	80065b4 <UART_SetConfig+0xa0>
 80065a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	4b8d      	ldr	r3, [pc, #564]	; (80067e4 <UART_SetConfig+0x2d0>)
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d104      	bne.n	80065be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065b4:	f7fd ffb0 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 80065b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80065bc:	e003      	b.n	80065c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065be:	f7fd ff97 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80065c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065ca:	69db      	ldr	r3, [r3, #28]
 80065cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065d0:	f040 810c 	bne.w	80067ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d8:	2200      	movs	r2, #0
 80065da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80065de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80065e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80065e6:	4622      	mov	r2, r4
 80065e8:	462b      	mov	r3, r5
 80065ea:	1891      	adds	r1, r2, r2
 80065ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80065ee:	415b      	adcs	r3, r3
 80065f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80065f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80065f6:	4621      	mov	r1, r4
 80065f8:	eb12 0801 	adds.w	r8, r2, r1
 80065fc:	4629      	mov	r1, r5
 80065fe:	eb43 0901 	adc.w	r9, r3, r1
 8006602:	f04f 0200 	mov.w	r2, #0
 8006606:	f04f 0300 	mov.w	r3, #0
 800660a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800660e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006612:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006616:	4690      	mov	r8, r2
 8006618:	4699      	mov	r9, r3
 800661a:	4623      	mov	r3, r4
 800661c:	eb18 0303 	adds.w	r3, r8, r3
 8006620:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006624:	462b      	mov	r3, r5
 8006626:	eb49 0303 	adc.w	r3, r9, r3
 800662a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800662e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800663a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800663e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006642:	460b      	mov	r3, r1
 8006644:	18db      	adds	r3, r3, r3
 8006646:	653b      	str	r3, [r7, #80]	; 0x50
 8006648:	4613      	mov	r3, r2
 800664a:	eb42 0303 	adc.w	r3, r2, r3
 800664e:	657b      	str	r3, [r7, #84]	; 0x54
 8006650:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006654:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006658:	f7fa faf6 	bl	8000c48 <__aeabi_uldivmod>
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4b61      	ldr	r3, [pc, #388]	; (80067e8 <UART_SetConfig+0x2d4>)
 8006662:	fba3 2302 	umull	r2, r3, r3, r2
 8006666:	095b      	lsrs	r3, r3, #5
 8006668:	011c      	lsls	r4, r3, #4
 800666a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800666e:	2200      	movs	r2, #0
 8006670:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006674:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006678:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800667c:	4642      	mov	r2, r8
 800667e:	464b      	mov	r3, r9
 8006680:	1891      	adds	r1, r2, r2
 8006682:	64b9      	str	r1, [r7, #72]	; 0x48
 8006684:	415b      	adcs	r3, r3
 8006686:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006688:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800668c:	4641      	mov	r1, r8
 800668e:	eb12 0a01 	adds.w	sl, r2, r1
 8006692:	4649      	mov	r1, r9
 8006694:	eb43 0b01 	adc.w	fp, r3, r1
 8006698:	f04f 0200 	mov.w	r2, #0
 800669c:	f04f 0300 	mov.w	r3, #0
 80066a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80066a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80066a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066ac:	4692      	mov	sl, r2
 80066ae:	469b      	mov	fp, r3
 80066b0:	4643      	mov	r3, r8
 80066b2:	eb1a 0303 	adds.w	r3, sl, r3
 80066b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066ba:	464b      	mov	r3, r9
 80066bc:	eb4b 0303 	adc.w	r3, fp, r3
 80066c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80066c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80066d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80066d8:	460b      	mov	r3, r1
 80066da:	18db      	adds	r3, r3, r3
 80066dc:	643b      	str	r3, [r7, #64]	; 0x40
 80066de:	4613      	mov	r3, r2
 80066e0:	eb42 0303 	adc.w	r3, r2, r3
 80066e4:	647b      	str	r3, [r7, #68]	; 0x44
 80066e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80066ee:	f7fa faab 	bl	8000c48 <__aeabi_uldivmod>
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	4611      	mov	r1, r2
 80066f8:	4b3b      	ldr	r3, [pc, #236]	; (80067e8 <UART_SetConfig+0x2d4>)
 80066fa:	fba3 2301 	umull	r2, r3, r3, r1
 80066fe:	095b      	lsrs	r3, r3, #5
 8006700:	2264      	movs	r2, #100	; 0x64
 8006702:	fb02 f303 	mul.w	r3, r2, r3
 8006706:	1acb      	subs	r3, r1, r3
 8006708:	00db      	lsls	r3, r3, #3
 800670a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800670e:	4b36      	ldr	r3, [pc, #216]	; (80067e8 <UART_SetConfig+0x2d4>)
 8006710:	fba3 2302 	umull	r2, r3, r3, r2
 8006714:	095b      	lsrs	r3, r3, #5
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800671c:	441c      	add	r4, r3
 800671e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006722:	2200      	movs	r2, #0
 8006724:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006728:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800672c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006730:	4642      	mov	r2, r8
 8006732:	464b      	mov	r3, r9
 8006734:	1891      	adds	r1, r2, r2
 8006736:	63b9      	str	r1, [r7, #56]	; 0x38
 8006738:	415b      	adcs	r3, r3
 800673a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800673c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006740:	4641      	mov	r1, r8
 8006742:	1851      	adds	r1, r2, r1
 8006744:	6339      	str	r1, [r7, #48]	; 0x30
 8006746:	4649      	mov	r1, r9
 8006748:	414b      	adcs	r3, r1
 800674a:	637b      	str	r3, [r7, #52]	; 0x34
 800674c:	f04f 0200 	mov.w	r2, #0
 8006750:	f04f 0300 	mov.w	r3, #0
 8006754:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006758:	4659      	mov	r1, fp
 800675a:	00cb      	lsls	r3, r1, #3
 800675c:	4651      	mov	r1, sl
 800675e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006762:	4651      	mov	r1, sl
 8006764:	00ca      	lsls	r2, r1, #3
 8006766:	4610      	mov	r0, r2
 8006768:	4619      	mov	r1, r3
 800676a:	4603      	mov	r3, r0
 800676c:	4642      	mov	r2, r8
 800676e:	189b      	adds	r3, r3, r2
 8006770:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006774:	464b      	mov	r3, r9
 8006776:	460a      	mov	r2, r1
 8006778:	eb42 0303 	adc.w	r3, r2, r3
 800677c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800678c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006790:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006794:	460b      	mov	r3, r1
 8006796:	18db      	adds	r3, r3, r3
 8006798:	62bb      	str	r3, [r7, #40]	; 0x28
 800679a:	4613      	mov	r3, r2
 800679c:	eb42 0303 	adc.w	r3, r2, r3
 80067a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80067aa:	f7fa fa4d 	bl	8000c48 <__aeabi_uldivmod>
 80067ae:	4602      	mov	r2, r0
 80067b0:	460b      	mov	r3, r1
 80067b2:	4b0d      	ldr	r3, [pc, #52]	; (80067e8 <UART_SetConfig+0x2d4>)
 80067b4:	fba3 1302 	umull	r1, r3, r3, r2
 80067b8:	095b      	lsrs	r3, r3, #5
 80067ba:	2164      	movs	r1, #100	; 0x64
 80067bc:	fb01 f303 	mul.w	r3, r1, r3
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	00db      	lsls	r3, r3, #3
 80067c4:	3332      	adds	r3, #50	; 0x32
 80067c6:	4a08      	ldr	r2, [pc, #32]	; (80067e8 <UART_SetConfig+0x2d4>)
 80067c8:	fba2 2303 	umull	r2, r3, r2, r3
 80067cc:	095b      	lsrs	r3, r3, #5
 80067ce:	f003 0207 	and.w	r2, r3, #7
 80067d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4422      	add	r2, r4
 80067da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067dc:	e106      	b.n	80069ec <UART_SetConfig+0x4d8>
 80067de:	bf00      	nop
 80067e0:	40011000 	.word	0x40011000
 80067e4:	40011400 	.word	0x40011400
 80067e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067f0:	2200      	movs	r2, #0
 80067f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80067f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80067fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80067fe:	4642      	mov	r2, r8
 8006800:	464b      	mov	r3, r9
 8006802:	1891      	adds	r1, r2, r2
 8006804:	6239      	str	r1, [r7, #32]
 8006806:	415b      	adcs	r3, r3
 8006808:	627b      	str	r3, [r7, #36]	; 0x24
 800680a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800680e:	4641      	mov	r1, r8
 8006810:	1854      	adds	r4, r2, r1
 8006812:	4649      	mov	r1, r9
 8006814:	eb43 0501 	adc.w	r5, r3, r1
 8006818:	f04f 0200 	mov.w	r2, #0
 800681c:	f04f 0300 	mov.w	r3, #0
 8006820:	00eb      	lsls	r3, r5, #3
 8006822:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006826:	00e2      	lsls	r2, r4, #3
 8006828:	4614      	mov	r4, r2
 800682a:	461d      	mov	r5, r3
 800682c:	4643      	mov	r3, r8
 800682e:	18e3      	adds	r3, r4, r3
 8006830:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006834:	464b      	mov	r3, r9
 8006836:	eb45 0303 	adc.w	r3, r5, r3
 800683a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800683e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800684a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800684e:	f04f 0200 	mov.w	r2, #0
 8006852:	f04f 0300 	mov.w	r3, #0
 8006856:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800685a:	4629      	mov	r1, r5
 800685c:	008b      	lsls	r3, r1, #2
 800685e:	4621      	mov	r1, r4
 8006860:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006864:	4621      	mov	r1, r4
 8006866:	008a      	lsls	r2, r1, #2
 8006868:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800686c:	f7fa f9ec 	bl	8000c48 <__aeabi_uldivmod>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4b60      	ldr	r3, [pc, #384]	; (80069f8 <UART_SetConfig+0x4e4>)
 8006876:	fba3 2302 	umull	r2, r3, r3, r2
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	011c      	lsls	r4, r3, #4
 800687e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006882:	2200      	movs	r2, #0
 8006884:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006888:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800688c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006890:	4642      	mov	r2, r8
 8006892:	464b      	mov	r3, r9
 8006894:	1891      	adds	r1, r2, r2
 8006896:	61b9      	str	r1, [r7, #24]
 8006898:	415b      	adcs	r3, r3
 800689a:	61fb      	str	r3, [r7, #28]
 800689c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068a0:	4641      	mov	r1, r8
 80068a2:	1851      	adds	r1, r2, r1
 80068a4:	6139      	str	r1, [r7, #16]
 80068a6:	4649      	mov	r1, r9
 80068a8:	414b      	adcs	r3, r1
 80068aa:	617b      	str	r3, [r7, #20]
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	f04f 0300 	mov.w	r3, #0
 80068b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068b8:	4659      	mov	r1, fp
 80068ba:	00cb      	lsls	r3, r1, #3
 80068bc:	4651      	mov	r1, sl
 80068be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068c2:	4651      	mov	r1, sl
 80068c4:	00ca      	lsls	r2, r1, #3
 80068c6:	4610      	mov	r0, r2
 80068c8:	4619      	mov	r1, r3
 80068ca:	4603      	mov	r3, r0
 80068cc:	4642      	mov	r2, r8
 80068ce:	189b      	adds	r3, r3, r2
 80068d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80068d4:	464b      	mov	r3, r9
 80068d6:	460a      	mov	r2, r1
 80068d8:	eb42 0303 	adc.w	r3, r2, r3
 80068dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80068e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80068ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80068ec:	f04f 0200 	mov.w	r2, #0
 80068f0:	f04f 0300 	mov.w	r3, #0
 80068f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80068f8:	4649      	mov	r1, r9
 80068fa:	008b      	lsls	r3, r1, #2
 80068fc:	4641      	mov	r1, r8
 80068fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006902:	4641      	mov	r1, r8
 8006904:	008a      	lsls	r2, r1, #2
 8006906:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800690a:	f7fa f99d 	bl	8000c48 <__aeabi_uldivmod>
 800690e:	4602      	mov	r2, r0
 8006910:	460b      	mov	r3, r1
 8006912:	4611      	mov	r1, r2
 8006914:	4b38      	ldr	r3, [pc, #224]	; (80069f8 <UART_SetConfig+0x4e4>)
 8006916:	fba3 2301 	umull	r2, r3, r3, r1
 800691a:	095b      	lsrs	r3, r3, #5
 800691c:	2264      	movs	r2, #100	; 0x64
 800691e:	fb02 f303 	mul.w	r3, r2, r3
 8006922:	1acb      	subs	r3, r1, r3
 8006924:	011b      	lsls	r3, r3, #4
 8006926:	3332      	adds	r3, #50	; 0x32
 8006928:	4a33      	ldr	r2, [pc, #204]	; (80069f8 <UART_SetConfig+0x4e4>)
 800692a:	fba2 2303 	umull	r2, r3, r2, r3
 800692e:	095b      	lsrs	r3, r3, #5
 8006930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006934:	441c      	add	r4, r3
 8006936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800693a:	2200      	movs	r2, #0
 800693c:	673b      	str	r3, [r7, #112]	; 0x70
 800693e:	677a      	str	r2, [r7, #116]	; 0x74
 8006940:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006944:	4642      	mov	r2, r8
 8006946:	464b      	mov	r3, r9
 8006948:	1891      	adds	r1, r2, r2
 800694a:	60b9      	str	r1, [r7, #8]
 800694c:	415b      	adcs	r3, r3
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006954:	4641      	mov	r1, r8
 8006956:	1851      	adds	r1, r2, r1
 8006958:	6039      	str	r1, [r7, #0]
 800695a:	4649      	mov	r1, r9
 800695c:	414b      	adcs	r3, r1
 800695e:	607b      	str	r3, [r7, #4]
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	f04f 0300 	mov.w	r3, #0
 8006968:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800696c:	4659      	mov	r1, fp
 800696e:	00cb      	lsls	r3, r1, #3
 8006970:	4651      	mov	r1, sl
 8006972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006976:	4651      	mov	r1, sl
 8006978:	00ca      	lsls	r2, r1, #3
 800697a:	4610      	mov	r0, r2
 800697c:	4619      	mov	r1, r3
 800697e:	4603      	mov	r3, r0
 8006980:	4642      	mov	r2, r8
 8006982:	189b      	adds	r3, r3, r2
 8006984:	66bb      	str	r3, [r7, #104]	; 0x68
 8006986:	464b      	mov	r3, r9
 8006988:	460a      	mov	r2, r1
 800698a:	eb42 0303 	adc.w	r3, r2, r3
 800698e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	663b      	str	r3, [r7, #96]	; 0x60
 800699a:	667a      	str	r2, [r7, #100]	; 0x64
 800699c:	f04f 0200 	mov.w	r2, #0
 80069a0:	f04f 0300 	mov.w	r3, #0
 80069a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80069a8:	4649      	mov	r1, r9
 80069aa:	008b      	lsls	r3, r1, #2
 80069ac:	4641      	mov	r1, r8
 80069ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069b2:	4641      	mov	r1, r8
 80069b4:	008a      	lsls	r2, r1, #2
 80069b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80069ba:	f7fa f945 	bl	8000c48 <__aeabi_uldivmod>
 80069be:	4602      	mov	r2, r0
 80069c0:	460b      	mov	r3, r1
 80069c2:	4b0d      	ldr	r3, [pc, #52]	; (80069f8 <UART_SetConfig+0x4e4>)
 80069c4:	fba3 1302 	umull	r1, r3, r3, r2
 80069c8:	095b      	lsrs	r3, r3, #5
 80069ca:	2164      	movs	r1, #100	; 0x64
 80069cc:	fb01 f303 	mul.w	r3, r1, r3
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	011b      	lsls	r3, r3, #4
 80069d4:	3332      	adds	r3, #50	; 0x32
 80069d6:	4a08      	ldr	r2, [pc, #32]	; (80069f8 <UART_SetConfig+0x4e4>)
 80069d8:	fba2 2303 	umull	r2, r3, r2, r3
 80069dc:	095b      	lsrs	r3, r3, #5
 80069de:	f003 020f 	and.w	r2, r3, #15
 80069e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4422      	add	r2, r4
 80069ea:	609a      	str	r2, [r3, #8]
}
 80069ec:	bf00      	nop
 80069ee:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80069f2:	46bd      	mov	sp, r7
 80069f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069f8:	51eb851f 	.word	0x51eb851f

080069fc <L3GD20_loop>:
	}
	LED9_OFF;LED10_OFF;LED11_OFF;
}

void L3GD20_loop(void)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	af00      	add	r7, sp, #0
	Noise_Z = (Noise_Z>GYRO_NOISE_THRESHOLD)? GYRO_NOISE_THRESHOLD:Noise_Z;
 8006a00:	4b55      	ldr	r3, [pc, #340]	; (8006b58 <L3GD20_loop+0x15c>)
 8006a02:	edd3 7a00 	vldr	s15, [r3]
 8006a06:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8006b5c <L3GD20_loop+0x160>
 8006a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a12:	dd01      	ble.n	8006a18 <L3GD20_loop+0x1c>
 8006a14:	4b52      	ldr	r3, [pc, #328]	; (8006b60 <L3GD20_loop+0x164>)
 8006a16:	e001      	b.n	8006a1c <L3GD20_loop+0x20>
 8006a18:	4b4f      	ldr	r3, [pc, #316]	; (8006b58 <L3GD20_loop+0x15c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a4e      	ldr	r2, [pc, #312]	; (8006b58 <L3GD20_loop+0x15c>)
 8006a1e:	6013      	str	r3, [r2, #0]
	Raw_z = 0;
 8006a20:	4b50      	ldr	r3, [pc, #320]	; (8006b64 <L3GD20_loop+0x168>)
 8006a22:	2200      	movs	r2, #0
 8006a24:	801a      	strh	r2, [r3, #0]

	if (dataReadyFlag == L3GD20_DATA_READY)
 8006a26:	4b50      	ldr	r3, [pc, #320]	; (8006b68 <L3GD20_loop+0x16c>)
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d139      	bne.n	8006aa2 <L3GD20_loop+0xa6>
	{

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a34:	484d      	ldr	r0, [pc, #308]	; (8006b6c <L3GD20_loop+0x170>)
 8006a36:	f7fd f8ad 	bl	8003b94 <HAL_GPIO_WritePin>
		spiTxBuf[0] = 0x2c | 0x80;
 8006a3a:	4b4d      	ldr	r3, [pc, #308]	; (8006b70 <L3GD20_loop+0x174>)
 8006a3c:	22ac      	movs	r2, #172	; 0xac
 8006a3e:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi1, spiTxBuf, 1, 50);
 8006a40:	2332      	movs	r3, #50	; 0x32
 8006a42:	2201      	movs	r2, #1
 8006a44:	494a      	ldr	r1, [pc, #296]	; (8006b70 <L3GD20_loop+0x174>)
 8006a46:	484b      	ldr	r0, [pc, #300]	; (8006b74 <L3GD20_loop+0x178>)
 8006a48:	f7fd fe1e 	bl	8004688 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &spiRxBuf[5], 1, 50);
 8006a4c:	2332      	movs	r3, #50	; 0x32
 8006a4e:	2201      	movs	r2, #1
 8006a50:	4949      	ldr	r1, [pc, #292]	; (8006b78 <L3GD20_loop+0x17c>)
 8006a52:	4848      	ldr	r0, [pc, #288]	; (8006b74 <L3GD20_loop+0x178>)
 8006a54:	f7fd ff54 	bl	8004900 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a5e:	4843      	ldr	r0, [pc, #268]	; (8006b6c <L3GD20_loop+0x170>)
 8006a60:	f7fd f898 	bl	8003b94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8006a64:	2200      	movs	r2, #0
 8006a66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a6a:	4840      	ldr	r0, [pc, #256]	; (8006b6c <L3GD20_loop+0x170>)
 8006a6c:	f7fd f892 	bl	8003b94 <HAL_GPIO_WritePin>
		spiTxBuf[0] = 0x2d | 0x80;
 8006a70:	4b3f      	ldr	r3, [pc, #252]	; (8006b70 <L3GD20_loop+0x174>)
 8006a72:	22ad      	movs	r2, #173	; 0xad
 8006a74:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi1, spiTxBuf, 1, 50);
 8006a76:	2332      	movs	r3, #50	; 0x32
 8006a78:	2201      	movs	r2, #1
 8006a7a:	493d      	ldr	r1, [pc, #244]	; (8006b70 <L3GD20_loop+0x174>)
 8006a7c:	483d      	ldr	r0, [pc, #244]	; (8006b74 <L3GD20_loop+0x178>)
 8006a7e:	f7fd fe03 	bl	8004688 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &spiRxBuf[6], 1, 50);
 8006a82:	2332      	movs	r3, #50	; 0x32
 8006a84:	2201      	movs	r2, #1
 8006a86:	493d      	ldr	r1, [pc, #244]	; (8006b7c <L3GD20_loop+0x180>)
 8006a88:	483a      	ldr	r0, [pc, #232]	; (8006b74 <L3GD20_loop+0x178>)
 8006a8a:	f7fd ff39 	bl	8004900 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a94:	4835      	ldr	r0, [pc, #212]	; (8006b6c <L3GD20_loop+0x170>)
 8006a96:	f7fd f87d 	bl	8003b94 <HAL_GPIO_WritePin>

		dataReadyFlag = L3GD20_DATA_NOT_READY;
 8006a9a:	4b33      	ldr	r3, [pc, #204]	; (8006b68 <L3GD20_loop+0x16c>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	701a      	strb	r2, [r3, #0]
			LastAngleRate_Z = angleRate_z;
		}
		else;
		dataReadyFlag = L3GD20_DATA_READY;
	}
}
 8006aa0:	e057      	b.n	8006b52 <L3GD20_loop+0x156>
		Raw_z = (spiRxBuf[6] << 8) | spiRxBuf[5];
 8006aa2:	4b37      	ldr	r3, [pc, #220]	; (8006b80 <L3GD20_loop+0x184>)
 8006aa4:	799b      	ldrb	r3, [r3, #6]
 8006aa6:	021b      	lsls	r3, r3, #8
 8006aa8:	b21a      	sxth	r2, r3
 8006aaa:	4b35      	ldr	r3, [pc, #212]	; (8006b80 <L3GD20_loop+0x184>)
 8006aac:	795b      	ldrb	r3, [r3, #5]
 8006aae:	b21b      	sxth	r3, r3
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	b21a      	sxth	r2, r3
 8006ab4:	4b2b      	ldr	r3, [pc, #172]	; (8006b64 <L3GD20_loop+0x168>)
 8006ab6:	801a      	strh	r2, [r3, #0]
		angleRate_z = (float)(Raw_z - (offset_z)) * GYRO_SENSITIVITY;
 8006ab8:	4b2a      	ldr	r3, [pc, #168]	; (8006b64 <L3GD20_loop+0x168>)
 8006aba:	881b      	ldrh	r3, [r3, #0]
 8006abc:	b21b      	sxth	r3, r3
 8006abe:	461a      	mov	r2, r3
 8006ac0:	4b30      	ldr	r3, [pc, #192]	; (8006b84 <L3GD20_loop+0x188>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	ee07 3a90 	vmov	s15, r3
 8006aca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ace:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8006b88 <L3GD20_loop+0x18c>
 8006ad2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ad6:	4b2d      	ldr	r3, [pc, #180]	; (8006b8c <L3GD20_loop+0x190>)
 8006ad8:	edc3 7a00 	vstr	s15, [r3]
		timeDifference = 0.001;
 8006adc:	4b2c      	ldr	r3, [pc, #176]	; (8006b90 <L3GD20_loop+0x194>)
 8006ade:	4a2d      	ldr	r2, [pc, #180]	; (8006b94 <L3GD20_loop+0x198>)
 8006ae0:	601a      	str	r2, [r3, #0]
		if ((angleRate_z > Noise_Z) || (angleRate_z < -Noise_Z))
 8006ae2:	4b2a      	ldr	r3, [pc, #168]	; (8006b8c <L3GD20_loop+0x190>)
 8006ae4:	ed93 7a00 	vldr	s14, [r3]
 8006ae8:	4b1b      	ldr	r3, [pc, #108]	; (8006b58 <L3GD20_loop+0x15c>)
 8006aea:	edd3 7a00 	vldr	s15, [r3]
 8006aee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006af6:	dc0c      	bgt.n	8006b12 <L3GD20_loop+0x116>
 8006af8:	4b17      	ldr	r3, [pc, #92]	; (8006b58 <L3GD20_loop+0x15c>)
 8006afa:	edd3 7a00 	vldr	s15, [r3]
 8006afe:	eeb1 7a67 	vneg.f32	s14, s15
 8006b02:	4b22      	ldr	r3, [pc, #136]	; (8006b8c <L3GD20_loop+0x190>)
 8006b04:	edd3 7a00 	vldr	s15, [r3]
 8006b08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b10:	dd1c      	ble.n	8006b4c <L3GD20_loop+0x150>
			Angle_Z += ((angleRate_z + LastAngleRate_Z) * timeDifference) / (2.0f);
 8006b12:	4b1e      	ldr	r3, [pc, #120]	; (8006b8c <L3GD20_loop+0x190>)
 8006b14:	ed93 7a00 	vldr	s14, [r3]
 8006b18:	4b1f      	ldr	r3, [pc, #124]	; (8006b98 <L3GD20_loop+0x19c>)
 8006b1a:	edd3 7a00 	vldr	s15, [r3]
 8006b1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b22:	4b1b      	ldr	r3, [pc, #108]	; (8006b90 <L3GD20_loop+0x194>)
 8006b24:	edd3 7a00 	vldr	s15, [r3]
 8006b28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b2c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006b30:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006b34:	4b19      	ldr	r3, [pc, #100]	; (8006b9c <L3GD20_loop+0x1a0>)
 8006b36:	edd3 7a00 	vldr	s15, [r3]
 8006b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b3e:	4b17      	ldr	r3, [pc, #92]	; (8006b9c <L3GD20_loop+0x1a0>)
 8006b40:	edc3 7a00 	vstr	s15, [r3]
			LastAngleRate_Z = angleRate_z;
 8006b44:	4b11      	ldr	r3, [pc, #68]	; (8006b8c <L3GD20_loop+0x190>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a13      	ldr	r2, [pc, #76]	; (8006b98 <L3GD20_loop+0x19c>)
 8006b4a:	6013      	str	r3, [r2, #0]
		dataReadyFlag = L3GD20_DATA_READY;
 8006b4c:	4b06      	ldr	r3, [pc, #24]	; (8006b68 <L3GD20_loop+0x16c>)
 8006b4e:	2201      	movs	r2, #1
 8006b50:	701a      	strb	r2, [r3, #0]
}
 8006b52:	bf00      	nop
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	200007ec 	.word	0x200007ec
 8006b5c:	3f733333 	.word	0x3f733333
 8006b60:	3f733333 	.word	0x3f733333
 8006b64:	20000808 	.word	0x20000808
 8006b68:	20000029 	.word	0x20000029
 8006b6c:	40020800 	.word	0x40020800
 8006b70:	200007f8 	.word	0x200007f8
 8006b74:	200002e8 	.word	0x200002e8
 8006b78:	20000801 	.word	0x20000801
 8006b7c:	20000802 	.word	0x20000802
 8006b80:	200007fc 	.word	0x200007fc
 8006b84:	200007e8 	.word	0x200007e8
 8006b88:	3e159b3d 	.word	0x3e159b3d
 8006b8c:	200007e4 	.word	0x200007e4
 8006b90:	20000804 	.word	0x20000804
 8006b94:	3a83126f 	.word	0x3a83126f
 8006b98:	200007f4 	.word	0x200007f4
 8006b9c:	200007f0 	.word	0x200007f0

08006ba0 <readADC>:
#include "adc.h"



uint16_t readADC(adc_channels channel, uint8_t timeout)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b088      	sub	sp, #32
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	460a      	mov	r2, r1
 8006baa:	71fb      	strb	r3, [r7, #7]
 8006bac:	4613      	mov	r3, r2
 8006bae:	71bb      	strb	r3, [r7, #6]
    ADC_ChannelConfTypeDef sConfig = {0};
 8006bb0:	f107 030c 	add.w	r3, r7, #12
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	601a      	str	r2, [r3, #0]
 8006bb8:	605a      	str	r2, [r3, #4]
 8006bba:	609a      	str	r2, [r3, #8]
 8006bbc:	60da      	str	r2, [r3, #12]
    uint16_t adc_val = 0;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	83fb      	strh	r3, [r7, #30]
    switch (channel)
 8006bc2:	79fb      	ldrb	r3, [r7, #7]
 8006bc4:	2b04      	cmp	r3, #4
 8006bc6:	d81c      	bhi.n	8006c02 <readADC+0x62>
 8006bc8:	a201      	add	r2, pc, #4	; (adr r2, 8006bd0 <readADC+0x30>)
 8006bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bce:	bf00      	nop
 8006bd0:	08006bf1 	.word	0x08006bf1
 8006bd4:	08006be5 	.word	0x08006be5
 8006bd8:	08006bfd 	.word	0x08006bfd
 8006bdc:	08006beb 	.word	0x08006beb
 8006be0:	08006bf7 	.word	0x08006bf7
    {
        case RF_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_4;
 8006be4:	2304      	movs	r3, #4
 8006be6:	60fb      	str	r3, [r7, #12]
            break;
 8006be8:	e00b      	b.n	8006c02 <readADC+0x62>

        case DL_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_8;
 8006bea:	2308      	movs	r3, #8
 8006bec:	60fb      	str	r3, [r7, #12]
            break;
 8006bee:	e008      	b.n	8006c02 <readADC+0x62>

        case LF_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_9;
 8006bf0:	2309      	movs	r3, #9
 8006bf2:	60fb      	str	r3, [r7, #12]
            break;
 8006bf4:	e005      	b.n	8006c02 <readADC+0x62>

        case BAT_VOL:
        	sConfig.Channel = ADC_CHANNEL_13;
 8006bf6:	230d      	movs	r3, #13
 8006bf8:	60fb      	str	r3, [r7, #12]
            break;
 8006bfa:	e002      	b.n	8006c02 <readADC+0x62>
        
        case DR_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_14;
 8006bfc:	230e      	movs	r3, #14
 8006bfe:	60fb      	str	r3, [r7, #12]
            break;
 8006c00:	bf00      	nop
    }


    sConfig.Rank = 1;
 8006c02:	2301      	movs	r3, #1
 8006c04:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8006c06:	2304      	movs	r3, #4
 8006c08:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006c0a:	f107 030c 	add.w	r3, r7, #12
 8006c0e:	4619      	mov	r1, r3
 8006c10:	480e      	ldr	r0, [pc, #56]	; (8006c4c <readADC+0xac>)
 8006c12:	f7fc f809 	bl	8002c28 <HAL_ADC_ConfigChannel>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d001      	beq.n	8006c20 <readADC+0x80>
    {
      Error_Handler();
 8006c1c:	f7fa fe2c 	bl	8001878 <Error_Handler>
    }

    HAL_ADC_Start(&hadc1);
 8006c20:	480a      	ldr	r0, [pc, #40]	; (8006c4c <readADC+0xac>)
 8006c22:	f7fb fe63 	bl	80028ec <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1,timeout);
 8006c26:	79bb      	ldrb	r3, [r7, #6]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	4808      	ldr	r0, [pc, #32]	; (8006c4c <readADC+0xac>)
 8006c2c:	f7fb ff63 	bl	8002af6 <HAL_ADC_PollForConversion>
    adc_val = HAL_ADC_GetValue(&hadc1);
 8006c30:	4806      	ldr	r0, [pc, #24]	; (8006c4c <readADC+0xac>)
 8006c32:	f7fb ffeb 	bl	8002c0c <HAL_ADC_GetValue>
 8006c36:	4603      	mov	r3, r0
 8006c38:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8006c3a:	4804      	ldr	r0, [pc, #16]	; (8006c4c <readADC+0xac>)
 8006c3c:	f7fb ff28 	bl	8002a90 <HAL_ADC_Stop>

    return adc_val;
 8006c40:	8bfb      	ldrh	r3, [r7, #30]
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3720      	adds	r7, #32
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20000240 	.word	0x20000240

08006c50 <buzzerInit>:

const float BUZZ_LOUDNESS = 0.04;  // SOUND LEVEL OF BUZZER
const int SLOW_FACTOR = 30;        // PARAMETER: BUZZER SOUND DURATION

void buzzerInit(void)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8006c54:	2100      	movs	r1, #0
 8006c56:	4804      	ldr	r0, [pc, #16]	; (8006c68 <buzzerInit+0x18>)
 8006c58:	f7fe fbb8 	bl	80053cc <HAL_TIM_PWM_Start>
  playSound(TONE2);
 8006c5c:	2002      	movs	r0, #2
 8006c5e:	f000 f835 	bl	8006ccc <playSound>
}
 8006c62:	bf00      	nop
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	200004b8 	.word	0x200004b8

08006c6c <setBuzz>:

int setBuzz(u16 freq, float amp)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	4603      	mov	r3, r0
 8006c74:	ed87 0a00 	vstr	s0, [r7]
 8006c78:	80fb      	strh	r3, [r7, #6]
  u16 period = 500000 / freq;
 8006c7a:	88fb      	ldrh	r3, [r7, #6]
 8006c7c:	4a10      	ldr	r2, [pc, #64]	; (8006cc0 <setBuzz+0x54>)
 8006c7e:	fb92 f3f3 	sdiv	r3, r2, r3
 8006c82:	81fb      	strh	r3, [r7, #14]
  TIM9->CNT = 0;
 8006c84:	4b0f      	ldr	r3, [pc, #60]	; (8006cc4 <setBuzz+0x58>)
 8006c86:	2200      	movs	r2, #0
 8006c88:	625a      	str	r2, [r3, #36]	; 0x24
  TIM9->ARR = period - 1;
 8006c8a:	89fb      	ldrh	r3, [r7, #14]
 8006c8c:	1e5a      	subs	r2, r3, #1
 8006c8e:	4b0d      	ldr	r3, [pc, #52]	; (8006cc4 <setBuzz+0x58>)
 8006c90:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, period * amp);
 8006c92:	89fb      	ldrh	r3, [r7, #14]
 8006c94:	ee07 3a90 	vmov	s15, r3
 8006c98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c9c:	edd7 7a00 	vldr	s15, [r7]
 8006ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ca4:	4b08      	ldr	r3, [pc, #32]	; (8006cc8 <setBuzz+0x5c>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cac:	ee17 2a90 	vmov	r2, s15
 8006cb0:	635a      	str	r2, [r3, #52]	; 0x34
  return 0;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	0007a120 	.word	0x0007a120
 8006cc4:	40014000 	.word	0x40014000
 8006cc8:	200004b8 	.word	0x200004b8

08006ccc <playSound>:

void playSound(BUZZ_Tones tone_index)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	71fb      	strb	r3, [r7, #7]
  int tone_ = 0;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60fb      	str	r3, [r7, #12]
  switch (tone_index)
 8006cda:	79fb      	ldrb	r3, [r7, #7]
 8006cdc:	2b04      	cmp	r3, #4
 8006cde:	d81c      	bhi.n	8006d1a <playSound+0x4e>
 8006ce0:	a201      	add	r2, pc, #4	; (adr r2, 8006ce8 <playSound+0x1c>)
 8006ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce6:	bf00      	nop
 8006ce8:	08006cfd 	.word	0x08006cfd
 8006cec:	08006d03 	.word	0x08006d03
 8006cf0:	08006d09 	.word	0x08006d09
 8006cf4:	08006d0f 	.word	0x08006d0f
 8006cf8:	08006d15 	.word	0x08006d15
  {
  case WIN_TONE:
    tone_ = 0;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
    break;
 8006d00:	e00b      	b.n	8006d1a <playSound+0x4e>

  case TONE1:
    tone_ = 1;
 8006d02:	2301      	movs	r3, #1
 8006d04:	60fb      	str	r3, [r7, #12]
    break;
 8006d06:	e008      	b.n	8006d1a <playSound+0x4e>

  case TONE2:
    tone_ = 2;
 8006d08:	2302      	movs	r3, #2
 8006d0a:	60fb      	str	r3, [r7, #12]
    break;
 8006d0c:	e005      	b.n	8006d1a <playSound+0x4e>

  case TONE3:
    tone_ = 3;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	60fb      	str	r3, [r7, #12]
    break;
 8006d12:	e002      	b.n	8006d1a <playSound+0x4e>

  case TONE4:
    tone_ = 4;
 8006d14:	2304      	movs	r3, #4
 8006d16:	60fb      	str	r3, [r7, #12]
    break;
 8006d18:	bf00      	nop
  }
  for (int noteIndex = 0; noteIndex < melodySizes[tone_]; noteIndex++)
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60bb      	str	r3, [r7, #8]
 8006d1e:	e020      	b.n	8006d62 <playSound+0x96>
  {
    setBuzz(melody[tone_][noteIndex], BUZZ_LOUDNESS);
 8006d20:	4a17      	ldr	r2, [pc, #92]	; (8006d80 <playSound+0xb4>)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	eddf 7a14 	vldr	s15, [pc, #80]	; 8006d84 <playSound+0xb8>
 8006d36:	eeb0 0a67 	vmov.f32	s0, s15
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7ff ff96 	bl	8006c6c <setBuzz>
    HAL_Delay(noteDurations[tone_][noteIndex] * SLOW_FACTOR);
 8006d40:	4a11      	ldr	r2, [pc, #68]	; (8006d88 <playSound+0xbc>)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	221e      	movs	r2, #30
 8006d52:	fb02 f303 	mul.w	r3, r2, r3
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fb fd60 	bl	800281c <HAL_Delay>
  for (int noteIndex = 0; noteIndex < melodySizes[tone_]; noteIndex++)
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	60bb      	str	r3, [r7, #8]
 8006d62:	4a0a      	ldr	r2, [pc, #40]	; (8006d8c <playSound+0xc0>)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d8d7      	bhi.n	8006d20 <playSound+0x54>
  }
  OFF_BUZZ;
 8006d70:	4b07      	ldr	r3, [pc, #28]	; (8006d90 <playSound+0xc4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2200      	movs	r2, #0
 8006d76:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006d78:	bf00      	nop
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	2000002c 	.word	0x2000002c
 8006d84:	3d23d70a 	.word	0x3d23d70a
 8006d88:	20000040 	.word	0x20000040
 8006d8c:	0800d38c 	.word	0x0800d38c
 8006d90:	200004b8 	.word	0x200004b8

08006d94 <displayInit>:
#include "display.h"

DISP_State disp_state;

void displayInit(void){
 8006d94:	b580      	push	{r7, lr}
 8006d96:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8006d98:	f7fb fa46 	bl	8002228 <ssd1306_Init>
	disp_state = INIT;
 8006d9c:	4b03      	ldr	r3, [pc, #12]	; (8006dac <displayInit+0x18>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	701a      	strb	r2, [r3, #0]
	displayUpdate();
 8006da2:	f000 f88d 	bl	8006ec0 <displayUpdate>
}
 8006da6:	bf00      	nop
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	2000080a 	.word	0x2000080a

08006db0 <clearScreen>:

void clearScreen()
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8006db4:	2000      	movs	r0, #0
 8006db6:	f7fb faa1 	bl	80022fc <ssd1306_Fill>
}
 8006dba:	bf00      	nop
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <writeString>:

void writeString(char *str, FONT_Size font_size)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	70fb      	strb	r3, [r7, #3]
	switch (font_size)
 8006dcc:	78fb      	ldrb	r3, [r7, #3]
 8006dce:	2b03      	cmp	r3, #3
 8006dd0:	d826      	bhi.n	8006e20 <writeString+0x60>
 8006dd2:	a201      	add	r2, pc, #4	; (adr r2, 8006dd8 <writeString+0x18>)
 8006dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd8:	08006de9 	.word	0x08006de9
 8006ddc:	08006df7 	.word	0x08006df7
 8006de0:	08006e05 	.word	0x08006e05
 8006de4:	08006e13 	.word	0x08006e13
	{
	case SMALL:
		ssd1306_WriteString(str, Font_6x8, White);
 8006de8:	4a0f      	ldr	r2, [pc, #60]	; (8006e28 <writeString+0x68>)
 8006dea:	2301      	movs	r3, #1
 8006dec:	ca06      	ldmia	r2, {r1, r2}
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7fb fbac 	bl	800254c <ssd1306_WriteString>
		break;
 8006df4:	e014      	b.n	8006e20 <writeString+0x60>
	case MEDIUM:
		ssd1306_WriteString(str, Font_7x10, White);
 8006df6:	4a0d      	ldr	r2, [pc, #52]	; (8006e2c <writeString+0x6c>)
 8006df8:	2301      	movs	r3, #1
 8006dfa:	ca06      	ldmia	r2, {r1, r2}
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f7fb fba5 	bl	800254c <ssd1306_WriteString>
		break;
 8006e02:	e00d      	b.n	8006e20 <writeString+0x60>
	case LARGE:
		ssd1306_WriteString(str, Font_11x18, White);
 8006e04:	4a0a      	ldr	r2, [pc, #40]	; (8006e30 <writeString+0x70>)
 8006e06:	2301      	movs	r3, #1
 8006e08:	ca06      	ldmia	r2, {r1, r2}
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7fb fb9e 	bl	800254c <ssd1306_WriteString>
		break;
 8006e10:	e006      	b.n	8006e20 <writeString+0x60>
	case HUGE:
		ssd1306_WriteString(str, Font_16x24, White);
 8006e12:	4a08      	ldr	r2, [pc, #32]	; (8006e34 <writeString+0x74>)
 8006e14:	2301      	movs	r3, #1
 8006e16:	ca06      	ldmia	r2, {r1, r2}
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7fb fb97 	bl	800254c <ssd1306_WriteString>
		break;
 8006e1e:	bf00      	nop
	}
}
 8006e20:	bf00      	nop
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	20000004 	.word	0x20000004
 8006e2c:	2000000c 	.word	0x2000000c
 8006e30:	20000014 	.word	0x20000014
 8006e34:	2000001c 	.word	0x2000001c

08006e38 <putString>:

void putString(char *str, int x, int y, FONT_Size font_size)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
 8006e44:	70fb      	strb	r3, [r7, #3]
	ssd1306_SetCursor(x, y);
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	b2d2      	uxtb	r2, r2
 8006e4e:	4611      	mov	r1, r2
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7fb fba1 	bl	8002598 <ssd1306_SetCursor>
	writeString(str, font_size);
 8006e56:	78fb      	ldrb	r3, [r7, #3]
 8006e58:	4619      	mov	r1, r3
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f7ff ffb0 	bl	8006dc0 <writeString>
}
 8006e60:	bf00      	nop
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <putFloat>:
	ssd1306_SetCursor(x, y);
	writeString(buff, font_size);
}

void putFloat(float FLOAT, int x, int y, FONT_Size font_size)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b096      	sub	sp, #88	; 0x58
 8006e6c:	af02      	add	r7, sp, #8
 8006e6e:	ed87 0a03 	vstr	s0, [r7, #12]
 8006e72:	60b8      	str	r0, [r7, #8]
 8006e74:	6079      	str	r1, [r7, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	70fb      	strb	r3, [r7, #3]
	char buff[64];
	snprintf(buff, sizeof(buff), "%.2f", FLOAT); // Change %.2f to adjust precision
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f7f9 fb64 	bl	8000548 <__aeabi_f2d>
 8006e80:	4602      	mov	r2, r0
 8006e82:	460b      	mov	r3, r1
 8006e84:	f107 0010 	add.w	r0, r7, #16
 8006e88:	e9cd 2300 	strd	r2, r3, [sp]
 8006e8c:	4a0b      	ldr	r2, [pc, #44]	; (8006ebc <putFloat+0x54>)
 8006e8e:	2140      	movs	r1, #64	; 0x40
 8006e90:	f001 f996 	bl	80081c0 <sniprintf>
	ssd1306_SetCursor(x, y);
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	b2d2      	uxtb	r2, r2
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f7fb fb7a 	bl	8002598 <ssd1306_SetCursor>
	writeString(buff, font_size);
 8006ea4:	78fa      	ldrb	r2, [r7, #3]
 8006ea6:	f107 0310 	add.w	r3, r7, #16
 8006eaa:	4611      	mov	r1, r2
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7ff ff87 	bl	8006dc0 <writeString>
}
 8006eb2:	bf00      	nop
 8006eb4:	3750      	adds	r7, #80	; 0x50
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	0800a34c 	.word	0x0800a34c

08006ec0 <displayUpdate>:

void displayUpdate(void)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
	clearScreen();
 8006ec6:	f7ff ff73 	bl	8006db0 <clearScreen>
	switch (disp_state)
 8006eca:	4b23      	ldr	r3, [pc, #140]	; (8006f58 <displayUpdate+0x98>)
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	2b05      	cmp	r3, #5
 8006ed0:	d83b      	bhi.n	8006f4a <displayUpdate+0x8a>
 8006ed2:	a201      	add	r2, pc, #4	; (adr r2, 8006ed8 <displayUpdate+0x18>)
 8006ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed8:	08006ef1 	.word	0x08006ef1
 8006edc:	08006f1b 	.word	0x08006f1b
 8006ee0:	08006f4b 	.word	0x08006f4b
 8006ee4:	08006f4b 	.word	0x08006f4b
 8006ee8:	08006f3d 	.word	0x08006f3d
 8006eec:	08006f4b 	.word	0x08006f4b
	{
	// INITIALIZATION BLOCK: AUDI CAR EXPECTED
	case (INIT):
		for (int delta = 0; delta < 5; delta++)
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	607b      	str	r3, [r7, #4]
 8006ef4:	e00d      	b.n	8006f12 <displayUpdate+0x52>
			ssd1306_DrawCircle(16 * delta + 35, 15, 10, White);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	011b      	lsls	r3, r3, #4
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	3323      	adds	r3, #35	; 0x23
 8006f00:	b2d8      	uxtb	r0, r3
 8006f02:	2301      	movs	r3, #1
 8006f04:	220a      	movs	r2, #10
 8006f06:	210f      	movs	r1, #15
 8006f08:	f7fb fb5e 	bl	80025c8 <ssd1306_DrawCircle>
		for (int delta = 0; delta < 5; delta++)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	607b      	str	r3, [r7, #4]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b04      	cmp	r3, #4
 8006f16:	ddee      	ble.n	8006ef6 <displayUpdate+0x36>
		break;
 8006f18:	e017      	b.n	8006f4a <displayUpdate+0x8a>
	// DEFAULT SCREEN --> BATTERY PERCENTAGE, STATE OF THE ROBOT
	case (DEFAULT):

		// DISPLAYING BATTERY VOLTAGE
		
		putString("BAT:",74,2,SMALL);
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	214a      	movs	r1, #74	; 0x4a
 8006f20:	480e      	ldr	r0, [pc, #56]	; (8006f5c <displayUpdate+0x9c>)
 8006f22:	f7ff ff89 	bl	8006e38 <putString>
		putFloat(voltage,104 , 2, SMALL);
 8006f26:	4b0e      	ldr	r3, [pc, #56]	; (8006f60 <displayUpdate+0xa0>)
 8006f28:	edd3 7a00 	vldr	s15, [r3]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2102      	movs	r1, #2
 8006f30:	2068      	movs	r0, #104	; 0x68
 8006f32:	eeb0 0a67 	vmov.f32	s0, s15
 8006f36:	f7ff ff97 	bl	8006e68 <putFloat>
		break;
 8006f3a:	e006      	b.n	8006f4a <displayUpdate+0x8a>
		break;
	case (SENSOR_READ):
		break;
	case (LOW_BAT):

		putString("BAT LOW...!!!",2,7,LARGE);
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	2207      	movs	r2, #7
 8006f40:	2102      	movs	r1, #2
 8006f42:	4808      	ldr	r0, [pc, #32]	; (8006f64 <displayUpdate+0xa4>)
 8006f44:	f7ff ff78 	bl	8006e38 <putString>
		break;
 8006f48:	bf00      	nop
	case (SUCESS_MSG):
		break;
	}
	ssd1306_UpdateScreen();
 8006f4a:	f7fb f9fb 	bl	8002344 <ssd1306_UpdateScreen>
 8006f4e:	bf00      	nop
 8006f50:	3708      	adds	r7, #8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	2000080a 	.word	0x2000080a
 8006f5c:	0800a354 	.word	0x0800a354
 8006f60:	20000810 	.word	0x20000810
 8006f64:	0800a35c 	.word	0x0800a35c

08006f68 <encoderInit>:
#include "encoder.h"


// FUCTION: INTIALIZATION OF ENCODER RELATED HARDWARE
void encoderInit(void){
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);   // LEFT ENCODER
 8006f6c:	213c      	movs	r1, #60	; 0x3c
 8006f6e:	4805      	ldr	r0, [pc, #20]	; (8006f84 <encoderInit+0x1c>)
 8006f70:	f7fe fb9a 	bl	80056a8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);   // RIGHT ENCODER
 8006f74:	213c      	movs	r1, #60	; 0x3c
 8006f76:	4804      	ldr	r0, [pc, #16]	; (8006f88 <encoderInit+0x20>)
 8006f78:	f7fe fb96 	bl	80056a8 <HAL_TIM_Encoder_Start>
	resetEncoder();
 8006f7c:	f000 f806 	bl	8006f8c <resetEncoder>
}
 8006f80:	bf00      	nop
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	200003e0 	.word	0x200003e0
 8006f88:	20000470 	.word	0x20000470

08006f8c <resetEncoder>:

void resetEncoder(void){
 8006f8c:	b480      	push	{r7}
 8006f8e:	af00      	add	r7, sp, #0
	TIM2->CNT = _ENCODER_START;
 8006f90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f94:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006f98:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->CNT = u32_max-_ENCODER_START;
 8006f9a:	4b04      	ldr	r3, [pc, #16]	; (8006fac <resetEncoder+0x20>)
 8006f9c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006fa0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006fa2:	bf00      	nop
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	40000c00 	.word	0x40000c00

08006fb0 <motorInit>:
float run_speed_l;
float run_speed_r;

// INITIALIZATIONS
void motorInit(void)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	af00      	add	r7, sp, #0
	// Start PWM for TIM4 channels (you may need to adjust this based on your application)
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // LPWMA
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	480b      	ldr	r0, [pc, #44]	; (8006fe4 <motorInit+0x34>)
 8006fb8:	f7fe fa08 	bl	80053cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); // LPWMB
 8006fbc:	2104      	movs	r1, #4
 8006fbe:	4809      	ldr	r0, [pc, #36]	; (8006fe4 <motorInit+0x34>)
 8006fc0:	f7fe fa04 	bl	80053cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // RPWMA
 8006fc4:	2108      	movs	r1, #8
 8006fc6:	4807      	ldr	r0, [pc, #28]	; (8006fe4 <motorInit+0x34>)
 8006fc8:	f7fe fa00 	bl	80053cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // RPWMB
 8006fcc:	210c      	movs	r1, #12
 8006fce:	4805      	ldr	r0, [pc, #20]	; (8006fe4 <motorInit+0x34>)
 8006fd0:	f7fe f9fc 	bl	80053cc <HAL_TIM_PWM_Start>
	setWheels(0, 0);
 8006fd4:	eddf 0a04 	vldr	s1, [pc, #16]	; 8006fe8 <motorInit+0x38>
 8006fd8:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8006fe8 <motorInit+0x38>
 8006fdc:	f000 f8ea 	bl	80071b4 <setWheels>
}
 8006fe0:	bf00      	nop
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	20000428 	.word	0x20000428
 8006fe8:	00000000 	.word	0x00000000

08006fec <setLeftWheel>:

// LEFT WHEEL PLANNER
void setLeftWheel(float l_speed)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t l_pwma, l_pwmb;

	if (abs(l_speed) > lmax_speed)
 8006ff6:	edd7 7a01 	vldr	s15, [r7, #4]
 8006ffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ffe:	ee17 3a90 	vmov	r3, s15
 8007002:	2b00      	cmp	r3, #0
 8007004:	bfb8      	it	lt
 8007006:	425b      	neglt	r3, r3
 8007008:	ee07 3a90 	vmov	s15, r3
 800700c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007010:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80070c4 <setLeftWheel+0xd8>
 8007014:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800701c:	dd0f      	ble.n	800703e <setLeftWheel+0x52>
		l_speed = (l_speed > 0) ? lmax_speed : -lmax_speed;
 800701e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007022:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800702a:	dd02      	ble.n	8007032 <setLeftWheel+0x46>
 800702c:	eddf 7a25 	vldr	s15, [pc, #148]	; 80070c4 <setLeftWheel+0xd8>
 8007030:	e003      	b.n	800703a <setLeftWheel+0x4e>
 8007032:	eddf 7a24 	vldr	s15, [pc, #144]	; 80070c4 <setLeftWheel+0xd8>
 8007036:	eef1 7a67 	vneg.f32	s15, s15
 800703a:	edc7 7a01 	vstr	s15, [r7, #4]

	l_pwma = (l_speed >= 0) ? l_speed * max_limit : 0;
 800703e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007042:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800704a:	db0f      	blt.n	800706c <setLeftWheel+0x80>
 800704c:	4b1e      	ldr	r3, [pc, #120]	; (80070c8 <setLeftWheel+0xdc>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	ee07 3a90 	vmov	s15, r3
 8007054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007058:	edd7 7a01 	vldr	s15, [r7, #4]
 800705c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007060:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007064:	ee17 3a90 	vmov	r3, s15
 8007068:	b29b      	uxth	r3, r3
 800706a:	e000      	b.n	800706e <setLeftWheel+0x82>
 800706c:	2300      	movs	r3, #0
 800706e:	81fb      	strh	r3, [r7, #14]
	l_pwmb = (l_speed < 0) ? (-l_speed) * max_limit : 0;
 8007070:	edd7 7a01 	vldr	s15, [r7, #4]
 8007074:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800707c:	d511      	bpl.n	80070a2 <setLeftWheel+0xb6>
 800707e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007082:	eeb1 7a67 	vneg.f32	s14, s15
 8007086:	4b10      	ldr	r3, [pc, #64]	; (80070c8 <setLeftWheel+0xdc>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	ee07 3a90 	vmov	s15, r3
 800708e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800709a:	ee17 3a90 	vmov	r3, s15
 800709e:	b29b      	uxth	r3, r3
 80070a0:	e000      	b.n	80070a4 <setLeftWheel+0xb8>
 80070a2:	2300      	movs	r3, #0
 80070a4:	81bb      	strh	r3, [r7, #12]

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, l_pwma); // LPWMA
 80070a6:	4b09      	ldr	r3, [pc, #36]	; (80070cc <setLeftWheel+0xe0>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	89fa      	ldrh	r2, [r7, #14]
 80070ac:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, l_pwmb); // LPWMB
 80070ae:	4b07      	ldr	r3, [pc, #28]	; (80070cc <setLeftWheel+0xe0>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	89ba      	ldrh	r2, [r7, #12]
 80070b4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80070b6:	bf00      	nop
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	3e99999a 	.word	0x3e99999a
 80070c8:	20000054 	.word	0x20000054
 80070cc:	20000428 	.word	0x20000428

080070d0 <setRightWheel>:

void setRightWheel(float r_speed)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t r_pwma, r_pwmb;

	if (abs(r_speed) > rmax_speed)
 80070da:	edd7 7a01 	vldr	s15, [r7, #4]
 80070de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070e2:	ee17 3a90 	vmov	r3, s15
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	bfb8      	it	lt
 80070ea:	425b      	neglt	r3, r3
 80070ec:	ee07 3a90 	vmov	s15, r3
 80070f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070f4:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80071a8 <setRightWheel+0xd8>
 80070f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007100:	dd0f      	ble.n	8007122 <setRightWheel+0x52>
		r_speed = (r_speed > 0) ? rmax_speed : -rmax_speed;
 8007102:	edd7 7a01 	vldr	s15, [r7, #4]
 8007106:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800710a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800710e:	dd02      	ble.n	8007116 <setRightWheel+0x46>
 8007110:	eddf 7a25 	vldr	s15, [pc, #148]	; 80071a8 <setRightWheel+0xd8>
 8007114:	e003      	b.n	800711e <setRightWheel+0x4e>
 8007116:	eddf 7a24 	vldr	s15, [pc, #144]	; 80071a8 <setRightWheel+0xd8>
 800711a:	eef1 7a67 	vneg.f32	s15, s15
 800711e:	edc7 7a01 	vstr	s15, [r7, #4]
	r_pwma = (r_speed >= 0) ? r_speed * max_limit : 0;
 8007122:	edd7 7a01 	vldr	s15, [r7, #4]
 8007126:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800712a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800712e:	db0f      	blt.n	8007150 <setRightWheel+0x80>
 8007130:	4b1e      	ldr	r3, [pc, #120]	; (80071ac <setRightWheel+0xdc>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	ee07 3a90 	vmov	s15, r3
 8007138:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800713c:	edd7 7a01 	vldr	s15, [r7, #4]
 8007140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007144:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007148:	ee17 3a90 	vmov	r3, s15
 800714c:	b29b      	uxth	r3, r3
 800714e:	e000      	b.n	8007152 <setRightWheel+0x82>
 8007150:	2300      	movs	r3, #0
 8007152:	81fb      	strh	r3, [r7, #14]
	r_pwmb = (r_speed < 0) ? (-r_speed) * max_limit : 0;
 8007154:	edd7 7a01 	vldr	s15, [r7, #4]
 8007158:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800715c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007160:	d511      	bpl.n	8007186 <setRightWheel+0xb6>
 8007162:	edd7 7a01 	vldr	s15, [r7, #4]
 8007166:	eeb1 7a67 	vneg.f32	s14, s15
 800716a:	4b10      	ldr	r3, [pc, #64]	; (80071ac <setRightWheel+0xdc>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	ee07 3a90 	vmov	s15, r3
 8007172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800717a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800717e:	ee17 3a90 	vmov	r3, s15
 8007182:	b29b      	uxth	r3, r3
 8007184:	e000      	b.n	8007188 <setRightWheel+0xb8>
 8007186:	2300      	movs	r3, #0
 8007188:	81bb      	strh	r3, [r7, #12]

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, r_pwma); // RPWMA
 800718a:	4b09      	ldr	r3, [pc, #36]	; (80071b0 <setRightWheel+0xe0>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	89fa      	ldrh	r2, [r7, #14]
 8007190:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, r_pwmb); // RPWMB
 8007192:	4b07      	ldr	r3, [pc, #28]	; (80071b0 <setRightWheel+0xe0>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	89ba      	ldrh	r2, [r7, #12]
 8007198:	641a      	str	r2, [r3, #64]	; 0x40
}
 800719a:	bf00      	nop
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	3e99999a 	.word	0x3e99999a
 80071ac:	20000054 	.word	0x20000054
 80071b0:	20000428 	.word	0x20000428

080071b4 <setWheels>:

void setWheels(float l_speed, float r_speed)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80071be:	edc7 0a00 	vstr	s1, [r7]
	setLeftWheel(l_speed);
 80071c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80071c6:	f7ff ff11 	bl	8006fec <setLeftWheel>
	setRightWheel(r_speed);
 80071ca:	ed97 0a00 	vldr	s0, [r7]
 80071ce:	f7ff ff7f 	bl	80070d0 <setRightWheel>
}
 80071d2:	bf00      	nop
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
	...

080071dc <readSensor>:
bool R = false;
bool F = false;

/*read IR sensors*/
void readSensor(void)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	af00      	add	r7, sp, #0
	LED7_ON;
 80071e0:	2201      	movs	r2, #1
 80071e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80071e6:	4878      	ldr	r0, [pc, #480]	; (80073c8 <readSensor+0x1ec>)
 80071e8:	f7fc fcd4 	bl	8003b94 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COUNTER(&htim1,0);
 80071ec:	4b77      	ldr	r3, [pc, #476]	; (80073cc <readSensor+0x1f0>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2200      	movs	r2, #0
 80071f2:	625a      	str	r2, [r3, #36]	; 0x24
	//read DC value	
	LFSensor = read_LF_Sensor;	
 80071f4:	2101      	movs	r1, #1
 80071f6:	2000      	movs	r0, #0
 80071f8:	f7ff fcd2 	bl	8006ba0 <readADC>
 80071fc:	4603      	mov	r3, r0
 80071fe:	461a      	mov	r2, r3
 8007200:	4b73      	ldr	r3, [pc, #460]	; (80073d0 <readSensor+0x1f4>)
 8007202:	601a      	str	r2, [r3, #0]
	RFSensor = read_RF_Sensor;	
 8007204:	2101      	movs	r1, #1
 8007206:	2001      	movs	r0, #1
 8007208:	f7ff fcca 	bl	8006ba0 <readADC>
 800720c:	4603      	mov	r3, r0
 800720e:	461a      	mov	r2, r3
 8007210:	4b70      	ldr	r3, [pc, #448]	; (80073d4 <readSensor+0x1f8>)
 8007212:	601a      	str	r2, [r3, #0]
	DLSensor = read_DL_Sensor;
 8007214:	2101      	movs	r1, #1
 8007216:	2003      	movs	r0, #3
 8007218:	f7ff fcc2 	bl	8006ba0 <readADC>
 800721c:	4603      	mov	r3, r0
 800721e:	461a      	mov	r2, r3
 8007220:	4b6d      	ldr	r3, [pc, #436]	; (80073d8 <readSensor+0x1fc>)
 8007222:	601a      	str	r2, [r3, #0]
	DRSensor = read_DR_Sensor;	
 8007224:	2101      	movs	r1, #1
 8007226:	2002      	movs	r0, #2
 8007228:	f7ff fcba 	bl	8006ba0 <readADC>
 800722c:	4603      	mov	r3, r0
 800722e:	461a      	mov	r2, r3
 8007230:	4b6a      	ldr	r3, [pc, #424]	; (80073dc <readSensor+0x200>)
 8007232:	601a      	str	r2, [r3, #0]
	
	
    //left front sensor
	LF_EM_ON;
 8007234:	2201      	movs	r2, #1
 8007236:	2180      	movs	r1, #128	; 0x80
 8007238:	4869      	ldr	r0, [pc, #420]	; (80073e0 <readSensor+0x204>)
 800723a:	f7fc fcab 	bl	8003b94 <HAL_GPIO_WritePin>
	LFSensor = read_LF_Sensor - LFSensor;
 800723e:	2101      	movs	r1, #1
 8007240:	2000      	movs	r0, #0
 8007242:	f7ff fcad 	bl	8006ba0 <readADC>
 8007246:	4603      	mov	r3, r0
 8007248:	461a      	mov	r2, r3
 800724a:	4b61      	ldr	r3, [pc, #388]	; (80073d0 <readSensor+0x1f4>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	4a5f      	ldr	r2, [pc, #380]	; (80073d0 <readSensor+0x1f4>)
 8007252:	6013      	str	r3, [r2, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<120);
 8007254:	bf00      	nop
 8007256:	4b5d      	ldr	r3, [pc, #372]	; (80073cc <readSensor+0x1f0>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800725c:	2b77      	cmp	r3, #119	; 0x77
 800725e:	d9fa      	bls.n	8007256 <readSensor+0x7a>
	LF_EM_OFF;
 8007260:	2200      	movs	r2, #0
 8007262:	2180      	movs	r1, #128	; 0x80
 8007264:	485e      	ldr	r0, [pc, #376]	; (80073e0 <readSensor+0x204>)
 8007266:	f7fc fc95 	bl	8003b94 <HAL_GPIO_WritePin>
	if(LFSensor < 0)//error check
 800726a:	4b59      	ldr	r3, [pc, #356]	; (80073d0 <readSensor+0x1f4>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	da02      	bge.n	8007278 <readSensor+0x9c>
		LFSensor = 0;
 8007272:	4b57      	ldr	r3, [pc, #348]	; (80073d0 <readSensor+0x1f4>)
 8007274:	2200      	movs	r2, #0
 8007276:	601a      	str	r2, [r3, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<280);
 8007278:	bf00      	nop
 800727a:	4b54      	ldr	r3, [pc, #336]	; (80073cc <readSensor+0x1f0>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007280:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 8007284:	d3f9      	bcc.n	800727a <readSensor+0x9e>

	//right front sensor
	RF_EM_ON;
 8007286:	2201      	movs	r2, #1
 8007288:	2102      	movs	r1, #2
 800728a:	4855      	ldr	r0, [pc, #340]	; (80073e0 <readSensor+0x204>)
 800728c:	f7fc fc82 	bl	8003b94 <HAL_GPIO_WritePin>
	RFSensor = read_RF_Sensor - RFSensor;
 8007290:	2101      	movs	r1, #1
 8007292:	2001      	movs	r0, #1
 8007294:	f7ff fc84 	bl	8006ba0 <readADC>
 8007298:	4603      	mov	r3, r0
 800729a:	461a      	mov	r2, r3
 800729c:	4b4d      	ldr	r3, [pc, #308]	; (80073d4 <readSensor+0x1f8>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	4a4c      	ldr	r2, [pc, #304]	; (80073d4 <readSensor+0x1f8>)
 80072a4:	6013      	str	r3, [r2, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<400);
 80072a6:	bf00      	nop
 80072a8:	4b48      	ldr	r3, [pc, #288]	; (80073cc <readSensor+0x1f0>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ae:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80072b2:	d3f9      	bcc.n	80072a8 <readSensor+0xcc>
	RF_EM_OFF;
 80072b4:	2200      	movs	r2, #0
 80072b6:	2102      	movs	r1, #2
 80072b8:	4849      	ldr	r0, [pc, #292]	; (80073e0 <readSensor+0x204>)
 80072ba:	f7fc fc6b 	bl	8003b94 <HAL_GPIO_WritePin>
	if(RFSensor < 0)
 80072be:	4b45      	ldr	r3, [pc, #276]	; (80073d4 <readSensor+0x1f8>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	da02      	bge.n	80072cc <readSensor+0xf0>
		RFSensor = 0;
 80072c6:	4b43      	ldr	r3, [pc, #268]	; (80073d4 <readSensor+0x1f8>)
 80072c8:	2200      	movs	r2, #0
 80072ca:	601a      	str	r2, [r3, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<560);
 80072cc:	bf00      	nop
 80072ce:	4b3f      	ldr	r3, [pc, #252]	; (80073cc <readSensor+0x1f0>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d4:	f5b3 7f0c 	cmp.w	r3, #560	; 0x230
 80072d8:	d3f9      	bcc.n	80072ce <readSensor+0xf2>

    //diagonal sensors
	SIDE_EM_ON;
 80072da:	2201      	movs	r2, #1
 80072dc:	2120      	movs	r1, #32
 80072de:	4840      	ldr	r0, [pc, #256]	; (80073e0 <readSensor+0x204>)
 80072e0:	f7fc fc58 	bl	8003b94 <HAL_GPIO_WritePin>
	while(__HAL_TIM_GET_COUNTER(&htim1)<680);
 80072e4:	bf00      	nop
 80072e6:	4b39      	ldr	r3, [pc, #228]	; (80073cc <readSensor+0x1f0>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 80072f0:	d3f9      	bcc.n	80072e6 <readSensor+0x10a>
	DLSensor = read_DL_Sensor - DLSensor;
 80072f2:	2101      	movs	r1, #1
 80072f4:	2003      	movs	r0, #3
 80072f6:	f7ff fc53 	bl	8006ba0 <readADC>
 80072fa:	4603      	mov	r3, r0
 80072fc:	461a      	mov	r2, r3
 80072fe:	4b36      	ldr	r3, [pc, #216]	; (80073d8 <readSensor+0x1fc>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	1ad3      	subs	r3, r2, r3
 8007304:	4a34      	ldr	r2, [pc, #208]	; (80073d8 <readSensor+0x1fc>)
 8007306:	6013      	str	r3, [r2, #0]
	DRSensor = read_DR_Sensor - DRSensor;
 8007308:	2101      	movs	r1, #1
 800730a:	2002      	movs	r0, #2
 800730c:	f7ff fc48 	bl	8006ba0 <readADC>
 8007310:	4603      	mov	r3, r0
 8007312:	461a      	mov	r2, r3
 8007314:	4b31      	ldr	r3, [pc, #196]	; (80073dc <readSensor+0x200>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	4a30      	ldr	r2, [pc, #192]	; (80073dc <readSensor+0x200>)
 800731c:	6013      	str	r3, [r2, #0]
    SIDE_EM_OFF;
 800731e:	2200      	movs	r2, #0
 8007320:	2120      	movs	r1, #32
 8007322:	482f      	ldr	r0, [pc, #188]	; (80073e0 <readSensor+0x204>)
 8007324:	f7fc fc36 	bl	8003b94 <HAL_GPIO_WritePin>
	if(DLSensor < 0)
 8007328:	4b2b      	ldr	r3, [pc, #172]	; (80073d8 <readSensor+0x1fc>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	da02      	bge.n	8007336 <readSensor+0x15a>
		DLSensor = 0;
 8007330:	4b29      	ldr	r3, [pc, #164]	; (80073d8 <readSensor+0x1fc>)
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
	if(DRSensor < 0)
 8007336:	4b29      	ldr	r3, [pc, #164]	; (80073dc <readSensor+0x200>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	da02      	bge.n	8007344 <readSensor+0x168>
		DRSensor = 0;
 800733e:	4b27      	ldr	r3, [pc, #156]	; (80073dc <readSensor+0x200>)
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
	// while(__HAL_TIM_GET_COUNTER(&htim1)<500);
	
	readVolMeter();
 8007344:	f000 f874 	bl	8007430 <readVolMeter>
	
	LFSensor = LFSensor*reflectionRate/1000;
 8007348:	4b21      	ldr	r3, [pc, #132]	; (80073d0 <readSensor+0x1f4>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a25      	ldr	r2, [pc, #148]	; (80073e4 <readSensor+0x208>)
 800734e:	6812      	ldr	r2, [r2, #0]
 8007350:	fb02 f303 	mul.w	r3, r2, r3
 8007354:	4a24      	ldr	r2, [pc, #144]	; (80073e8 <readSensor+0x20c>)
 8007356:	fb82 1203 	smull	r1, r2, r2, r3
 800735a:	1192      	asrs	r2, r2, #6
 800735c:	17db      	asrs	r3, r3, #31
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	4a1b      	ldr	r2, [pc, #108]	; (80073d0 <readSensor+0x1f4>)
 8007362:	6013      	str	r3, [r2, #0]
	RFSensor = RFSensor*reflectionRate/1000;
 8007364:	4b1b      	ldr	r3, [pc, #108]	; (80073d4 <readSensor+0x1f8>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a1e      	ldr	r2, [pc, #120]	; (80073e4 <readSensor+0x208>)
 800736a:	6812      	ldr	r2, [r2, #0]
 800736c:	fb02 f303 	mul.w	r3, r2, r3
 8007370:	4a1d      	ldr	r2, [pc, #116]	; (80073e8 <readSensor+0x20c>)
 8007372:	fb82 1203 	smull	r1, r2, r2, r3
 8007376:	1192      	asrs	r2, r2, #6
 8007378:	17db      	asrs	r3, r3, #31
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	4a15      	ldr	r2, [pc, #84]	; (80073d4 <readSensor+0x1f8>)
 800737e:	6013      	str	r3, [r2, #0]
	DLSensor = DLSensor*reflectionRate/1000;
 8007380:	4b15      	ldr	r3, [pc, #84]	; (80073d8 <readSensor+0x1fc>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a17      	ldr	r2, [pc, #92]	; (80073e4 <readSensor+0x208>)
 8007386:	6812      	ldr	r2, [r2, #0]
 8007388:	fb02 f303 	mul.w	r3, r2, r3
 800738c:	4a16      	ldr	r2, [pc, #88]	; (80073e8 <readSensor+0x20c>)
 800738e:	fb82 1203 	smull	r1, r2, r2, r3
 8007392:	1192      	asrs	r2, r2, #6
 8007394:	17db      	asrs	r3, r3, #31
 8007396:	1ad3      	subs	r3, r2, r3
 8007398:	4a0f      	ldr	r2, [pc, #60]	; (80073d8 <readSensor+0x1fc>)
 800739a:	6013      	str	r3, [r2, #0]
	DRSensor = DRSensor*reflectionRate/1000;
 800739c:	4b0f      	ldr	r3, [pc, #60]	; (80073dc <readSensor+0x200>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a10      	ldr	r2, [pc, #64]	; (80073e4 <readSensor+0x208>)
 80073a2:	6812      	ldr	r2, [r2, #0]
 80073a4:	fb02 f303 	mul.w	r3, r2, r3
 80073a8:	4a0f      	ldr	r2, [pc, #60]	; (80073e8 <readSensor+0x20c>)
 80073aa:	fb82 1203 	smull	r1, r2, r2, r3
 80073ae:	1192      	asrs	r2, r2, #6
 80073b0:	17db      	asrs	r3, r3, #31
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	4a09      	ldr	r2, [pc, #36]	; (80073dc <readSensor+0x200>)
 80073b6:	6013      	str	r3, [r2, #0]
	
	LED7_OFF;
 80073b8:	2200      	movs	r2, #0
 80073ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80073be:	4802      	ldr	r0, [pc, #8]	; (80073c8 <readSensor+0x1ec>)
 80073c0:	f7fc fbe8 	bl	8003b94 <HAL_GPIO_WritePin>
}
 80073c4:	bf00      	nop
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	40020000 	.word	0x40020000
 80073cc:	20000398 	.word	0x20000398
 80073d0:	20000814 	.word	0x20000814
 80073d4:	20000818 	.word	0x20000818
 80073d8:	2000081c 	.word	0x2000081c
 80073dc:	20000820 	.word	0x20000820
 80073e0:	40020800 	.word	0x40020800
 80073e4:	20000058 	.word	0x20000058
 80073e8:	10624dd3 	.word	0x10624dd3

080073ec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  if (htim == &htim14 )
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a0a      	ldr	r2, [pc, #40]	; (8007420 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d101      	bne.n	8007400 <HAL_TIM_PeriodElapsedCallback+0x14>
  {
    readSensor();
 80073fc:	f7ff feee 	bl	80071dc <readSensor>
  }
  if (htim == &htim13)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a08      	ldr	r2, [pc, #32]	; (8007424 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d106      	bne.n	8007416 <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
	HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 8007408:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800740c:	4806      	ldr	r0, [pc, #24]	; (8007428 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800740e:	f7fc fbda 	bl	8003bc6 <HAL_GPIO_TogglePin>
	L3GD20_loop();
 8007412:	f7ff faf3 	bl	80069fc <L3GD20_loop>
  }
}
 8007416:	bf00      	nop
 8007418:	3708      	adds	r7, #8
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000548 	.word	0x20000548
 8007424:	20000500 	.word	0x20000500
 8007428:	40020000 	.word	0x40020000
 800742c:	00000000 	.word	0x00000000

08007430 <readVolMeter>:



/*read voltage meter*/
void readVolMeter(void)
{          //3240 = 7.85V
 8007430:	b580      	push	{r7, lr}
 8007432:	af00      	add	r7, sp, #0
	volMeter = read_Vol_Meter;//raw value
 8007434:	2101      	movs	r1, #1
 8007436:	2004      	movs	r0, #4
 8007438:	f7ff fbb2 	bl	8006ba0 <readADC>
 800743c:	4603      	mov	r3, r0
 800743e:	461a      	mov	r2, r3
 8007440:	4b1b      	ldr	r3, [pc, #108]	; (80074b0 <readVolMeter+0x80>)
 8007442:	601a      	str	r2, [r3, #0]
	voltage = (volMeter*ADC_REF_VOL/4095)* 2.8;//actual voltage value  ex) 8.2V = 8200
 8007444:	4b1a      	ldr	r3, [pc, #104]	; (80074b0 <readVolMeter+0x80>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4618      	mov	r0, r3
 800744a:	f7f9 f86b 	bl	8000524 <__aeabi_i2d>
 800744e:	a312      	add	r3, pc, #72	; (adr r3, 8007498 <readVolMeter+0x68>)
 8007450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007454:	f7f9 f8d0 	bl	80005f8 <__aeabi_dmul>
 8007458:	4602      	mov	r2, r0
 800745a:	460b      	mov	r3, r1
 800745c:	4610      	mov	r0, r2
 800745e:	4619      	mov	r1, r3
 8007460:	a30f      	add	r3, pc, #60	; (adr r3, 80074a0 <readVolMeter+0x70>)
 8007462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007466:	f7f9 f9f1 	bl	800084c <__aeabi_ddiv>
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4610      	mov	r0, r2
 8007470:	4619      	mov	r1, r3
 8007472:	a30d      	add	r3, pc, #52	; (adr r3, 80074a8 <readVolMeter+0x78>)
 8007474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007478:	f7f9 f8be 	bl	80005f8 <__aeabi_dmul>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	4610      	mov	r0, r2
 8007482:	4619      	mov	r1, r3
 8007484:	f7f9 fb90 	bl	8000ba8 <__aeabi_d2f>
 8007488:	4603      	mov	r3, r0
 800748a:	4a0a      	ldr	r2, [pc, #40]	; (80074b4 <readVolMeter+0x84>)
 800748c:	6013      	str	r3, [r2, #0]
}
 800748e:	bf00      	nop
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	f3af 8000 	nop.w
 8007498:	bc6a7efa 	.word	0xbc6a7efa
 800749c:	400a9374 	.word	0x400a9374
 80074a0:	00000000 	.word	0x00000000
 80074a4:	40affe00 	.word	0x40affe00
 80074a8:	66666666 	.word	0x66666666
 80074ac:	40066666 	.word	0x40066666
 80074b0:	2000080c 	.word	0x2000080c
 80074b4:	20000810 	.word	0x20000810

080074b8 <cppmain>:
bool buttonPress = false;

int mouseState = 0;

void cppmain(void)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	af00      	add	r7, sp, #0
	initialization_block();
 80074bc:	f000 f80c 	bl	80074d8 <initialization_block>
	disp_state = LOW_BAT;
 80074c0:	4b04      	ldr	r3, [pc, #16]	; (80074d4 <cppmain+0x1c>)
 80074c2:	2204      	movs	r2, #4
 80074c4:	701a      	strb	r2, [r3, #0]
	// playSound(WIN_TONE);
	while (1)
	{
	displayUpdate();
 80074c6:	f7ff fcfb 	bl	8006ec0 <displayUpdate>
	HAL_Delay(500);
 80074ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074ce:	f7fb f9a5 	bl	800281c <HAL_Delay>
	displayUpdate();
 80074d2:	e7f8      	b.n	80074c6 <cppmain+0xe>
 80074d4:	2000080a 	.word	0x2000080a

080074d8 <initialization_block>:
	}
}

int initialization_block(void){
 80074d8:	b580      	push	{r7, lr}
 80074da:	af00      	add	r7, sp, #0
	ALL_LED_ON;
 80074dc:	2201      	movs	r2, #1
 80074de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80074e2:	4848      	ldr	r0, [pc, #288]	; (8007604 <initialization_block+0x12c>)
 80074e4:	f7fc fb56 	bl	8003b94 <HAL_GPIO_WritePin>
 80074e8:	2201      	movs	r2, #1
 80074ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80074ee:	4845      	ldr	r0, [pc, #276]	; (8007604 <initialization_block+0x12c>)
 80074f0:	f7fc fb50 	bl	8003b94 <HAL_GPIO_WritePin>
 80074f4:	2201      	movs	r2, #1
 80074f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80074fa:	4843      	ldr	r0, [pc, #268]	; (8007608 <initialization_block+0x130>)
 80074fc:	f7fc fb4a 	bl	8003b94 <HAL_GPIO_WritePin>
 8007500:	2201      	movs	r2, #1
 8007502:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007506:	4840      	ldr	r0, [pc, #256]	; (8007608 <initialization_block+0x130>)
 8007508:	f7fc fb44 	bl	8003b94 <HAL_GPIO_WritePin>
 800750c:	2201      	movs	r2, #1
 800750e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007512:	483d      	ldr	r0, [pc, #244]	; (8007608 <initialization_block+0x130>)
 8007514:	f7fc fb3e 	bl	8003b94 <HAL_GPIO_WritePin>
 8007518:	2201      	movs	r2, #1
 800751a:	2104      	movs	r1, #4
 800751c:	483b      	ldr	r0, [pc, #236]	; (800760c <initialization_block+0x134>)
 800751e:	f7fc fb39 	bl	8003b94 <HAL_GPIO_WritePin>
 8007522:	2201      	movs	r2, #1
 8007524:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007528:	4836      	ldr	r0, [pc, #216]	; (8007604 <initialization_block+0x12c>)
 800752a:	f7fc fb33 	bl	8003b94 <HAL_GPIO_WritePin>
 800752e:	2201      	movs	r2, #1
 8007530:	2110      	movs	r1, #16
 8007532:	4837      	ldr	r0, [pc, #220]	; (8007610 <initialization_block+0x138>)
 8007534:	f7fc fb2e 	bl	8003b94 <HAL_GPIO_WritePin>
 8007538:	2201      	movs	r2, #1
 800753a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800753e:	4834      	ldr	r0, [pc, #208]	; (8007610 <initialization_block+0x138>)
 8007540:	f7fc fb28 	bl	8003b94 <HAL_GPIO_WritePin>
 8007544:	2201      	movs	r2, #1
 8007546:	2101      	movs	r1, #1
 8007548:	482f      	ldr	r0, [pc, #188]	; (8007608 <initialization_block+0x130>)
 800754a:	f7fc fb23 	bl	8003b94 <HAL_GPIO_WritePin>
 800754e:	2201      	movs	r2, #1
 8007550:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007554:	482e      	ldr	r0, [pc, #184]	; (8007610 <initialization_block+0x138>)
 8007556:	f7fc fb1d 	bl	8003b94 <HAL_GPIO_WritePin>
	motorInit();
 800755a:	f7ff fd29 	bl	8006fb0 <motorInit>
	encoderInit();
 800755e:	f7ff fd03 	bl	8006f68 <encoderInit>
	displayInit();
 8007562:	f7ff fc17 	bl	8006d94 <displayInit>
	buzzerInit();
 8007566:	f7ff fb73 	bl	8006c50 <buzzerInit>


	TIM1_START;
 800756a:	482a      	ldr	r0, [pc, #168]	; (8007614 <initialization_block+0x13c>)
 800756c:	f7fd fdfc 	bl	8005168 <HAL_TIM_Base_Start>
	TIM14_IT_START;
 8007570:	4829      	ldr	r0, [pc, #164]	; (8007618 <initialization_block+0x140>)
 8007572:	f7fd fe61 	bl	8005238 <HAL_TIM_Base_Start_IT>
	HAL_Delay(500);
 8007576:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800757a:	f7fb f94f 	bl	800281c <HAL_Delay>

	ALL_LED_OFF;
 800757e:	2200      	movs	r2, #0
 8007580:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007584:	481f      	ldr	r0, [pc, #124]	; (8007604 <initialization_block+0x12c>)
 8007586:	f7fc fb05 	bl	8003b94 <HAL_GPIO_WritePin>
 800758a:	2200      	movs	r2, #0
 800758c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007590:	481c      	ldr	r0, [pc, #112]	; (8007604 <initialization_block+0x12c>)
 8007592:	f7fc faff 	bl	8003b94 <HAL_GPIO_WritePin>
 8007596:	2200      	movs	r2, #0
 8007598:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800759c:	481a      	ldr	r0, [pc, #104]	; (8007608 <initialization_block+0x130>)
 800759e:	f7fc faf9 	bl	8003b94 <HAL_GPIO_WritePin>
 80075a2:	2200      	movs	r2, #0
 80075a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80075a8:	4817      	ldr	r0, [pc, #92]	; (8007608 <initialization_block+0x130>)
 80075aa:	f7fc faf3 	bl	8003b94 <HAL_GPIO_WritePin>
 80075ae:	2200      	movs	r2, #0
 80075b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80075b4:	4814      	ldr	r0, [pc, #80]	; (8007608 <initialization_block+0x130>)
 80075b6:	f7fc faed 	bl	8003b94 <HAL_GPIO_WritePin>
 80075ba:	2200      	movs	r2, #0
 80075bc:	2104      	movs	r1, #4
 80075be:	4813      	ldr	r0, [pc, #76]	; (800760c <initialization_block+0x134>)
 80075c0:	f7fc fae8 	bl	8003b94 <HAL_GPIO_WritePin>
 80075c4:	2200      	movs	r2, #0
 80075c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80075ca:	480e      	ldr	r0, [pc, #56]	; (8007604 <initialization_block+0x12c>)
 80075cc:	f7fc fae2 	bl	8003b94 <HAL_GPIO_WritePin>
 80075d0:	2200      	movs	r2, #0
 80075d2:	2110      	movs	r1, #16
 80075d4:	480e      	ldr	r0, [pc, #56]	; (8007610 <initialization_block+0x138>)
 80075d6:	f7fc fadd 	bl	8003b94 <HAL_GPIO_WritePin>
 80075da:	2200      	movs	r2, #0
 80075dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80075e0:	480b      	ldr	r0, [pc, #44]	; (8007610 <initialization_block+0x138>)
 80075e2:	f7fc fad7 	bl	8003b94 <HAL_GPIO_WritePin>
 80075e6:	2200      	movs	r2, #0
 80075e8:	2101      	movs	r1, #1
 80075ea:	4807      	ldr	r0, [pc, #28]	; (8007608 <initialization_block+0x130>)
 80075ec:	f7fc fad2 	bl	8003b94 <HAL_GPIO_WritePin>
 80075f0:	2200      	movs	r2, #0
 80075f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80075f6:	4806      	ldr	r0, [pc, #24]	; (8007610 <initialization_block+0x138>)
 80075f8:	f7fc facc 	bl	8003b94 <HAL_GPIO_WritePin>
	return 0;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	40020000 	.word	0x40020000
 8007608:	40020800 	.word	0x40020800
 800760c:	40020c00 	.word	0x40020c00
 8007610:	40020400 	.word	0x40020400
 8007614:	20000398 	.word	0x20000398
 8007618:	20000548 	.word	0x20000548

0800761c <abort>:
 800761c:	b508      	push	{r3, lr}
 800761e:	2006      	movs	r0, #6
 8007620:	f000 fe90 	bl	8008344 <raise>
 8007624:	2001      	movs	r0, #1
 8007626:	f7fa fcc7 	bl	8001fb8 <_exit>
	...

0800762c <malloc>:
 800762c:	4b02      	ldr	r3, [pc, #8]	; (8007638 <malloc+0xc>)
 800762e:	4601      	mov	r1, r0
 8007630:	6818      	ldr	r0, [r3, #0]
 8007632:	f000 b823 	b.w	800767c <_malloc_r>
 8007636:	bf00      	nop
 8007638:	200000b4 	.word	0x200000b4

0800763c <sbrk_aligned>:
 800763c:	b570      	push	{r4, r5, r6, lr}
 800763e:	4e0e      	ldr	r6, [pc, #56]	; (8007678 <sbrk_aligned+0x3c>)
 8007640:	460c      	mov	r4, r1
 8007642:	6831      	ldr	r1, [r6, #0]
 8007644:	4605      	mov	r5, r0
 8007646:	b911      	cbnz	r1, 800764e <sbrk_aligned+0x12>
 8007648:	f000 fed0 	bl	80083ec <_sbrk_r>
 800764c:	6030      	str	r0, [r6, #0]
 800764e:	4621      	mov	r1, r4
 8007650:	4628      	mov	r0, r5
 8007652:	f000 fecb 	bl	80083ec <_sbrk_r>
 8007656:	1c43      	adds	r3, r0, #1
 8007658:	d00a      	beq.n	8007670 <sbrk_aligned+0x34>
 800765a:	1cc4      	adds	r4, r0, #3
 800765c:	f024 0403 	bic.w	r4, r4, #3
 8007660:	42a0      	cmp	r0, r4
 8007662:	d007      	beq.n	8007674 <sbrk_aligned+0x38>
 8007664:	1a21      	subs	r1, r4, r0
 8007666:	4628      	mov	r0, r5
 8007668:	f000 fec0 	bl	80083ec <_sbrk_r>
 800766c:	3001      	adds	r0, #1
 800766e:	d101      	bne.n	8007674 <sbrk_aligned+0x38>
 8007670:	f04f 34ff 	mov.w	r4, #4294967295
 8007674:	4620      	mov	r0, r4
 8007676:	bd70      	pop	{r4, r5, r6, pc}
 8007678:	20000828 	.word	0x20000828

0800767c <_malloc_r>:
 800767c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007680:	1ccd      	adds	r5, r1, #3
 8007682:	f025 0503 	bic.w	r5, r5, #3
 8007686:	3508      	adds	r5, #8
 8007688:	2d0c      	cmp	r5, #12
 800768a:	bf38      	it	cc
 800768c:	250c      	movcc	r5, #12
 800768e:	2d00      	cmp	r5, #0
 8007690:	4607      	mov	r7, r0
 8007692:	db01      	blt.n	8007698 <_malloc_r+0x1c>
 8007694:	42a9      	cmp	r1, r5
 8007696:	d905      	bls.n	80076a4 <_malloc_r+0x28>
 8007698:	230c      	movs	r3, #12
 800769a:	603b      	str	r3, [r7, #0]
 800769c:	2600      	movs	r6, #0
 800769e:	4630      	mov	r0, r6
 80076a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007778 <_malloc_r+0xfc>
 80076a8:	f000 f868 	bl	800777c <__malloc_lock>
 80076ac:	f8d8 3000 	ldr.w	r3, [r8]
 80076b0:	461c      	mov	r4, r3
 80076b2:	bb5c      	cbnz	r4, 800770c <_malloc_r+0x90>
 80076b4:	4629      	mov	r1, r5
 80076b6:	4638      	mov	r0, r7
 80076b8:	f7ff ffc0 	bl	800763c <sbrk_aligned>
 80076bc:	1c43      	adds	r3, r0, #1
 80076be:	4604      	mov	r4, r0
 80076c0:	d155      	bne.n	800776e <_malloc_r+0xf2>
 80076c2:	f8d8 4000 	ldr.w	r4, [r8]
 80076c6:	4626      	mov	r6, r4
 80076c8:	2e00      	cmp	r6, #0
 80076ca:	d145      	bne.n	8007758 <_malloc_r+0xdc>
 80076cc:	2c00      	cmp	r4, #0
 80076ce:	d048      	beq.n	8007762 <_malloc_r+0xe6>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	4631      	mov	r1, r6
 80076d4:	4638      	mov	r0, r7
 80076d6:	eb04 0903 	add.w	r9, r4, r3
 80076da:	f000 fe87 	bl	80083ec <_sbrk_r>
 80076de:	4581      	cmp	r9, r0
 80076e0:	d13f      	bne.n	8007762 <_malloc_r+0xe6>
 80076e2:	6821      	ldr	r1, [r4, #0]
 80076e4:	1a6d      	subs	r5, r5, r1
 80076e6:	4629      	mov	r1, r5
 80076e8:	4638      	mov	r0, r7
 80076ea:	f7ff ffa7 	bl	800763c <sbrk_aligned>
 80076ee:	3001      	adds	r0, #1
 80076f0:	d037      	beq.n	8007762 <_malloc_r+0xe6>
 80076f2:	6823      	ldr	r3, [r4, #0]
 80076f4:	442b      	add	r3, r5
 80076f6:	6023      	str	r3, [r4, #0]
 80076f8:	f8d8 3000 	ldr.w	r3, [r8]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d038      	beq.n	8007772 <_malloc_r+0xf6>
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	42a2      	cmp	r2, r4
 8007704:	d12b      	bne.n	800775e <_malloc_r+0xe2>
 8007706:	2200      	movs	r2, #0
 8007708:	605a      	str	r2, [r3, #4]
 800770a:	e00f      	b.n	800772c <_malloc_r+0xb0>
 800770c:	6822      	ldr	r2, [r4, #0]
 800770e:	1b52      	subs	r2, r2, r5
 8007710:	d41f      	bmi.n	8007752 <_malloc_r+0xd6>
 8007712:	2a0b      	cmp	r2, #11
 8007714:	d917      	bls.n	8007746 <_malloc_r+0xca>
 8007716:	1961      	adds	r1, r4, r5
 8007718:	42a3      	cmp	r3, r4
 800771a:	6025      	str	r5, [r4, #0]
 800771c:	bf18      	it	ne
 800771e:	6059      	strne	r1, [r3, #4]
 8007720:	6863      	ldr	r3, [r4, #4]
 8007722:	bf08      	it	eq
 8007724:	f8c8 1000 	streq.w	r1, [r8]
 8007728:	5162      	str	r2, [r4, r5]
 800772a:	604b      	str	r3, [r1, #4]
 800772c:	4638      	mov	r0, r7
 800772e:	f104 060b 	add.w	r6, r4, #11
 8007732:	f000 f829 	bl	8007788 <__malloc_unlock>
 8007736:	f026 0607 	bic.w	r6, r6, #7
 800773a:	1d23      	adds	r3, r4, #4
 800773c:	1af2      	subs	r2, r6, r3
 800773e:	d0ae      	beq.n	800769e <_malloc_r+0x22>
 8007740:	1b9b      	subs	r3, r3, r6
 8007742:	50a3      	str	r3, [r4, r2]
 8007744:	e7ab      	b.n	800769e <_malloc_r+0x22>
 8007746:	42a3      	cmp	r3, r4
 8007748:	6862      	ldr	r2, [r4, #4]
 800774a:	d1dd      	bne.n	8007708 <_malloc_r+0x8c>
 800774c:	f8c8 2000 	str.w	r2, [r8]
 8007750:	e7ec      	b.n	800772c <_malloc_r+0xb0>
 8007752:	4623      	mov	r3, r4
 8007754:	6864      	ldr	r4, [r4, #4]
 8007756:	e7ac      	b.n	80076b2 <_malloc_r+0x36>
 8007758:	4634      	mov	r4, r6
 800775a:	6876      	ldr	r6, [r6, #4]
 800775c:	e7b4      	b.n	80076c8 <_malloc_r+0x4c>
 800775e:	4613      	mov	r3, r2
 8007760:	e7cc      	b.n	80076fc <_malloc_r+0x80>
 8007762:	230c      	movs	r3, #12
 8007764:	603b      	str	r3, [r7, #0]
 8007766:	4638      	mov	r0, r7
 8007768:	f000 f80e 	bl	8007788 <__malloc_unlock>
 800776c:	e797      	b.n	800769e <_malloc_r+0x22>
 800776e:	6025      	str	r5, [r4, #0]
 8007770:	e7dc      	b.n	800772c <_malloc_r+0xb0>
 8007772:	605b      	str	r3, [r3, #4]
 8007774:	deff      	udf	#255	; 0xff
 8007776:	bf00      	nop
 8007778:	20000824 	.word	0x20000824

0800777c <__malloc_lock>:
 800777c:	4801      	ldr	r0, [pc, #4]	; (8007784 <__malloc_lock+0x8>)
 800777e:	f000 be81 	b.w	8008484 <__retarget_lock_acquire_recursive>
 8007782:	bf00      	nop
 8007784:	2000096c 	.word	0x2000096c

08007788 <__malloc_unlock>:
 8007788:	4801      	ldr	r0, [pc, #4]	; (8007790 <__malloc_unlock+0x8>)
 800778a:	f000 be7c 	b.w	8008486 <__retarget_lock_release_recursive>
 800778e:	bf00      	nop
 8007790:	2000096c 	.word	0x2000096c

08007794 <__cvt>:
 8007794:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007798:	ec55 4b10 	vmov	r4, r5, d0
 800779c:	2d00      	cmp	r5, #0
 800779e:	460e      	mov	r6, r1
 80077a0:	4619      	mov	r1, r3
 80077a2:	462b      	mov	r3, r5
 80077a4:	bfbb      	ittet	lt
 80077a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80077aa:	461d      	movlt	r5, r3
 80077ac:	2300      	movge	r3, #0
 80077ae:	232d      	movlt	r3, #45	; 0x2d
 80077b0:	700b      	strb	r3, [r1, #0]
 80077b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80077b8:	4691      	mov	r9, r2
 80077ba:	f023 0820 	bic.w	r8, r3, #32
 80077be:	bfbc      	itt	lt
 80077c0:	4622      	movlt	r2, r4
 80077c2:	4614      	movlt	r4, r2
 80077c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077c8:	d005      	beq.n	80077d6 <__cvt+0x42>
 80077ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80077ce:	d100      	bne.n	80077d2 <__cvt+0x3e>
 80077d0:	3601      	adds	r6, #1
 80077d2:	2102      	movs	r1, #2
 80077d4:	e000      	b.n	80077d8 <__cvt+0x44>
 80077d6:	2103      	movs	r1, #3
 80077d8:	ab03      	add	r3, sp, #12
 80077da:	9301      	str	r3, [sp, #4]
 80077dc:	ab02      	add	r3, sp, #8
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	ec45 4b10 	vmov	d0, r4, r5
 80077e4:	4653      	mov	r3, sl
 80077e6:	4632      	mov	r2, r6
 80077e8:	f000 fee6 	bl	80085b8 <_dtoa_r>
 80077ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077f0:	4607      	mov	r7, r0
 80077f2:	d102      	bne.n	80077fa <__cvt+0x66>
 80077f4:	f019 0f01 	tst.w	r9, #1
 80077f8:	d022      	beq.n	8007840 <__cvt+0xac>
 80077fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077fe:	eb07 0906 	add.w	r9, r7, r6
 8007802:	d110      	bne.n	8007826 <__cvt+0x92>
 8007804:	783b      	ldrb	r3, [r7, #0]
 8007806:	2b30      	cmp	r3, #48	; 0x30
 8007808:	d10a      	bne.n	8007820 <__cvt+0x8c>
 800780a:	2200      	movs	r2, #0
 800780c:	2300      	movs	r3, #0
 800780e:	4620      	mov	r0, r4
 8007810:	4629      	mov	r1, r5
 8007812:	f7f9 f959 	bl	8000ac8 <__aeabi_dcmpeq>
 8007816:	b918      	cbnz	r0, 8007820 <__cvt+0x8c>
 8007818:	f1c6 0601 	rsb	r6, r6, #1
 800781c:	f8ca 6000 	str.w	r6, [sl]
 8007820:	f8da 3000 	ldr.w	r3, [sl]
 8007824:	4499      	add	r9, r3
 8007826:	2200      	movs	r2, #0
 8007828:	2300      	movs	r3, #0
 800782a:	4620      	mov	r0, r4
 800782c:	4629      	mov	r1, r5
 800782e:	f7f9 f94b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007832:	b108      	cbz	r0, 8007838 <__cvt+0xa4>
 8007834:	f8cd 900c 	str.w	r9, [sp, #12]
 8007838:	2230      	movs	r2, #48	; 0x30
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	454b      	cmp	r3, r9
 800783e:	d307      	bcc.n	8007850 <__cvt+0xbc>
 8007840:	9b03      	ldr	r3, [sp, #12]
 8007842:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007844:	1bdb      	subs	r3, r3, r7
 8007846:	4638      	mov	r0, r7
 8007848:	6013      	str	r3, [r2, #0]
 800784a:	b004      	add	sp, #16
 800784c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007850:	1c59      	adds	r1, r3, #1
 8007852:	9103      	str	r1, [sp, #12]
 8007854:	701a      	strb	r2, [r3, #0]
 8007856:	e7f0      	b.n	800783a <__cvt+0xa6>

08007858 <__exponent>:
 8007858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800785a:	4603      	mov	r3, r0
 800785c:	2900      	cmp	r1, #0
 800785e:	bfb8      	it	lt
 8007860:	4249      	neglt	r1, r1
 8007862:	f803 2b02 	strb.w	r2, [r3], #2
 8007866:	bfb4      	ite	lt
 8007868:	222d      	movlt	r2, #45	; 0x2d
 800786a:	222b      	movge	r2, #43	; 0x2b
 800786c:	2909      	cmp	r1, #9
 800786e:	7042      	strb	r2, [r0, #1]
 8007870:	dd2a      	ble.n	80078c8 <__exponent+0x70>
 8007872:	f10d 0207 	add.w	r2, sp, #7
 8007876:	4617      	mov	r7, r2
 8007878:	260a      	movs	r6, #10
 800787a:	4694      	mov	ip, r2
 800787c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007880:	fb06 1415 	mls	r4, r6, r5, r1
 8007884:	3430      	adds	r4, #48	; 0x30
 8007886:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800788a:	460c      	mov	r4, r1
 800788c:	2c63      	cmp	r4, #99	; 0x63
 800788e:	f102 32ff 	add.w	r2, r2, #4294967295
 8007892:	4629      	mov	r1, r5
 8007894:	dcf1      	bgt.n	800787a <__exponent+0x22>
 8007896:	3130      	adds	r1, #48	; 0x30
 8007898:	f1ac 0402 	sub.w	r4, ip, #2
 800789c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80078a0:	1c41      	adds	r1, r0, #1
 80078a2:	4622      	mov	r2, r4
 80078a4:	42ba      	cmp	r2, r7
 80078a6:	d30a      	bcc.n	80078be <__exponent+0x66>
 80078a8:	f10d 0209 	add.w	r2, sp, #9
 80078ac:	eba2 020c 	sub.w	r2, r2, ip
 80078b0:	42bc      	cmp	r4, r7
 80078b2:	bf88      	it	hi
 80078b4:	2200      	movhi	r2, #0
 80078b6:	4413      	add	r3, r2
 80078b8:	1a18      	subs	r0, r3, r0
 80078ba:	b003      	add	sp, #12
 80078bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078be:	f812 5b01 	ldrb.w	r5, [r2], #1
 80078c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80078c6:	e7ed      	b.n	80078a4 <__exponent+0x4c>
 80078c8:	2330      	movs	r3, #48	; 0x30
 80078ca:	3130      	adds	r1, #48	; 0x30
 80078cc:	7083      	strb	r3, [r0, #2]
 80078ce:	70c1      	strb	r1, [r0, #3]
 80078d0:	1d03      	adds	r3, r0, #4
 80078d2:	e7f1      	b.n	80078b8 <__exponent+0x60>

080078d4 <_printf_float>:
 80078d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d8:	ed2d 8b02 	vpush	{d8}
 80078dc:	b08d      	sub	sp, #52	; 0x34
 80078de:	460c      	mov	r4, r1
 80078e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80078e4:	4616      	mov	r6, r2
 80078e6:	461f      	mov	r7, r3
 80078e8:	4605      	mov	r5, r0
 80078ea:	f000 fd33 	bl	8008354 <_localeconv_r>
 80078ee:	f8d0 a000 	ldr.w	sl, [r0]
 80078f2:	4650      	mov	r0, sl
 80078f4:	f7f8 fcbc 	bl	8000270 <strlen>
 80078f8:	2300      	movs	r3, #0
 80078fa:	930a      	str	r3, [sp, #40]	; 0x28
 80078fc:	6823      	ldr	r3, [r4, #0]
 80078fe:	9305      	str	r3, [sp, #20]
 8007900:	f8d8 3000 	ldr.w	r3, [r8]
 8007904:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007908:	3307      	adds	r3, #7
 800790a:	f023 0307 	bic.w	r3, r3, #7
 800790e:	f103 0208 	add.w	r2, r3, #8
 8007912:	f8c8 2000 	str.w	r2, [r8]
 8007916:	e9d3 8900 	ldrd	r8, r9, [r3]
 800791a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800791e:	9307      	str	r3, [sp, #28]
 8007920:	f8cd 8018 	str.w	r8, [sp, #24]
 8007924:	ee08 0a10 	vmov	s16, r0
 8007928:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800792c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007930:	4b9e      	ldr	r3, [pc, #632]	; (8007bac <_printf_float+0x2d8>)
 8007932:	f04f 32ff 	mov.w	r2, #4294967295
 8007936:	f7f9 f8f9 	bl	8000b2c <__aeabi_dcmpun>
 800793a:	bb88      	cbnz	r0, 80079a0 <_printf_float+0xcc>
 800793c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007940:	4b9a      	ldr	r3, [pc, #616]	; (8007bac <_printf_float+0x2d8>)
 8007942:	f04f 32ff 	mov.w	r2, #4294967295
 8007946:	f7f9 f8d3 	bl	8000af0 <__aeabi_dcmple>
 800794a:	bb48      	cbnz	r0, 80079a0 <_printf_float+0xcc>
 800794c:	2200      	movs	r2, #0
 800794e:	2300      	movs	r3, #0
 8007950:	4640      	mov	r0, r8
 8007952:	4649      	mov	r1, r9
 8007954:	f7f9 f8c2 	bl	8000adc <__aeabi_dcmplt>
 8007958:	b110      	cbz	r0, 8007960 <_printf_float+0x8c>
 800795a:	232d      	movs	r3, #45	; 0x2d
 800795c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007960:	4a93      	ldr	r2, [pc, #588]	; (8007bb0 <_printf_float+0x2dc>)
 8007962:	4b94      	ldr	r3, [pc, #592]	; (8007bb4 <_printf_float+0x2e0>)
 8007964:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007968:	bf94      	ite	ls
 800796a:	4690      	movls	r8, r2
 800796c:	4698      	movhi	r8, r3
 800796e:	2303      	movs	r3, #3
 8007970:	6123      	str	r3, [r4, #16]
 8007972:	9b05      	ldr	r3, [sp, #20]
 8007974:	f023 0304 	bic.w	r3, r3, #4
 8007978:	6023      	str	r3, [r4, #0]
 800797a:	f04f 0900 	mov.w	r9, #0
 800797e:	9700      	str	r7, [sp, #0]
 8007980:	4633      	mov	r3, r6
 8007982:	aa0b      	add	r2, sp, #44	; 0x2c
 8007984:	4621      	mov	r1, r4
 8007986:	4628      	mov	r0, r5
 8007988:	f000 f9da 	bl	8007d40 <_printf_common>
 800798c:	3001      	adds	r0, #1
 800798e:	f040 8090 	bne.w	8007ab2 <_printf_float+0x1de>
 8007992:	f04f 30ff 	mov.w	r0, #4294967295
 8007996:	b00d      	add	sp, #52	; 0x34
 8007998:	ecbd 8b02 	vpop	{d8}
 800799c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a0:	4642      	mov	r2, r8
 80079a2:	464b      	mov	r3, r9
 80079a4:	4640      	mov	r0, r8
 80079a6:	4649      	mov	r1, r9
 80079a8:	f7f9 f8c0 	bl	8000b2c <__aeabi_dcmpun>
 80079ac:	b140      	cbz	r0, 80079c0 <_printf_float+0xec>
 80079ae:	464b      	mov	r3, r9
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	bfbc      	itt	lt
 80079b4:	232d      	movlt	r3, #45	; 0x2d
 80079b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80079ba:	4a7f      	ldr	r2, [pc, #508]	; (8007bb8 <_printf_float+0x2e4>)
 80079bc:	4b7f      	ldr	r3, [pc, #508]	; (8007bbc <_printf_float+0x2e8>)
 80079be:	e7d1      	b.n	8007964 <_printf_float+0x90>
 80079c0:	6863      	ldr	r3, [r4, #4]
 80079c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80079c6:	9206      	str	r2, [sp, #24]
 80079c8:	1c5a      	adds	r2, r3, #1
 80079ca:	d13f      	bne.n	8007a4c <_printf_float+0x178>
 80079cc:	2306      	movs	r3, #6
 80079ce:	6063      	str	r3, [r4, #4]
 80079d0:	9b05      	ldr	r3, [sp, #20]
 80079d2:	6861      	ldr	r1, [r4, #4]
 80079d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80079d8:	2300      	movs	r3, #0
 80079da:	9303      	str	r3, [sp, #12]
 80079dc:	ab0a      	add	r3, sp, #40	; 0x28
 80079de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80079e2:	ab09      	add	r3, sp, #36	; 0x24
 80079e4:	ec49 8b10 	vmov	d0, r8, r9
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	6022      	str	r2, [r4, #0]
 80079ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80079f0:	4628      	mov	r0, r5
 80079f2:	f7ff fecf 	bl	8007794 <__cvt>
 80079f6:	9b06      	ldr	r3, [sp, #24]
 80079f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079fa:	2b47      	cmp	r3, #71	; 0x47
 80079fc:	4680      	mov	r8, r0
 80079fe:	d108      	bne.n	8007a12 <_printf_float+0x13e>
 8007a00:	1cc8      	adds	r0, r1, #3
 8007a02:	db02      	blt.n	8007a0a <_printf_float+0x136>
 8007a04:	6863      	ldr	r3, [r4, #4]
 8007a06:	4299      	cmp	r1, r3
 8007a08:	dd41      	ble.n	8007a8e <_printf_float+0x1ba>
 8007a0a:	f1ab 0302 	sub.w	r3, fp, #2
 8007a0e:	fa5f fb83 	uxtb.w	fp, r3
 8007a12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a16:	d820      	bhi.n	8007a5a <_printf_float+0x186>
 8007a18:	3901      	subs	r1, #1
 8007a1a:	465a      	mov	r2, fp
 8007a1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a20:	9109      	str	r1, [sp, #36]	; 0x24
 8007a22:	f7ff ff19 	bl	8007858 <__exponent>
 8007a26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a28:	1813      	adds	r3, r2, r0
 8007a2a:	2a01      	cmp	r2, #1
 8007a2c:	4681      	mov	r9, r0
 8007a2e:	6123      	str	r3, [r4, #16]
 8007a30:	dc02      	bgt.n	8007a38 <_printf_float+0x164>
 8007a32:	6822      	ldr	r2, [r4, #0]
 8007a34:	07d2      	lsls	r2, r2, #31
 8007a36:	d501      	bpl.n	8007a3c <_printf_float+0x168>
 8007a38:	3301      	adds	r3, #1
 8007a3a:	6123      	str	r3, [r4, #16]
 8007a3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d09c      	beq.n	800797e <_printf_float+0xaa>
 8007a44:	232d      	movs	r3, #45	; 0x2d
 8007a46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a4a:	e798      	b.n	800797e <_printf_float+0xaa>
 8007a4c:	9a06      	ldr	r2, [sp, #24]
 8007a4e:	2a47      	cmp	r2, #71	; 0x47
 8007a50:	d1be      	bne.n	80079d0 <_printf_float+0xfc>
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1bc      	bne.n	80079d0 <_printf_float+0xfc>
 8007a56:	2301      	movs	r3, #1
 8007a58:	e7b9      	b.n	80079ce <_printf_float+0xfa>
 8007a5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007a5e:	d118      	bne.n	8007a92 <_printf_float+0x1be>
 8007a60:	2900      	cmp	r1, #0
 8007a62:	6863      	ldr	r3, [r4, #4]
 8007a64:	dd0b      	ble.n	8007a7e <_printf_float+0x1aa>
 8007a66:	6121      	str	r1, [r4, #16]
 8007a68:	b913      	cbnz	r3, 8007a70 <_printf_float+0x19c>
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	07d0      	lsls	r0, r2, #31
 8007a6e:	d502      	bpl.n	8007a76 <_printf_float+0x1a2>
 8007a70:	3301      	adds	r3, #1
 8007a72:	440b      	add	r3, r1
 8007a74:	6123      	str	r3, [r4, #16]
 8007a76:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a78:	f04f 0900 	mov.w	r9, #0
 8007a7c:	e7de      	b.n	8007a3c <_printf_float+0x168>
 8007a7e:	b913      	cbnz	r3, 8007a86 <_printf_float+0x1b2>
 8007a80:	6822      	ldr	r2, [r4, #0]
 8007a82:	07d2      	lsls	r2, r2, #31
 8007a84:	d501      	bpl.n	8007a8a <_printf_float+0x1b6>
 8007a86:	3302      	adds	r3, #2
 8007a88:	e7f4      	b.n	8007a74 <_printf_float+0x1a0>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e7f2      	b.n	8007a74 <_printf_float+0x1a0>
 8007a8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a94:	4299      	cmp	r1, r3
 8007a96:	db05      	blt.n	8007aa4 <_printf_float+0x1d0>
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	6121      	str	r1, [r4, #16]
 8007a9c:	07d8      	lsls	r0, r3, #31
 8007a9e:	d5ea      	bpl.n	8007a76 <_printf_float+0x1a2>
 8007aa0:	1c4b      	adds	r3, r1, #1
 8007aa2:	e7e7      	b.n	8007a74 <_printf_float+0x1a0>
 8007aa4:	2900      	cmp	r1, #0
 8007aa6:	bfd4      	ite	le
 8007aa8:	f1c1 0202 	rsble	r2, r1, #2
 8007aac:	2201      	movgt	r2, #1
 8007aae:	4413      	add	r3, r2
 8007ab0:	e7e0      	b.n	8007a74 <_printf_float+0x1a0>
 8007ab2:	6823      	ldr	r3, [r4, #0]
 8007ab4:	055a      	lsls	r2, r3, #21
 8007ab6:	d407      	bmi.n	8007ac8 <_printf_float+0x1f4>
 8007ab8:	6923      	ldr	r3, [r4, #16]
 8007aba:	4642      	mov	r2, r8
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b8      	blx	r7
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	d12c      	bne.n	8007b20 <_printf_float+0x24c>
 8007ac6:	e764      	b.n	8007992 <_printf_float+0xbe>
 8007ac8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007acc:	f240 80e0 	bls.w	8007c90 <_printf_float+0x3bc>
 8007ad0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	f7f8 fff6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d034      	beq.n	8007b4a <_printf_float+0x276>
 8007ae0:	4a37      	ldr	r2, [pc, #220]	; (8007bc0 <_printf_float+0x2ec>)
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	4631      	mov	r1, r6
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	47b8      	blx	r7
 8007aea:	3001      	adds	r0, #1
 8007aec:	f43f af51 	beq.w	8007992 <_printf_float+0xbe>
 8007af0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007af4:	429a      	cmp	r2, r3
 8007af6:	db02      	blt.n	8007afe <_printf_float+0x22a>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	07d8      	lsls	r0, r3, #31
 8007afc:	d510      	bpl.n	8007b20 <_printf_float+0x24c>
 8007afe:	ee18 3a10 	vmov	r3, s16
 8007b02:	4652      	mov	r2, sl
 8007b04:	4631      	mov	r1, r6
 8007b06:	4628      	mov	r0, r5
 8007b08:	47b8      	blx	r7
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	f43f af41 	beq.w	8007992 <_printf_float+0xbe>
 8007b10:	f04f 0800 	mov.w	r8, #0
 8007b14:	f104 091a 	add.w	r9, r4, #26
 8007b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	4543      	cmp	r3, r8
 8007b1e:	dc09      	bgt.n	8007b34 <_printf_float+0x260>
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	079b      	lsls	r3, r3, #30
 8007b24:	f100 8107 	bmi.w	8007d36 <_printf_float+0x462>
 8007b28:	68e0      	ldr	r0, [r4, #12]
 8007b2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b2c:	4298      	cmp	r0, r3
 8007b2e:	bfb8      	it	lt
 8007b30:	4618      	movlt	r0, r3
 8007b32:	e730      	b.n	8007996 <_printf_float+0xc2>
 8007b34:	2301      	movs	r3, #1
 8007b36:	464a      	mov	r2, r9
 8007b38:	4631      	mov	r1, r6
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b8      	blx	r7
 8007b3e:	3001      	adds	r0, #1
 8007b40:	f43f af27 	beq.w	8007992 <_printf_float+0xbe>
 8007b44:	f108 0801 	add.w	r8, r8, #1
 8007b48:	e7e6      	b.n	8007b18 <_printf_float+0x244>
 8007b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	dc39      	bgt.n	8007bc4 <_printf_float+0x2f0>
 8007b50:	4a1b      	ldr	r2, [pc, #108]	; (8007bc0 <_printf_float+0x2ec>)
 8007b52:	2301      	movs	r3, #1
 8007b54:	4631      	mov	r1, r6
 8007b56:	4628      	mov	r0, r5
 8007b58:	47b8      	blx	r7
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	f43f af19 	beq.w	8007992 <_printf_float+0xbe>
 8007b60:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007b64:	4313      	orrs	r3, r2
 8007b66:	d102      	bne.n	8007b6e <_printf_float+0x29a>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	07d9      	lsls	r1, r3, #31
 8007b6c:	d5d8      	bpl.n	8007b20 <_printf_float+0x24c>
 8007b6e:	ee18 3a10 	vmov	r3, s16
 8007b72:	4652      	mov	r2, sl
 8007b74:	4631      	mov	r1, r6
 8007b76:	4628      	mov	r0, r5
 8007b78:	47b8      	blx	r7
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	f43f af09 	beq.w	8007992 <_printf_float+0xbe>
 8007b80:	f04f 0900 	mov.w	r9, #0
 8007b84:	f104 0a1a 	add.w	sl, r4, #26
 8007b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b8a:	425b      	negs	r3, r3
 8007b8c:	454b      	cmp	r3, r9
 8007b8e:	dc01      	bgt.n	8007b94 <_printf_float+0x2c0>
 8007b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b92:	e792      	b.n	8007aba <_printf_float+0x1e6>
 8007b94:	2301      	movs	r3, #1
 8007b96:	4652      	mov	r2, sl
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	47b8      	blx	r7
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	f43f aef7 	beq.w	8007992 <_printf_float+0xbe>
 8007ba4:	f109 0901 	add.w	r9, r9, #1
 8007ba8:	e7ee      	b.n	8007b88 <_printf_float+0x2b4>
 8007baa:	bf00      	nop
 8007bac:	7fefffff 	.word	0x7fefffff
 8007bb0:	0800d3a0 	.word	0x0800d3a0
 8007bb4:	0800d3a4 	.word	0x0800d3a4
 8007bb8:	0800d3a8 	.word	0x0800d3a8
 8007bbc:	0800d3ac 	.word	0x0800d3ac
 8007bc0:	0800d3b0 	.word	0x0800d3b0
 8007bc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	bfa8      	it	ge
 8007bcc:	461a      	movge	r2, r3
 8007bce:	2a00      	cmp	r2, #0
 8007bd0:	4691      	mov	r9, r2
 8007bd2:	dc37      	bgt.n	8007c44 <_printf_float+0x370>
 8007bd4:	f04f 0b00 	mov.w	fp, #0
 8007bd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bdc:	f104 021a 	add.w	r2, r4, #26
 8007be0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007be2:	9305      	str	r3, [sp, #20]
 8007be4:	eba3 0309 	sub.w	r3, r3, r9
 8007be8:	455b      	cmp	r3, fp
 8007bea:	dc33      	bgt.n	8007c54 <_printf_float+0x380>
 8007bec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	db3b      	blt.n	8007c6c <_printf_float+0x398>
 8007bf4:	6823      	ldr	r3, [r4, #0]
 8007bf6:	07da      	lsls	r2, r3, #31
 8007bf8:	d438      	bmi.n	8007c6c <_printf_float+0x398>
 8007bfa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007bfe:	eba2 0903 	sub.w	r9, r2, r3
 8007c02:	9b05      	ldr	r3, [sp, #20]
 8007c04:	1ad2      	subs	r2, r2, r3
 8007c06:	4591      	cmp	r9, r2
 8007c08:	bfa8      	it	ge
 8007c0a:	4691      	movge	r9, r2
 8007c0c:	f1b9 0f00 	cmp.w	r9, #0
 8007c10:	dc35      	bgt.n	8007c7e <_printf_float+0x3aa>
 8007c12:	f04f 0800 	mov.w	r8, #0
 8007c16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c1a:	f104 0a1a 	add.w	sl, r4, #26
 8007c1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c22:	1a9b      	subs	r3, r3, r2
 8007c24:	eba3 0309 	sub.w	r3, r3, r9
 8007c28:	4543      	cmp	r3, r8
 8007c2a:	f77f af79 	ble.w	8007b20 <_printf_float+0x24c>
 8007c2e:	2301      	movs	r3, #1
 8007c30:	4652      	mov	r2, sl
 8007c32:	4631      	mov	r1, r6
 8007c34:	4628      	mov	r0, r5
 8007c36:	47b8      	blx	r7
 8007c38:	3001      	adds	r0, #1
 8007c3a:	f43f aeaa 	beq.w	8007992 <_printf_float+0xbe>
 8007c3e:	f108 0801 	add.w	r8, r8, #1
 8007c42:	e7ec      	b.n	8007c1e <_printf_float+0x34a>
 8007c44:	4613      	mov	r3, r2
 8007c46:	4631      	mov	r1, r6
 8007c48:	4642      	mov	r2, r8
 8007c4a:	4628      	mov	r0, r5
 8007c4c:	47b8      	blx	r7
 8007c4e:	3001      	adds	r0, #1
 8007c50:	d1c0      	bne.n	8007bd4 <_printf_float+0x300>
 8007c52:	e69e      	b.n	8007992 <_printf_float+0xbe>
 8007c54:	2301      	movs	r3, #1
 8007c56:	4631      	mov	r1, r6
 8007c58:	4628      	mov	r0, r5
 8007c5a:	9205      	str	r2, [sp, #20]
 8007c5c:	47b8      	blx	r7
 8007c5e:	3001      	adds	r0, #1
 8007c60:	f43f ae97 	beq.w	8007992 <_printf_float+0xbe>
 8007c64:	9a05      	ldr	r2, [sp, #20]
 8007c66:	f10b 0b01 	add.w	fp, fp, #1
 8007c6a:	e7b9      	b.n	8007be0 <_printf_float+0x30c>
 8007c6c:	ee18 3a10 	vmov	r3, s16
 8007c70:	4652      	mov	r2, sl
 8007c72:	4631      	mov	r1, r6
 8007c74:	4628      	mov	r0, r5
 8007c76:	47b8      	blx	r7
 8007c78:	3001      	adds	r0, #1
 8007c7a:	d1be      	bne.n	8007bfa <_printf_float+0x326>
 8007c7c:	e689      	b.n	8007992 <_printf_float+0xbe>
 8007c7e:	9a05      	ldr	r2, [sp, #20]
 8007c80:	464b      	mov	r3, r9
 8007c82:	4442      	add	r2, r8
 8007c84:	4631      	mov	r1, r6
 8007c86:	4628      	mov	r0, r5
 8007c88:	47b8      	blx	r7
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	d1c1      	bne.n	8007c12 <_printf_float+0x33e>
 8007c8e:	e680      	b.n	8007992 <_printf_float+0xbe>
 8007c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c92:	2a01      	cmp	r2, #1
 8007c94:	dc01      	bgt.n	8007c9a <_printf_float+0x3c6>
 8007c96:	07db      	lsls	r3, r3, #31
 8007c98:	d53a      	bpl.n	8007d10 <_printf_float+0x43c>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	4642      	mov	r2, r8
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	47b8      	blx	r7
 8007ca4:	3001      	adds	r0, #1
 8007ca6:	f43f ae74 	beq.w	8007992 <_printf_float+0xbe>
 8007caa:	ee18 3a10 	vmov	r3, s16
 8007cae:	4652      	mov	r2, sl
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	47b8      	blx	r7
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	f43f ae6b 	beq.w	8007992 <_printf_float+0xbe>
 8007cbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007cc8:	f7f8 fefe 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ccc:	b9d8      	cbnz	r0, 8007d06 <_printf_float+0x432>
 8007cce:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007cd2:	f108 0201 	add.w	r2, r8, #1
 8007cd6:	4631      	mov	r1, r6
 8007cd8:	4628      	mov	r0, r5
 8007cda:	47b8      	blx	r7
 8007cdc:	3001      	adds	r0, #1
 8007cde:	d10e      	bne.n	8007cfe <_printf_float+0x42a>
 8007ce0:	e657      	b.n	8007992 <_printf_float+0xbe>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	4652      	mov	r2, sl
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4628      	mov	r0, r5
 8007cea:	47b8      	blx	r7
 8007cec:	3001      	adds	r0, #1
 8007cee:	f43f ae50 	beq.w	8007992 <_printf_float+0xbe>
 8007cf2:	f108 0801 	add.w	r8, r8, #1
 8007cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	4543      	cmp	r3, r8
 8007cfc:	dcf1      	bgt.n	8007ce2 <_printf_float+0x40e>
 8007cfe:	464b      	mov	r3, r9
 8007d00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d04:	e6da      	b.n	8007abc <_printf_float+0x1e8>
 8007d06:	f04f 0800 	mov.w	r8, #0
 8007d0a:	f104 0a1a 	add.w	sl, r4, #26
 8007d0e:	e7f2      	b.n	8007cf6 <_printf_float+0x422>
 8007d10:	2301      	movs	r3, #1
 8007d12:	4642      	mov	r2, r8
 8007d14:	e7df      	b.n	8007cd6 <_printf_float+0x402>
 8007d16:	2301      	movs	r3, #1
 8007d18:	464a      	mov	r2, r9
 8007d1a:	4631      	mov	r1, r6
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	47b8      	blx	r7
 8007d20:	3001      	adds	r0, #1
 8007d22:	f43f ae36 	beq.w	8007992 <_printf_float+0xbe>
 8007d26:	f108 0801 	add.w	r8, r8, #1
 8007d2a:	68e3      	ldr	r3, [r4, #12]
 8007d2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d2e:	1a5b      	subs	r3, r3, r1
 8007d30:	4543      	cmp	r3, r8
 8007d32:	dcf0      	bgt.n	8007d16 <_printf_float+0x442>
 8007d34:	e6f8      	b.n	8007b28 <_printf_float+0x254>
 8007d36:	f04f 0800 	mov.w	r8, #0
 8007d3a:	f104 0919 	add.w	r9, r4, #25
 8007d3e:	e7f4      	b.n	8007d2a <_printf_float+0x456>

08007d40 <_printf_common>:
 8007d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d44:	4616      	mov	r6, r2
 8007d46:	4699      	mov	r9, r3
 8007d48:	688a      	ldr	r2, [r1, #8]
 8007d4a:	690b      	ldr	r3, [r1, #16]
 8007d4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d50:	4293      	cmp	r3, r2
 8007d52:	bfb8      	it	lt
 8007d54:	4613      	movlt	r3, r2
 8007d56:	6033      	str	r3, [r6, #0]
 8007d58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d5c:	4607      	mov	r7, r0
 8007d5e:	460c      	mov	r4, r1
 8007d60:	b10a      	cbz	r2, 8007d66 <_printf_common+0x26>
 8007d62:	3301      	adds	r3, #1
 8007d64:	6033      	str	r3, [r6, #0]
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	0699      	lsls	r1, r3, #26
 8007d6a:	bf42      	ittt	mi
 8007d6c:	6833      	ldrmi	r3, [r6, #0]
 8007d6e:	3302      	addmi	r3, #2
 8007d70:	6033      	strmi	r3, [r6, #0]
 8007d72:	6825      	ldr	r5, [r4, #0]
 8007d74:	f015 0506 	ands.w	r5, r5, #6
 8007d78:	d106      	bne.n	8007d88 <_printf_common+0x48>
 8007d7a:	f104 0a19 	add.w	sl, r4, #25
 8007d7e:	68e3      	ldr	r3, [r4, #12]
 8007d80:	6832      	ldr	r2, [r6, #0]
 8007d82:	1a9b      	subs	r3, r3, r2
 8007d84:	42ab      	cmp	r3, r5
 8007d86:	dc26      	bgt.n	8007dd6 <_printf_common+0x96>
 8007d88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d8c:	1e13      	subs	r3, r2, #0
 8007d8e:	6822      	ldr	r2, [r4, #0]
 8007d90:	bf18      	it	ne
 8007d92:	2301      	movne	r3, #1
 8007d94:	0692      	lsls	r2, r2, #26
 8007d96:	d42b      	bmi.n	8007df0 <_printf_common+0xb0>
 8007d98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d9c:	4649      	mov	r1, r9
 8007d9e:	4638      	mov	r0, r7
 8007da0:	47c0      	blx	r8
 8007da2:	3001      	adds	r0, #1
 8007da4:	d01e      	beq.n	8007de4 <_printf_common+0xa4>
 8007da6:	6823      	ldr	r3, [r4, #0]
 8007da8:	6922      	ldr	r2, [r4, #16]
 8007daa:	f003 0306 	and.w	r3, r3, #6
 8007dae:	2b04      	cmp	r3, #4
 8007db0:	bf02      	ittt	eq
 8007db2:	68e5      	ldreq	r5, [r4, #12]
 8007db4:	6833      	ldreq	r3, [r6, #0]
 8007db6:	1aed      	subeq	r5, r5, r3
 8007db8:	68a3      	ldr	r3, [r4, #8]
 8007dba:	bf0c      	ite	eq
 8007dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dc0:	2500      	movne	r5, #0
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	bfc4      	itt	gt
 8007dc6:	1a9b      	subgt	r3, r3, r2
 8007dc8:	18ed      	addgt	r5, r5, r3
 8007dca:	2600      	movs	r6, #0
 8007dcc:	341a      	adds	r4, #26
 8007dce:	42b5      	cmp	r5, r6
 8007dd0:	d11a      	bne.n	8007e08 <_printf_common+0xc8>
 8007dd2:	2000      	movs	r0, #0
 8007dd4:	e008      	b.n	8007de8 <_printf_common+0xa8>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	4652      	mov	r2, sl
 8007dda:	4649      	mov	r1, r9
 8007ddc:	4638      	mov	r0, r7
 8007dde:	47c0      	blx	r8
 8007de0:	3001      	adds	r0, #1
 8007de2:	d103      	bne.n	8007dec <_printf_common+0xac>
 8007de4:	f04f 30ff 	mov.w	r0, #4294967295
 8007de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dec:	3501      	adds	r5, #1
 8007dee:	e7c6      	b.n	8007d7e <_printf_common+0x3e>
 8007df0:	18e1      	adds	r1, r4, r3
 8007df2:	1c5a      	adds	r2, r3, #1
 8007df4:	2030      	movs	r0, #48	; 0x30
 8007df6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dfa:	4422      	add	r2, r4
 8007dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e04:	3302      	adds	r3, #2
 8007e06:	e7c7      	b.n	8007d98 <_printf_common+0x58>
 8007e08:	2301      	movs	r3, #1
 8007e0a:	4622      	mov	r2, r4
 8007e0c:	4649      	mov	r1, r9
 8007e0e:	4638      	mov	r0, r7
 8007e10:	47c0      	blx	r8
 8007e12:	3001      	adds	r0, #1
 8007e14:	d0e6      	beq.n	8007de4 <_printf_common+0xa4>
 8007e16:	3601      	adds	r6, #1
 8007e18:	e7d9      	b.n	8007dce <_printf_common+0x8e>
	...

08007e1c <_printf_i>:
 8007e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e20:	7e0f      	ldrb	r7, [r1, #24]
 8007e22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e24:	2f78      	cmp	r7, #120	; 0x78
 8007e26:	4691      	mov	r9, r2
 8007e28:	4680      	mov	r8, r0
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	469a      	mov	sl, r3
 8007e2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e32:	d807      	bhi.n	8007e44 <_printf_i+0x28>
 8007e34:	2f62      	cmp	r7, #98	; 0x62
 8007e36:	d80a      	bhi.n	8007e4e <_printf_i+0x32>
 8007e38:	2f00      	cmp	r7, #0
 8007e3a:	f000 80d4 	beq.w	8007fe6 <_printf_i+0x1ca>
 8007e3e:	2f58      	cmp	r7, #88	; 0x58
 8007e40:	f000 80c0 	beq.w	8007fc4 <_printf_i+0x1a8>
 8007e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e4c:	e03a      	b.n	8007ec4 <_printf_i+0xa8>
 8007e4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e52:	2b15      	cmp	r3, #21
 8007e54:	d8f6      	bhi.n	8007e44 <_printf_i+0x28>
 8007e56:	a101      	add	r1, pc, #4	; (adr r1, 8007e5c <_printf_i+0x40>)
 8007e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e5c:	08007eb5 	.word	0x08007eb5
 8007e60:	08007ec9 	.word	0x08007ec9
 8007e64:	08007e45 	.word	0x08007e45
 8007e68:	08007e45 	.word	0x08007e45
 8007e6c:	08007e45 	.word	0x08007e45
 8007e70:	08007e45 	.word	0x08007e45
 8007e74:	08007ec9 	.word	0x08007ec9
 8007e78:	08007e45 	.word	0x08007e45
 8007e7c:	08007e45 	.word	0x08007e45
 8007e80:	08007e45 	.word	0x08007e45
 8007e84:	08007e45 	.word	0x08007e45
 8007e88:	08007fcd 	.word	0x08007fcd
 8007e8c:	08007ef5 	.word	0x08007ef5
 8007e90:	08007f87 	.word	0x08007f87
 8007e94:	08007e45 	.word	0x08007e45
 8007e98:	08007e45 	.word	0x08007e45
 8007e9c:	08007fef 	.word	0x08007fef
 8007ea0:	08007e45 	.word	0x08007e45
 8007ea4:	08007ef5 	.word	0x08007ef5
 8007ea8:	08007e45 	.word	0x08007e45
 8007eac:	08007e45 	.word	0x08007e45
 8007eb0:	08007f8f 	.word	0x08007f8f
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	1d1a      	adds	r2, r3, #4
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	602a      	str	r2, [r5, #0]
 8007ebc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ec0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e09f      	b.n	8008008 <_printf_i+0x1ec>
 8007ec8:	6820      	ldr	r0, [r4, #0]
 8007eca:	682b      	ldr	r3, [r5, #0]
 8007ecc:	0607      	lsls	r7, r0, #24
 8007ece:	f103 0104 	add.w	r1, r3, #4
 8007ed2:	6029      	str	r1, [r5, #0]
 8007ed4:	d501      	bpl.n	8007eda <_printf_i+0xbe>
 8007ed6:	681e      	ldr	r6, [r3, #0]
 8007ed8:	e003      	b.n	8007ee2 <_printf_i+0xc6>
 8007eda:	0646      	lsls	r6, r0, #25
 8007edc:	d5fb      	bpl.n	8007ed6 <_printf_i+0xba>
 8007ede:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007ee2:	2e00      	cmp	r6, #0
 8007ee4:	da03      	bge.n	8007eee <_printf_i+0xd2>
 8007ee6:	232d      	movs	r3, #45	; 0x2d
 8007ee8:	4276      	negs	r6, r6
 8007eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007eee:	485a      	ldr	r0, [pc, #360]	; (8008058 <_printf_i+0x23c>)
 8007ef0:	230a      	movs	r3, #10
 8007ef2:	e012      	b.n	8007f1a <_printf_i+0xfe>
 8007ef4:	682b      	ldr	r3, [r5, #0]
 8007ef6:	6820      	ldr	r0, [r4, #0]
 8007ef8:	1d19      	adds	r1, r3, #4
 8007efa:	6029      	str	r1, [r5, #0]
 8007efc:	0605      	lsls	r5, r0, #24
 8007efe:	d501      	bpl.n	8007f04 <_printf_i+0xe8>
 8007f00:	681e      	ldr	r6, [r3, #0]
 8007f02:	e002      	b.n	8007f0a <_printf_i+0xee>
 8007f04:	0641      	lsls	r1, r0, #25
 8007f06:	d5fb      	bpl.n	8007f00 <_printf_i+0xe4>
 8007f08:	881e      	ldrh	r6, [r3, #0]
 8007f0a:	4853      	ldr	r0, [pc, #332]	; (8008058 <_printf_i+0x23c>)
 8007f0c:	2f6f      	cmp	r7, #111	; 0x6f
 8007f0e:	bf0c      	ite	eq
 8007f10:	2308      	moveq	r3, #8
 8007f12:	230a      	movne	r3, #10
 8007f14:	2100      	movs	r1, #0
 8007f16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f1a:	6865      	ldr	r5, [r4, #4]
 8007f1c:	60a5      	str	r5, [r4, #8]
 8007f1e:	2d00      	cmp	r5, #0
 8007f20:	bfa2      	ittt	ge
 8007f22:	6821      	ldrge	r1, [r4, #0]
 8007f24:	f021 0104 	bicge.w	r1, r1, #4
 8007f28:	6021      	strge	r1, [r4, #0]
 8007f2a:	b90e      	cbnz	r6, 8007f30 <_printf_i+0x114>
 8007f2c:	2d00      	cmp	r5, #0
 8007f2e:	d04b      	beq.n	8007fc8 <_printf_i+0x1ac>
 8007f30:	4615      	mov	r5, r2
 8007f32:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f36:	fb03 6711 	mls	r7, r3, r1, r6
 8007f3a:	5dc7      	ldrb	r7, [r0, r7]
 8007f3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f40:	4637      	mov	r7, r6
 8007f42:	42bb      	cmp	r3, r7
 8007f44:	460e      	mov	r6, r1
 8007f46:	d9f4      	bls.n	8007f32 <_printf_i+0x116>
 8007f48:	2b08      	cmp	r3, #8
 8007f4a:	d10b      	bne.n	8007f64 <_printf_i+0x148>
 8007f4c:	6823      	ldr	r3, [r4, #0]
 8007f4e:	07de      	lsls	r6, r3, #31
 8007f50:	d508      	bpl.n	8007f64 <_printf_i+0x148>
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	6861      	ldr	r1, [r4, #4]
 8007f56:	4299      	cmp	r1, r3
 8007f58:	bfde      	ittt	le
 8007f5a:	2330      	movle	r3, #48	; 0x30
 8007f5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f64:	1b52      	subs	r2, r2, r5
 8007f66:	6122      	str	r2, [r4, #16]
 8007f68:	f8cd a000 	str.w	sl, [sp]
 8007f6c:	464b      	mov	r3, r9
 8007f6e:	aa03      	add	r2, sp, #12
 8007f70:	4621      	mov	r1, r4
 8007f72:	4640      	mov	r0, r8
 8007f74:	f7ff fee4 	bl	8007d40 <_printf_common>
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d14a      	bne.n	8008012 <_printf_i+0x1f6>
 8007f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f80:	b004      	add	sp, #16
 8007f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	f043 0320 	orr.w	r3, r3, #32
 8007f8c:	6023      	str	r3, [r4, #0]
 8007f8e:	4833      	ldr	r0, [pc, #204]	; (800805c <_printf_i+0x240>)
 8007f90:	2778      	movs	r7, #120	; 0x78
 8007f92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	6829      	ldr	r1, [r5, #0]
 8007f9a:	061f      	lsls	r7, r3, #24
 8007f9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007fa0:	d402      	bmi.n	8007fa8 <_printf_i+0x18c>
 8007fa2:	065f      	lsls	r7, r3, #25
 8007fa4:	bf48      	it	mi
 8007fa6:	b2b6      	uxthmi	r6, r6
 8007fa8:	07df      	lsls	r7, r3, #31
 8007faa:	bf48      	it	mi
 8007fac:	f043 0320 	orrmi.w	r3, r3, #32
 8007fb0:	6029      	str	r1, [r5, #0]
 8007fb2:	bf48      	it	mi
 8007fb4:	6023      	strmi	r3, [r4, #0]
 8007fb6:	b91e      	cbnz	r6, 8007fc0 <_printf_i+0x1a4>
 8007fb8:	6823      	ldr	r3, [r4, #0]
 8007fba:	f023 0320 	bic.w	r3, r3, #32
 8007fbe:	6023      	str	r3, [r4, #0]
 8007fc0:	2310      	movs	r3, #16
 8007fc2:	e7a7      	b.n	8007f14 <_printf_i+0xf8>
 8007fc4:	4824      	ldr	r0, [pc, #144]	; (8008058 <_printf_i+0x23c>)
 8007fc6:	e7e4      	b.n	8007f92 <_printf_i+0x176>
 8007fc8:	4615      	mov	r5, r2
 8007fca:	e7bd      	b.n	8007f48 <_printf_i+0x12c>
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	6826      	ldr	r6, [r4, #0]
 8007fd0:	6961      	ldr	r1, [r4, #20]
 8007fd2:	1d18      	adds	r0, r3, #4
 8007fd4:	6028      	str	r0, [r5, #0]
 8007fd6:	0635      	lsls	r5, r6, #24
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	d501      	bpl.n	8007fe0 <_printf_i+0x1c4>
 8007fdc:	6019      	str	r1, [r3, #0]
 8007fde:	e002      	b.n	8007fe6 <_printf_i+0x1ca>
 8007fe0:	0670      	lsls	r0, r6, #25
 8007fe2:	d5fb      	bpl.n	8007fdc <_printf_i+0x1c0>
 8007fe4:	8019      	strh	r1, [r3, #0]
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	6123      	str	r3, [r4, #16]
 8007fea:	4615      	mov	r5, r2
 8007fec:	e7bc      	b.n	8007f68 <_printf_i+0x14c>
 8007fee:	682b      	ldr	r3, [r5, #0]
 8007ff0:	1d1a      	adds	r2, r3, #4
 8007ff2:	602a      	str	r2, [r5, #0]
 8007ff4:	681d      	ldr	r5, [r3, #0]
 8007ff6:	6862      	ldr	r2, [r4, #4]
 8007ff8:	2100      	movs	r1, #0
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	f7f8 f8e8 	bl	80001d0 <memchr>
 8008000:	b108      	cbz	r0, 8008006 <_printf_i+0x1ea>
 8008002:	1b40      	subs	r0, r0, r5
 8008004:	6060      	str	r0, [r4, #4]
 8008006:	6863      	ldr	r3, [r4, #4]
 8008008:	6123      	str	r3, [r4, #16]
 800800a:	2300      	movs	r3, #0
 800800c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008010:	e7aa      	b.n	8007f68 <_printf_i+0x14c>
 8008012:	6923      	ldr	r3, [r4, #16]
 8008014:	462a      	mov	r2, r5
 8008016:	4649      	mov	r1, r9
 8008018:	4640      	mov	r0, r8
 800801a:	47d0      	blx	sl
 800801c:	3001      	adds	r0, #1
 800801e:	d0ad      	beq.n	8007f7c <_printf_i+0x160>
 8008020:	6823      	ldr	r3, [r4, #0]
 8008022:	079b      	lsls	r3, r3, #30
 8008024:	d413      	bmi.n	800804e <_printf_i+0x232>
 8008026:	68e0      	ldr	r0, [r4, #12]
 8008028:	9b03      	ldr	r3, [sp, #12]
 800802a:	4298      	cmp	r0, r3
 800802c:	bfb8      	it	lt
 800802e:	4618      	movlt	r0, r3
 8008030:	e7a6      	b.n	8007f80 <_printf_i+0x164>
 8008032:	2301      	movs	r3, #1
 8008034:	4632      	mov	r2, r6
 8008036:	4649      	mov	r1, r9
 8008038:	4640      	mov	r0, r8
 800803a:	47d0      	blx	sl
 800803c:	3001      	adds	r0, #1
 800803e:	d09d      	beq.n	8007f7c <_printf_i+0x160>
 8008040:	3501      	adds	r5, #1
 8008042:	68e3      	ldr	r3, [r4, #12]
 8008044:	9903      	ldr	r1, [sp, #12]
 8008046:	1a5b      	subs	r3, r3, r1
 8008048:	42ab      	cmp	r3, r5
 800804a:	dcf2      	bgt.n	8008032 <_printf_i+0x216>
 800804c:	e7eb      	b.n	8008026 <_printf_i+0x20a>
 800804e:	2500      	movs	r5, #0
 8008050:	f104 0619 	add.w	r6, r4, #25
 8008054:	e7f5      	b.n	8008042 <_printf_i+0x226>
 8008056:	bf00      	nop
 8008058:	0800d3b2 	.word	0x0800d3b2
 800805c:	0800d3c3 	.word	0x0800d3c3

08008060 <std>:
 8008060:	2300      	movs	r3, #0
 8008062:	b510      	push	{r4, lr}
 8008064:	4604      	mov	r4, r0
 8008066:	e9c0 3300 	strd	r3, r3, [r0]
 800806a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800806e:	6083      	str	r3, [r0, #8]
 8008070:	8181      	strh	r1, [r0, #12]
 8008072:	6643      	str	r3, [r0, #100]	; 0x64
 8008074:	81c2      	strh	r2, [r0, #14]
 8008076:	6183      	str	r3, [r0, #24]
 8008078:	4619      	mov	r1, r3
 800807a:	2208      	movs	r2, #8
 800807c:	305c      	adds	r0, #92	; 0x5c
 800807e:	f000 f930 	bl	80082e2 <memset>
 8008082:	4b05      	ldr	r3, [pc, #20]	; (8008098 <std+0x38>)
 8008084:	6263      	str	r3, [r4, #36]	; 0x24
 8008086:	4b05      	ldr	r3, [pc, #20]	; (800809c <std+0x3c>)
 8008088:	62a3      	str	r3, [r4, #40]	; 0x28
 800808a:	4b05      	ldr	r3, [pc, #20]	; (80080a0 <std+0x40>)
 800808c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800808e:	4b05      	ldr	r3, [pc, #20]	; (80080a4 <std+0x44>)
 8008090:	6224      	str	r4, [r4, #32]
 8008092:	6323      	str	r3, [r4, #48]	; 0x30
 8008094:	bd10      	pop	{r4, pc}
 8008096:	bf00      	nop
 8008098:	08008229 	.word	0x08008229
 800809c:	0800824b 	.word	0x0800824b
 80080a0:	08008283 	.word	0x08008283
 80080a4:	080082a7 	.word	0x080082a7

080080a8 <stdio_exit_handler>:
 80080a8:	4a02      	ldr	r2, [pc, #8]	; (80080b4 <stdio_exit_handler+0xc>)
 80080aa:	4903      	ldr	r1, [pc, #12]	; (80080b8 <stdio_exit_handler+0x10>)
 80080ac:	4803      	ldr	r0, [pc, #12]	; (80080bc <stdio_exit_handler+0x14>)
 80080ae:	f000 b869 	b.w	8008184 <_fwalk_sglue>
 80080b2:	bf00      	nop
 80080b4:	2000005c 	.word	0x2000005c
 80080b8:	08009ce9 	.word	0x08009ce9
 80080bc:	20000068 	.word	0x20000068

080080c0 <cleanup_stdio>:
 80080c0:	6841      	ldr	r1, [r0, #4]
 80080c2:	4b0c      	ldr	r3, [pc, #48]	; (80080f4 <cleanup_stdio+0x34>)
 80080c4:	4299      	cmp	r1, r3
 80080c6:	b510      	push	{r4, lr}
 80080c8:	4604      	mov	r4, r0
 80080ca:	d001      	beq.n	80080d0 <cleanup_stdio+0x10>
 80080cc:	f001 fe0c 	bl	8009ce8 <_fflush_r>
 80080d0:	68a1      	ldr	r1, [r4, #8]
 80080d2:	4b09      	ldr	r3, [pc, #36]	; (80080f8 <cleanup_stdio+0x38>)
 80080d4:	4299      	cmp	r1, r3
 80080d6:	d002      	beq.n	80080de <cleanup_stdio+0x1e>
 80080d8:	4620      	mov	r0, r4
 80080da:	f001 fe05 	bl	8009ce8 <_fflush_r>
 80080de:	68e1      	ldr	r1, [r4, #12]
 80080e0:	4b06      	ldr	r3, [pc, #24]	; (80080fc <cleanup_stdio+0x3c>)
 80080e2:	4299      	cmp	r1, r3
 80080e4:	d004      	beq.n	80080f0 <cleanup_stdio+0x30>
 80080e6:	4620      	mov	r0, r4
 80080e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080ec:	f001 bdfc 	b.w	8009ce8 <_fflush_r>
 80080f0:	bd10      	pop	{r4, pc}
 80080f2:	bf00      	nop
 80080f4:	2000082c 	.word	0x2000082c
 80080f8:	20000894 	.word	0x20000894
 80080fc:	200008fc 	.word	0x200008fc

08008100 <global_stdio_init.part.0>:
 8008100:	b510      	push	{r4, lr}
 8008102:	4b0b      	ldr	r3, [pc, #44]	; (8008130 <global_stdio_init.part.0+0x30>)
 8008104:	4c0b      	ldr	r4, [pc, #44]	; (8008134 <global_stdio_init.part.0+0x34>)
 8008106:	4a0c      	ldr	r2, [pc, #48]	; (8008138 <global_stdio_init.part.0+0x38>)
 8008108:	601a      	str	r2, [r3, #0]
 800810a:	4620      	mov	r0, r4
 800810c:	2200      	movs	r2, #0
 800810e:	2104      	movs	r1, #4
 8008110:	f7ff ffa6 	bl	8008060 <std>
 8008114:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008118:	2201      	movs	r2, #1
 800811a:	2109      	movs	r1, #9
 800811c:	f7ff ffa0 	bl	8008060 <std>
 8008120:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008124:	2202      	movs	r2, #2
 8008126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800812a:	2112      	movs	r1, #18
 800812c:	f7ff bf98 	b.w	8008060 <std>
 8008130:	20000964 	.word	0x20000964
 8008134:	2000082c 	.word	0x2000082c
 8008138:	080080a9 	.word	0x080080a9

0800813c <__sfp_lock_acquire>:
 800813c:	4801      	ldr	r0, [pc, #4]	; (8008144 <__sfp_lock_acquire+0x8>)
 800813e:	f000 b9a1 	b.w	8008484 <__retarget_lock_acquire_recursive>
 8008142:	bf00      	nop
 8008144:	2000096d 	.word	0x2000096d

08008148 <__sfp_lock_release>:
 8008148:	4801      	ldr	r0, [pc, #4]	; (8008150 <__sfp_lock_release+0x8>)
 800814a:	f000 b99c 	b.w	8008486 <__retarget_lock_release_recursive>
 800814e:	bf00      	nop
 8008150:	2000096d 	.word	0x2000096d

08008154 <__sinit>:
 8008154:	b510      	push	{r4, lr}
 8008156:	4604      	mov	r4, r0
 8008158:	f7ff fff0 	bl	800813c <__sfp_lock_acquire>
 800815c:	6a23      	ldr	r3, [r4, #32]
 800815e:	b11b      	cbz	r3, 8008168 <__sinit+0x14>
 8008160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008164:	f7ff bff0 	b.w	8008148 <__sfp_lock_release>
 8008168:	4b04      	ldr	r3, [pc, #16]	; (800817c <__sinit+0x28>)
 800816a:	6223      	str	r3, [r4, #32]
 800816c:	4b04      	ldr	r3, [pc, #16]	; (8008180 <__sinit+0x2c>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1f5      	bne.n	8008160 <__sinit+0xc>
 8008174:	f7ff ffc4 	bl	8008100 <global_stdio_init.part.0>
 8008178:	e7f2      	b.n	8008160 <__sinit+0xc>
 800817a:	bf00      	nop
 800817c:	080080c1 	.word	0x080080c1
 8008180:	20000964 	.word	0x20000964

08008184 <_fwalk_sglue>:
 8008184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008188:	4607      	mov	r7, r0
 800818a:	4688      	mov	r8, r1
 800818c:	4614      	mov	r4, r2
 800818e:	2600      	movs	r6, #0
 8008190:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008194:	f1b9 0901 	subs.w	r9, r9, #1
 8008198:	d505      	bpl.n	80081a6 <_fwalk_sglue+0x22>
 800819a:	6824      	ldr	r4, [r4, #0]
 800819c:	2c00      	cmp	r4, #0
 800819e:	d1f7      	bne.n	8008190 <_fwalk_sglue+0xc>
 80081a0:	4630      	mov	r0, r6
 80081a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081a6:	89ab      	ldrh	r3, [r5, #12]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d907      	bls.n	80081bc <_fwalk_sglue+0x38>
 80081ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081b0:	3301      	adds	r3, #1
 80081b2:	d003      	beq.n	80081bc <_fwalk_sglue+0x38>
 80081b4:	4629      	mov	r1, r5
 80081b6:	4638      	mov	r0, r7
 80081b8:	47c0      	blx	r8
 80081ba:	4306      	orrs	r6, r0
 80081bc:	3568      	adds	r5, #104	; 0x68
 80081be:	e7e9      	b.n	8008194 <_fwalk_sglue+0x10>

080081c0 <sniprintf>:
 80081c0:	b40c      	push	{r2, r3}
 80081c2:	b530      	push	{r4, r5, lr}
 80081c4:	4b17      	ldr	r3, [pc, #92]	; (8008224 <sniprintf+0x64>)
 80081c6:	1e0c      	subs	r4, r1, #0
 80081c8:	681d      	ldr	r5, [r3, #0]
 80081ca:	b09d      	sub	sp, #116	; 0x74
 80081cc:	da08      	bge.n	80081e0 <sniprintf+0x20>
 80081ce:	238b      	movs	r3, #139	; 0x8b
 80081d0:	602b      	str	r3, [r5, #0]
 80081d2:	f04f 30ff 	mov.w	r0, #4294967295
 80081d6:	b01d      	add	sp, #116	; 0x74
 80081d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081dc:	b002      	add	sp, #8
 80081de:	4770      	bx	lr
 80081e0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80081e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80081e8:	bf14      	ite	ne
 80081ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081ee:	4623      	moveq	r3, r4
 80081f0:	9304      	str	r3, [sp, #16]
 80081f2:	9307      	str	r3, [sp, #28]
 80081f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80081f8:	9002      	str	r0, [sp, #8]
 80081fa:	9006      	str	r0, [sp, #24]
 80081fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008200:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008202:	ab21      	add	r3, sp, #132	; 0x84
 8008204:	a902      	add	r1, sp, #8
 8008206:	4628      	mov	r0, r5
 8008208:	9301      	str	r3, [sp, #4]
 800820a:	f001 fbe9 	bl	80099e0 <_svfiprintf_r>
 800820e:	1c43      	adds	r3, r0, #1
 8008210:	bfbc      	itt	lt
 8008212:	238b      	movlt	r3, #139	; 0x8b
 8008214:	602b      	strlt	r3, [r5, #0]
 8008216:	2c00      	cmp	r4, #0
 8008218:	d0dd      	beq.n	80081d6 <sniprintf+0x16>
 800821a:	9b02      	ldr	r3, [sp, #8]
 800821c:	2200      	movs	r2, #0
 800821e:	701a      	strb	r2, [r3, #0]
 8008220:	e7d9      	b.n	80081d6 <sniprintf+0x16>
 8008222:	bf00      	nop
 8008224:	200000b4 	.word	0x200000b4

08008228 <__sread>:
 8008228:	b510      	push	{r4, lr}
 800822a:	460c      	mov	r4, r1
 800822c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008230:	f000 f8b6 	bl	80083a0 <_read_r>
 8008234:	2800      	cmp	r0, #0
 8008236:	bfab      	itete	ge
 8008238:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800823a:	89a3      	ldrhlt	r3, [r4, #12]
 800823c:	181b      	addge	r3, r3, r0
 800823e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008242:	bfac      	ite	ge
 8008244:	6563      	strge	r3, [r4, #84]	; 0x54
 8008246:	81a3      	strhlt	r3, [r4, #12]
 8008248:	bd10      	pop	{r4, pc}

0800824a <__swrite>:
 800824a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824e:	461f      	mov	r7, r3
 8008250:	898b      	ldrh	r3, [r1, #12]
 8008252:	05db      	lsls	r3, r3, #23
 8008254:	4605      	mov	r5, r0
 8008256:	460c      	mov	r4, r1
 8008258:	4616      	mov	r6, r2
 800825a:	d505      	bpl.n	8008268 <__swrite+0x1e>
 800825c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008260:	2302      	movs	r3, #2
 8008262:	2200      	movs	r2, #0
 8008264:	f000 f88a 	bl	800837c <_lseek_r>
 8008268:	89a3      	ldrh	r3, [r4, #12]
 800826a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800826e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008272:	81a3      	strh	r3, [r4, #12]
 8008274:	4632      	mov	r2, r6
 8008276:	463b      	mov	r3, r7
 8008278:	4628      	mov	r0, r5
 800827a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800827e:	f000 b8c5 	b.w	800840c <_write_r>

08008282 <__sseek>:
 8008282:	b510      	push	{r4, lr}
 8008284:	460c      	mov	r4, r1
 8008286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800828a:	f000 f877 	bl	800837c <_lseek_r>
 800828e:	1c43      	adds	r3, r0, #1
 8008290:	89a3      	ldrh	r3, [r4, #12]
 8008292:	bf15      	itete	ne
 8008294:	6560      	strne	r0, [r4, #84]	; 0x54
 8008296:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800829a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800829e:	81a3      	strheq	r3, [r4, #12]
 80082a0:	bf18      	it	ne
 80082a2:	81a3      	strhne	r3, [r4, #12]
 80082a4:	bd10      	pop	{r4, pc}

080082a6 <__sclose>:
 80082a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082aa:	f000 b857 	b.w	800835c <_close_r>

080082ae <memmove>:
 80082ae:	4288      	cmp	r0, r1
 80082b0:	b510      	push	{r4, lr}
 80082b2:	eb01 0402 	add.w	r4, r1, r2
 80082b6:	d902      	bls.n	80082be <memmove+0x10>
 80082b8:	4284      	cmp	r4, r0
 80082ba:	4623      	mov	r3, r4
 80082bc:	d807      	bhi.n	80082ce <memmove+0x20>
 80082be:	1e43      	subs	r3, r0, #1
 80082c0:	42a1      	cmp	r1, r4
 80082c2:	d008      	beq.n	80082d6 <memmove+0x28>
 80082c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082cc:	e7f8      	b.n	80082c0 <memmove+0x12>
 80082ce:	4402      	add	r2, r0
 80082d0:	4601      	mov	r1, r0
 80082d2:	428a      	cmp	r2, r1
 80082d4:	d100      	bne.n	80082d8 <memmove+0x2a>
 80082d6:	bd10      	pop	{r4, pc}
 80082d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082dc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082e0:	e7f7      	b.n	80082d2 <memmove+0x24>

080082e2 <memset>:
 80082e2:	4402      	add	r2, r0
 80082e4:	4603      	mov	r3, r0
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d100      	bne.n	80082ec <memset+0xa>
 80082ea:	4770      	bx	lr
 80082ec:	f803 1b01 	strb.w	r1, [r3], #1
 80082f0:	e7f9      	b.n	80082e6 <memset+0x4>

080082f2 <_raise_r>:
 80082f2:	291f      	cmp	r1, #31
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4604      	mov	r4, r0
 80082f8:	460d      	mov	r5, r1
 80082fa:	d904      	bls.n	8008306 <_raise_r+0x14>
 80082fc:	2316      	movs	r3, #22
 80082fe:	6003      	str	r3, [r0, #0]
 8008300:	f04f 30ff 	mov.w	r0, #4294967295
 8008304:	bd38      	pop	{r3, r4, r5, pc}
 8008306:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008308:	b112      	cbz	r2, 8008310 <_raise_r+0x1e>
 800830a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800830e:	b94b      	cbnz	r3, 8008324 <_raise_r+0x32>
 8008310:	4620      	mov	r0, r4
 8008312:	f000 f869 	bl	80083e8 <_getpid_r>
 8008316:	462a      	mov	r2, r5
 8008318:	4601      	mov	r1, r0
 800831a:	4620      	mov	r0, r4
 800831c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008320:	f000 b850 	b.w	80083c4 <_kill_r>
 8008324:	2b01      	cmp	r3, #1
 8008326:	d00a      	beq.n	800833e <_raise_r+0x4c>
 8008328:	1c59      	adds	r1, r3, #1
 800832a:	d103      	bne.n	8008334 <_raise_r+0x42>
 800832c:	2316      	movs	r3, #22
 800832e:	6003      	str	r3, [r0, #0]
 8008330:	2001      	movs	r0, #1
 8008332:	e7e7      	b.n	8008304 <_raise_r+0x12>
 8008334:	2400      	movs	r4, #0
 8008336:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800833a:	4628      	mov	r0, r5
 800833c:	4798      	blx	r3
 800833e:	2000      	movs	r0, #0
 8008340:	e7e0      	b.n	8008304 <_raise_r+0x12>
	...

08008344 <raise>:
 8008344:	4b02      	ldr	r3, [pc, #8]	; (8008350 <raise+0xc>)
 8008346:	4601      	mov	r1, r0
 8008348:	6818      	ldr	r0, [r3, #0]
 800834a:	f7ff bfd2 	b.w	80082f2 <_raise_r>
 800834e:	bf00      	nop
 8008350:	200000b4 	.word	0x200000b4

08008354 <_localeconv_r>:
 8008354:	4800      	ldr	r0, [pc, #0]	; (8008358 <_localeconv_r+0x4>)
 8008356:	4770      	bx	lr
 8008358:	200001a8 	.word	0x200001a8

0800835c <_close_r>:
 800835c:	b538      	push	{r3, r4, r5, lr}
 800835e:	4d06      	ldr	r5, [pc, #24]	; (8008378 <_close_r+0x1c>)
 8008360:	2300      	movs	r3, #0
 8008362:	4604      	mov	r4, r0
 8008364:	4608      	mov	r0, r1
 8008366:	602b      	str	r3, [r5, #0]
 8008368:	f7f9 fe69 	bl	800203e <_close>
 800836c:	1c43      	adds	r3, r0, #1
 800836e:	d102      	bne.n	8008376 <_close_r+0x1a>
 8008370:	682b      	ldr	r3, [r5, #0]
 8008372:	b103      	cbz	r3, 8008376 <_close_r+0x1a>
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	bd38      	pop	{r3, r4, r5, pc}
 8008378:	20000968 	.word	0x20000968

0800837c <_lseek_r>:
 800837c:	b538      	push	{r3, r4, r5, lr}
 800837e:	4d07      	ldr	r5, [pc, #28]	; (800839c <_lseek_r+0x20>)
 8008380:	4604      	mov	r4, r0
 8008382:	4608      	mov	r0, r1
 8008384:	4611      	mov	r1, r2
 8008386:	2200      	movs	r2, #0
 8008388:	602a      	str	r2, [r5, #0]
 800838a:	461a      	mov	r2, r3
 800838c:	f7f9 fe7e 	bl	800208c <_lseek>
 8008390:	1c43      	adds	r3, r0, #1
 8008392:	d102      	bne.n	800839a <_lseek_r+0x1e>
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	b103      	cbz	r3, 800839a <_lseek_r+0x1e>
 8008398:	6023      	str	r3, [r4, #0]
 800839a:	bd38      	pop	{r3, r4, r5, pc}
 800839c:	20000968 	.word	0x20000968

080083a0 <_read_r>:
 80083a0:	b538      	push	{r3, r4, r5, lr}
 80083a2:	4d07      	ldr	r5, [pc, #28]	; (80083c0 <_read_r+0x20>)
 80083a4:	4604      	mov	r4, r0
 80083a6:	4608      	mov	r0, r1
 80083a8:	4611      	mov	r1, r2
 80083aa:	2200      	movs	r2, #0
 80083ac:	602a      	str	r2, [r5, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	f7f9 fe0c 	bl	8001fcc <_read>
 80083b4:	1c43      	adds	r3, r0, #1
 80083b6:	d102      	bne.n	80083be <_read_r+0x1e>
 80083b8:	682b      	ldr	r3, [r5, #0]
 80083ba:	b103      	cbz	r3, 80083be <_read_r+0x1e>
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	bd38      	pop	{r3, r4, r5, pc}
 80083c0:	20000968 	.word	0x20000968

080083c4 <_kill_r>:
 80083c4:	b538      	push	{r3, r4, r5, lr}
 80083c6:	4d07      	ldr	r5, [pc, #28]	; (80083e4 <_kill_r+0x20>)
 80083c8:	2300      	movs	r3, #0
 80083ca:	4604      	mov	r4, r0
 80083cc:	4608      	mov	r0, r1
 80083ce:	4611      	mov	r1, r2
 80083d0:	602b      	str	r3, [r5, #0]
 80083d2:	f7f9 fde1 	bl	8001f98 <_kill>
 80083d6:	1c43      	adds	r3, r0, #1
 80083d8:	d102      	bne.n	80083e0 <_kill_r+0x1c>
 80083da:	682b      	ldr	r3, [r5, #0]
 80083dc:	b103      	cbz	r3, 80083e0 <_kill_r+0x1c>
 80083de:	6023      	str	r3, [r4, #0]
 80083e0:	bd38      	pop	{r3, r4, r5, pc}
 80083e2:	bf00      	nop
 80083e4:	20000968 	.word	0x20000968

080083e8 <_getpid_r>:
 80083e8:	f7f9 bdce 	b.w	8001f88 <_getpid>

080083ec <_sbrk_r>:
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	4d06      	ldr	r5, [pc, #24]	; (8008408 <_sbrk_r+0x1c>)
 80083f0:	2300      	movs	r3, #0
 80083f2:	4604      	mov	r4, r0
 80083f4:	4608      	mov	r0, r1
 80083f6:	602b      	str	r3, [r5, #0]
 80083f8:	f7f9 fe56 	bl	80020a8 <_sbrk>
 80083fc:	1c43      	adds	r3, r0, #1
 80083fe:	d102      	bne.n	8008406 <_sbrk_r+0x1a>
 8008400:	682b      	ldr	r3, [r5, #0]
 8008402:	b103      	cbz	r3, 8008406 <_sbrk_r+0x1a>
 8008404:	6023      	str	r3, [r4, #0]
 8008406:	bd38      	pop	{r3, r4, r5, pc}
 8008408:	20000968 	.word	0x20000968

0800840c <_write_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	4d07      	ldr	r5, [pc, #28]	; (800842c <_write_r+0x20>)
 8008410:	4604      	mov	r4, r0
 8008412:	4608      	mov	r0, r1
 8008414:	4611      	mov	r1, r2
 8008416:	2200      	movs	r2, #0
 8008418:	602a      	str	r2, [r5, #0]
 800841a:	461a      	mov	r2, r3
 800841c:	f7f9 fdf3 	bl	8002006 <_write>
 8008420:	1c43      	adds	r3, r0, #1
 8008422:	d102      	bne.n	800842a <_write_r+0x1e>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b103      	cbz	r3, 800842a <_write_r+0x1e>
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	20000968 	.word	0x20000968

08008430 <__errno>:
 8008430:	4b01      	ldr	r3, [pc, #4]	; (8008438 <__errno+0x8>)
 8008432:	6818      	ldr	r0, [r3, #0]
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	200000b4 	.word	0x200000b4

0800843c <__libc_init_array>:
 800843c:	b570      	push	{r4, r5, r6, lr}
 800843e:	4d0d      	ldr	r5, [pc, #52]	; (8008474 <__libc_init_array+0x38>)
 8008440:	4c0d      	ldr	r4, [pc, #52]	; (8008478 <__libc_init_array+0x3c>)
 8008442:	1b64      	subs	r4, r4, r5
 8008444:	10a4      	asrs	r4, r4, #2
 8008446:	2600      	movs	r6, #0
 8008448:	42a6      	cmp	r6, r4
 800844a:	d109      	bne.n	8008460 <__libc_init_array+0x24>
 800844c:	4d0b      	ldr	r5, [pc, #44]	; (800847c <__libc_init_array+0x40>)
 800844e:	4c0c      	ldr	r4, [pc, #48]	; (8008480 <__libc_init_array+0x44>)
 8008450:	f001 ff6c 	bl	800a32c <_init>
 8008454:	1b64      	subs	r4, r4, r5
 8008456:	10a4      	asrs	r4, r4, #2
 8008458:	2600      	movs	r6, #0
 800845a:	42a6      	cmp	r6, r4
 800845c:	d105      	bne.n	800846a <__libc_init_array+0x2e>
 800845e:	bd70      	pop	{r4, r5, r6, pc}
 8008460:	f855 3b04 	ldr.w	r3, [r5], #4
 8008464:	4798      	blx	r3
 8008466:	3601      	adds	r6, #1
 8008468:	e7ee      	b.n	8008448 <__libc_init_array+0xc>
 800846a:	f855 3b04 	ldr.w	r3, [r5], #4
 800846e:	4798      	blx	r3
 8008470:	3601      	adds	r6, #1
 8008472:	e7f2      	b.n	800845a <__libc_init_array+0x1e>
 8008474:	0800d71c 	.word	0x0800d71c
 8008478:	0800d71c 	.word	0x0800d71c
 800847c:	0800d71c 	.word	0x0800d71c
 8008480:	0800d720 	.word	0x0800d720

08008484 <__retarget_lock_acquire_recursive>:
 8008484:	4770      	bx	lr

08008486 <__retarget_lock_release_recursive>:
 8008486:	4770      	bx	lr

08008488 <memcpy>:
 8008488:	440a      	add	r2, r1
 800848a:	4291      	cmp	r1, r2
 800848c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008490:	d100      	bne.n	8008494 <memcpy+0xc>
 8008492:	4770      	bx	lr
 8008494:	b510      	push	{r4, lr}
 8008496:	f811 4b01 	ldrb.w	r4, [r1], #1
 800849a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800849e:	4291      	cmp	r1, r2
 80084a0:	d1f9      	bne.n	8008496 <memcpy+0xe>
 80084a2:	bd10      	pop	{r4, pc}

080084a4 <quorem>:
 80084a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a8:	6903      	ldr	r3, [r0, #16]
 80084aa:	690c      	ldr	r4, [r1, #16]
 80084ac:	42a3      	cmp	r3, r4
 80084ae:	4607      	mov	r7, r0
 80084b0:	db7e      	blt.n	80085b0 <quorem+0x10c>
 80084b2:	3c01      	subs	r4, #1
 80084b4:	f101 0814 	add.w	r8, r1, #20
 80084b8:	f100 0514 	add.w	r5, r0, #20
 80084bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084c0:	9301      	str	r3, [sp, #4]
 80084c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084ca:	3301      	adds	r3, #1
 80084cc:	429a      	cmp	r2, r3
 80084ce:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80084d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80084da:	d331      	bcc.n	8008540 <quorem+0x9c>
 80084dc:	f04f 0e00 	mov.w	lr, #0
 80084e0:	4640      	mov	r0, r8
 80084e2:	46ac      	mov	ip, r5
 80084e4:	46f2      	mov	sl, lr
 80084e6:	f850 2b04 	ldr.w	r2, [r0], #4
 80084ea:	b293      	uxth	r3, r2
 80084ec:	fb06 e303 	mla	r3, r6, r3, lr
 80084f0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80084f4:	0c1a      	lsrs	r2, r3, #16
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	ebaa 0303 	sub.w	r3, sl, r3
 80084fc:	f8dc a000 	ldr.w	sl, [ip]
 8008500:	fa13 f38a 	uxtah	r3, r3, sl
 8008504:	fb06 220e 	mla	r2, r6, lr, r2
 8008508:	9300      	str	r3, [sp, #0]
 800850a:	9b00      	ldr	r3, [sp, #0]
 800850c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008510:	b292      	uxth	r2, r2
 8008512:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008516:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800851a:	f8bd 3000 	ldrh.w	r3, [sp]
 800851e:	4581      	cmp	r9, r0
 8008520:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008524:	f84c 3b04 	str.w	r3, [ip], #4
 8008528:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800852c:	d2db      	bcs.n	80084e6 <quorem+0x42>
 800852e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008532:	b92b      	cbnz	r3, 8008540 <quorem+0x9c>
 8008534:	9b01      	ldr	r3, [sp, #4]
 8008536:	3b04      	subs	r3, #4
 8008538:	429d      	cmp	r5, r3
 800853a:	461a      	mov	r2, r3
 800853c:	d32c      	bcc.n	8008598 <quorem+0xf4>
 800853e:	613c      	str	r4, [r7, #16]
 8008540:	4638      	mov	r0, r7
 8008542:	f001 f8f3 	bl	800972c <__mcmp>
 8008546:	2800      	cmp	r0, #0
 8008548:	db22      	blt.n	8008590 <quorem+0xec>
 800854a:	3601      	adds	r6, #1
 800854c:	4629      	mov	r1, r5
 800854e:	2000      	movs	r0, #0
 8008550:	f858 2b04 	ldr.w	r2, [r8], #4
 8008554:	f8d1 c000 	ldr.w	ip, [r1]
 8008558:	b293      	uxth	r3, r2
 800855a:	1ac3      	subs	r3, r0, r3
 800855c:	0c12      	lsrs	r2, r2, #16
 800855e:	fa13 f38c 	uxtah	r3, r3, ip
 8008562:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008566:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800856a:	b29b      	uxth	r3, r3
 800856c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008570:	45c1      	cmp	r9, r8
 8008572:	f841 3b04 	str.w	r3, [r1], #4
 8008576:	ea4f 4022 	mov.w	r0, r2, asr #16
 800857a:	d2e9      	bcs.n	8008550 <quorem+0xac>
 800857c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008580:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008584:	b922      	cbnz	r2, 8008590 <quorem+0xec>
 8008586:	3b04      	subs	r3, #4
 8008588:	429d      	cmp	r5, r3
 800858a:	461a      	mov	r2, r3
 800858c:	d30a      	bcc.n	80085a4 <quorem+0x100>
 800858e:	613c      	str	r4, [r7, #16]
 8008590:	4630      	mov	r0, r6
 8008592:	b003      	add	sp, #12
 8008594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008598:	6812      	ldr	r2, [r2, #0]
 800859a:	3b04      	subs	r3, #4
 800859c:	2a00      	cmp	r2, #0
 800859e:	d1ce      	bne.n	800853e <quorem+0x9a>
 80085a0:	3c01      	subs	r4, #1
 80085a2:	e7c9      	b.n	8008538 <quorem+0x94>
 80085a4:	6812      	ldr	r2, [r2, #0]
 80085a6:	3b04      	subs	r3, #4
 80085a8:	2a00      	cmp	r2, #0
 80085aa:	d1f0      	bne.n	800858e <quorem+0xea>
 80085ac:	3c01      	subs	r4, #1
 80085ae:	e7eb      	b.n	8008588 <quorem+0xe4>
 80085b0:	2000      	movs	r0, #0
 80085b2:	e7ee      	b.n	8008592 <quorem+0xee>
 80085b4:	0000      	movs	r0, r0
	...

080085b8 <_dtoa_r>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	ed2d 8b04 	vpush	{d8-d9}
 80085c0:	69c5      	ldr	r5, [r0, #28]
 80085c2:	b093      	sub	sp, #76	; 0x4c
 80085c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80085c8:	ec57 6b10 	vmov	r6, r7, d0
 80085cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80085d0:	9107      	str	r1, [sp, #28]
 80085d2:	4604      	mov	r4, r0
 80085d4:	920a      	str	r2, [sp, #40]	; 0x28
 80085d6:	930d      	str	r3, [sp, #52]	; 0x34
 80085d8:	b975      	cbnz	r5, 80085f8 <_dtoa_r+0x40>
 80085da:	2010      	movs	r0, #16
 80085dc:	f7ff f826 	bl	800762c <malloc>
 80085e0:	4602      	mov	r2, r0
 80085e2:	61e0      	str	r0, [r4, #28]
 80085e4:	b920      	cbnz	r0, 80085f0 <_dtoa_r+0x38>
 80085e6:	4bae      	ldr	r3, [pc, #696]	; (80088a0 <_dtoa_r+0x2e8>)
 80085e8:	21ef      	movs	r1, #239	; 0xef
 80085ea:	48ae      	ldr	r0, [pc, #696]	; (80088a4 <_dtoa_r+0x2ec>)
 80085ec:	f001 fba4 	bl	8009d38 <__assert_func>
 80085f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80085f4:	6005      	str	r5, [r0, #0]
 80085f6:	60c5      	str	r5, [r0, #12]
 80085f8:	69e3      	ldr	r3, [r4, #28]
 80085fa:	6819      	ldr	r1, [r3, #0]
 80085fc:	b151      	cbz	r1, 8008614 <_dtoa_r+0x5c>
 80085fe:	685a      	ldr	r2, [r3, #4]
 8008600:	604a      	str	r2, [r1, #4]
 8008602:	2301      	movs	r3, #1
 8008604:	4093      	lsls	r3, r2
 8008606:	608b      	str	r3, [r1, #8]
 8008608:	4620      	mov	r0, r4
 800860a:	f000 fe53 	bl	80092b4 <_Bfree>
 800860e:	69e3      	ldr	r3, [r4, #28]
 8008610:	2200      	movs	r2, #0
 8008612:	601a      	str	r2, [r3, #0]
 8008614:	1e3b      	subs	r3, r7, #0
 8008616:	bfbb      	ittet	lt
 8008618:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800861c:	9303      	strlt	r3, [sp, #12]
 800861e:	2300      	movge	r3, #0
 8008620:	2201      	movlt	r2, #1
 8008622:	bfac      	ite	ge
 8008624:	f8c8 3000 	strge.w	r3, [r8]
 8008628:	f8c8 2000 	strlt.w	r2, [r8]
 800862c:	4b9e      	ldr	r3, [pc, #632]	; (80088a8 <_dtoa_r+0x2f0>)
 800862e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008632:	ea33 0308 	bics.w	r3, r3, r8
 8008636:	d11b      	bne.n	8008670 <_dtoa_r+0xb8>
 8008638:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800863a:	f242 730f 	movw	r3, #9999	; 0x270f
 800863e:	6013      	str	r3, [r2, #0]
 8008640:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008644:	4333      	orrs	r3, r6
 8008646:	f000 8593 	beq.w	8009170 <_dtoa_r+0xbb8>
 800864a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800864c:	b963      	cbnz	r3, 8008668 <_dtoa_r+0xb0>
 800864e:	4b97      	ldr	r3, [pc, #604]	; (80088ac <_dtoa_r+0x2f4>)
 8008650:	e027      	b.n	80086a2 <_dtoa_r+0xea>
 8008652:	4b97      	ldr	r3, [pc, #604]	; (80088b0 <_dtoa_r+0x2f8>)
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	3308      	adds	r3, #8
 8008658:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800865a:	6013      	str	r3, [r2, #0]
 800865c:	9800      	ldr	r0, [sp, #0]
 800865e:	b013      	add	sp, #76	; 0x4c
 8008660:	ecbd 8b04 	vpop	{d8-d9}
 8008664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008668:	4b90      	ldr	r3, [pc, #576]	; (80088ac <_dtoa_r+0x2f4>)
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	3303      	adds	r3, #3
 800866e:	e7f3      	b.n	8008658 <_dtoa_r+0xa0>
 8008670:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008674:	2200      	movs	r2, #0
 8008676:	ec51 0b17 	vmov	r0, r1, d7
 800867a:	eeb0 8a47 	vmov.f32	s16, s14
 800867e:	eef0 8a67 	vmov.f32	s17, s15
 8008682:	2300      	movs	r3, #0
 8008684:	f7f8 fa20 	bl	8000ac8 <__aeabi_dcmpeq>
 8008688:	4681      	mov	r9, r0
 800868a:	b160      	cbz	r0, 80086a6 <_dtoa_r+0xee>
 800868c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800868e:	2301      	movs	r3, #1
 8008690:	6013      	str	r3, [r2, #0]
 8008692:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 8568 	beq.w	800916a <_dtoa_r+0xbb2>
 800869a:	4b86      	ldr	r3, [pc, #536]	; (80088b4 <_dtoa_r+0x2fc>)
 800869c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800869e:	6013      	str	r3, [r2, #0]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	e7da      	b.n	800865c <_dtoa_r+0xa4>
 80086a6:	aa10      	add	r2, sp, #64	; 0x40
 80086a8:	a911      	add	r1, sp, #68	; 0x44
 80086aa:	4620      	mov	r0, r4
 80086ac:	eeb0 0a48 	vmov.f32	s0, s16
 80086b0:	eef0 0a68 	vmov.f32	s1, s17
 80086b4:	f001 f8e0 	bl	8009878 <__d2b>
 80086b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80086bc:	4682      	mov	sl, r0
 80086be:	2d00      	cmp	r5, #0
 80086c0:	d07f      	beq.n	80087c2 <_dtoa_r+0x20a>
 80086c2:	ee18 3a90 	vmov	r3, s17
 80086c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80086ce:	ec51 0b18 	vmov	r0, r1, d8
 80086d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80086d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80086da:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80086de:	4619      	mov	r1, r3
 80086e0:	2200      	movs	r2, #0
 80086e2:	4b75      	ldr	r3, [pc, #468]	; (80088b8 <_dtoa_r+0x300>)
 80086e4:	f7f7 fdd0 	bl	8000288 <__aeabi_dsub>
 80086e8:	a367      	add	r3, pc, #412	; (adr r3, 8008888 <_dtoa_r+0x2d0>)
 80086ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ee:	f7f7 ff83 	bl	80005f8 <__aeabi_dmul>
 80086f2:	a367      	add	r3, pc, #412	; (adr r3, 8008890 <_dtoa_r+0x2d8>)
 80086f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f8:	f7f7 fdc8 	bl	800028c <__adddf3>
 80086fc:	4606      	mov	r6, r0
 80086fe:	4628      	mov	r0, r5
 8008700:	460f      	mov	r7, r1
 8008702:	f7f7 ff0f 	bl	8000524 <__aeabi_i2d>
 8008706:	a364      	add	r3, pc, #400	; (adr r3, 8008898 <_dtoa_r+0x2e0>)
 8008708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870c:	f7f7 ff74 	bl	80005f8 <__aeabi_dmul>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4630      	mov	r0, r6
 8008716:	4639      	mov	r1, r7
 8008718:	f7f7 fdb8 	bl	800028c <__adddf3>
 800871c:	4606      	mov	r6, r0
 800871e:	460f      	mov	r7, r1
 8008720:	f7f8 fa1a 	bl	8000b58 <__aeabi_d2iz>
 8008724:	2200      	movs	r2, #0
 8008726:	4683      	mov	fp, r0
 8008728:	2300      	movs	r3, #0
 800872a:	4630      	mov	r0, r6
 800872c:	4639      	mov	r1, r7
 800872e:	f7f8 f9d5 	bl	8000adc <__aeabi_dcmplt>
 8008732:	b148      	cbz	r0, 8008748 <_dtoa_r+0x190>
 8008734:	4658      	mov	r0, fp
 8008736:	f7f7 fef5 	bl	8000524 <__aeabi_i2d>
 800873a:	4632      	mov	r2, r6
 800873c:	463b      	mov	r3, r7
 800873e:	f7f8 f9c3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008742:	b908      	cbnz	r0, 8008748 <_dtoa_r+0x190>
 8008744:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008748:	f1bb 0f16 	cmp.w	fp, #22
 800874c:	d857      	bhi.n	80087fe <_dtoa_r+0x246>
 800874e:	4b5b      	ldr	r3, [pc, #364]	; (80088bc <_dtoa_r+0x304>)
 8008750:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008758:	ec51 0b18 	vmov	r0, r1, d8
 800875c:	f7f8 f9be 	bl	8000adc <__aeabi_dcmplt>
 8008760:	2800      	cmp	r0, #0
 8008762:	d04e      	beq.n	8008802 <_dtoa_r+0x24a>
 8008764:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008768:	2300      	movs	r3, #0
 800876a:	930c      	str	r3, [sp, #48]	; 0x30
 800876c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800876e:	1b5b      	subs	r3, r3, r5
 8008770:	1e5a      	subs	r2, r3, #1
 8008772:	bf45      	ittet	mi
 8008774:	f1c3 0301 	rsbmi	r3, r3, #1
 8008778:	9305      	strmi	r3, [sp, #20]
 800877a:	2300      	movpl	r3, #0
 800877c:	2300      	movmi	r3, #0
 800877e:	9206      	str	r2, [sp, #24]
 8008780:	bf54      	ite	pl
 8008782:	9305      	strpl	r3, [sp, #20]
 8008784:	9306      	strmi	r3, [sp, #24]
 8008786:	f1bb 0f00 	cmp.w	fp, #0
 800878a:	db3c      	blt.n	8008806 <_dtoa_r+0x24e>
 800878c:	9b06      	ldr	r3, [sp, #24]
 800878e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008792:	445b      	add	r3, fp
 8008794:	9306      	str	r3, [sp, #24]
 8008796:	2300      	movs	r3, #0
 8008798:	9308      	str	r3, [sp, #32]
 800879a:	9b07      	ldr	r3, [sp, #28]
 800879c:	2b09      	cmp	r3, #9
 800879e:	d868      	bhi.n	8008872 <_dtoa_r+0x2ba>
 80087a0:	2b05      	cmp	r3, #5
 80087a2:	bfc4      	itt	gt
 80087a4:	3b04      	subgt	r3, #4
 80087a6:	9307      	strgt	r3, [sp, #28]
 80087a8:	9b07      	ldr	r3, [sp, #28]
 80087aa:	f1a3 0302 	sub.w	r3, r3, #2
 80087ae:	bfcc      	ite	gt
 80087b0:	2500      	movgt	r5, #0
 80087b2:	2501      	movle	r5, #1
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	f200 8085 	bhi.w	80088c4 <_dtoa_r+0x30c>
 80087ba:	e8df f003 	tbb	[pc, r3]
 80087be:	3b2e      	.short	0x3b2e
 80087c0:	5839      	.short	0x5839
 80087c2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80087c6:	441d      	add	r5, r3
 80087c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80087cc:	2b20      	cmp	r3, #32
 80087ce:	bfc1      	itttt	gt
 80087d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087d4:	fa08 f803 	lslgt.w	r8, r8, r3
 80087d8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80087dc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80087e0:	bfd6      	itet	le
 80087e2:	f1c3 0320 	rsble	r3, r3, #32
 80087e6:	ea48 0003 	orrgt.w	r0, r8, r3
 80087ea:	fa06 f003 	lslle.w	r0, r6, r3
 80087ee:	f7f7 fe89 	bl	8000504 <__aeabi_ui2d>
 80087f2:	2201      	movs	r2, #1
 80087f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80087f8:	3d01      	subs	r5, #1
 80087fa:	920e      	str	r2, [sp, #56]	; 0x38
 80087fc:	e76f      	b.n	80086de <_dtoa_r+0x126>
 80087fe:	2301      	movs	r3, #1
 8008800:	e7b3      	b.n	800876a <_dtoa_r+0x1b2>
 8008802:	900c      	str	r0, [sp, #48]	; 0x30
 8008804:	e7b2      	b.n	800876c <_dtoa_r+0x1b4>
 8008806:	9b05      	ldr	r3, [sp, #20]
 8008808:	eba3 030b 	sub.w	r3, r3, fp
 800880c:	9305      	str	r3, [sp, #20]
 800880e:	f1cb 0300 	rsb	r3, fp, #0
 8008812:	9308      	str	r3, [sp, #32]
 8008814:	2300      	movs	r3, #0
 8008816:	930b      	str	r3, [sp, #44]	; 0x2c
 8008818:	e7bf      	b.n	800879a <_dtoa_r+0x1e2>
 800881a:	2300      	movs	r3, #0
 800881c:	9309      	str	r3, [sp, #36]	; 0x24
 800881e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008820:	2b00      	cmp	r3, #0
 8008822:	dc52      	bgt.n	80088ca <_dtoa_r+0x312>
 8008824:	2301      	movs	r3, #1
 8008826:	9301      	str	r3, [sp, #4]
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	461a      	mov	r2, r3
 800882c:	920a      	str	r2, [sp, #40]	; 0x28
 800882e:	e00b      	b.n	8008848 <_dtoa_r+0x290>
 8008830:	2301      	movs	r3, #1
 8008832:	e7f3      	b.n	800881c <_dtoa_r+0x264>
 8008834:	2300      	movs	r3, #0
 8008836:	9309      	str	r3, [sp, #36]	; 0x24
 8008838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800883a:	445b      	add	r3, fp
 800883c:	9301      	str	r3, [sp, #4]
 800883e:	3301      	adds	r3, #1
 8008840:	2b01      	cmp	r3, #1
 8008842:	9304      	str	r3, [sp, #16]
 8008844:	bfb8      	it	lt
 8008846:	2301      	movlt	r3, #1
 8008848:	69e0      	ldr	r0, [r4, #28]
 800884a:	2100      	movs	r1, #0
 800884c:	2204      	movs	r2, #4
 800884e:	f102 0614 	add.w	r6, r2, #20
 8008852:	429e      	cmp	r6, r3
 8008854:	d93d      	bls.n	80088d2 <_dtoa_r+0x31a>
 8008856:	6041      	str	r1, [r0, #4]
 8008858:	4620      	mov	r0, r4
 800885a:	f000 fceb 	bl	8009234 <_Balloc>
 800885e:	9000      	str	r0, [sp, #0]
 8008860:	2800      	cmp	r0, #0
 8008862:	d139      	bne.n	80088d8 <_dtoa_r+0x320>
 8008864:	4b16      	ldr	r3, [pc, #88]	; (80088c0 <_dtoa_r+0x308>)
 8008866:	4602      	mov	r2, r0
 8008868:	f240 11af 	movw	r1, #431	; 0x1af
 800886c:	e6bd      	b.n	80085ea <_dtoa_r+0x32>
 800886e:	2301      	movs	r3, #1
 8008870:	e7e1      	b.n	8008836 <_dtoa_r+0x27e>
 8008872:	2501      	movs	r5, #1
 8008874:	2300      	movs	r3, #0
 8008876:	9307      	str	r3, [sp, #28]
 8008878:	9509      	str	r5, [sp, #36]	; 0x24
 800887a:	f04f 33ff 	mov.w	r3, #4294967295
 800887e:	9301      	str	r3, [sp, #4]
 8008880:	9304      	str	r3, [sp, #16]
 8008882:	2200      	movs	r2, #0
 8008884:	2312      	movs	r3, #18
 8008886:	e7d1      	b.n	800882c <_dtoa_r+0x274>
 8008888:	636f4361 	.word	0x636f4361
 800888c:	3fd287a7 	.word	0x3fd287a7
 8008890:	8b60c8b3 	.word	0x8b60c8b3
 8008894:	3fc68a28 	.word	0x3fc68a28
 8008898:	509f79fb 	.word	0x509f79fb
 800889c:	3fd34413 	.word	0x3fd34413
 80088a0:	0800d3e1 	.word	0x0800d3e1
 80088a4:	0800d3f8 	.word	0x0800d3f8
 80088a8:	7ff00000 	.word	0x7ff00000
 80088ac:	0800d3dd 	.word	0x0800d3dd
 80088b0:	0800d3d4 	.word	0x0800d3d4
 80088b4:	0800d3b1 	.word	0x0800d3b1
 80088b8:	3ff80000 	.word	0x3ff80000
 80088bc:	0800d4e8 	.word	0x0800d4e8
 80088c0:	0800d450 	.word	0x0800d450
 80088c4:	2301      	movs	r3, #1
 80088c6:	9309      	str	r3, [sp, #36]	; 0x24
 80088c8:	e7d7      	b.n	800887a <_dtoa_r+0x2c2>
 80088ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088cc:	9301      	str	r3, [sp, #4]
 80088ce:	9304      	str	r3, [sp, #16]
 80088d0:	e7ba      	b.n	8008848 <_dtoa_r+0x290>
 80088d2:	3101      	adds	r1, #1
 80088d4:	0052      	lsls	r2, r2, #1
 80088d6:	e7ba      	b.n	800884e <_dtoa_r+0x296>
 80088d8:	69e3      	ldr	r3, [r4, #28]
 80088da:	9a00      	ldr	r2, [sp, #0]
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	9b04      	ldr	r3, [sp, #16]
 80088e0:	2b0e      	cmp	r3, #14
 80088e2:	f200 80a8 	bhi.w	8008a36 <_dtoa_r+0x47e>
 80088e6:	2d00      	cmp	r5, #0
 80088e8:	f000 80a5 	beq.w	8008a36 <_dtoa_r+0x47e>
 80088ec:	f1bb 0f00 	cmp.w	fp, #0
 80088f0:	dd38      	ble.n	8008964 <_dtoa_r+0x3ac>
 80088f2:	4bc0      	ldr	r3, [pc, #768]	; (8008bf4 <_dtoa_r+0x63c>)
 80088f4:	f00b 020f 	and.w	r2, fp, #15
 80088f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088fc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008900:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008904:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008908:	d019      	beq.n	800893e <_dtoa_r+0x386>
 800890a:	4bbb      	ldr	r3, [pc, #748]	; (8008bf8 <_dtoa_r+0x640>)
 800890c:	ec51 0b18 	vmov	r0, r1, d8
 8008910:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008914:	f7f7 ff9a 	bl	800084c <__aeabi_ddiv>
 8008918:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800891c:	f008 080f 	and.w	r8, r8, #15
 8008920:	2503      	movs	r5, #3
 8008922:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008bf8 <_dtoa_r+0x640>
 8008926:	f1b8 0f00 	cmp.w	r8, #0
 800892a:	d10a      	bne.n	8008942 <_dtoa_r+0x38a>
 800892c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008930:	4632      	mov	r2, r6
 8008932:	463b      	mov	r3, r7
 8008934:	f7f7 ff8a 	bl	800084c <__aeabi_ddiv>
 8008938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800893c:	e02b      	b.n	8008996 <_dtoa_r+0x3de>
 800893e:	2502      	movs	r5, #2
 8008940:	e7ef      	b.n	8008922 <_dtoa_r+0x36a>
 8008942:	f018 0f01 	tst.w	r8, #1
 8008946:	d008      	beq.n	800895a <_dtoa_r+0x3a2>
 8008948:	4630      	mov	r0, r6
 800894a:	4639      	mov	r1, r7
 800894c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008950:	f7f7 fe52 	bl	80005f8 <__aeabi_dmul>
 8008954:	3501      	adds	r5, #1
 8008956:	4606      	mov	r6, r0
 8008958:	460f      	mov	r7, r1
 800895a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800895e:	f109 0908 	add.w	r9, r9, #8
 8008962:	e7e0      	b.n	8008926 <_dtoa_r+0x36e>
 8008964:	f000 809f 	beq.w	8008aa6 <_dtoa_r+0x4ee>
 8008968:	f1cb 0600 	rsb	r6, fp, #0
 800896c:	4ba1      	ldr	r3, [pc, #644]	; (8008bf4 <_dtoa_r+0x63c>)
 800896e:	4fa2      	ldr	r7, [pc, #648]	; (8008bf8 <_dtoa_r+0x640>)
 8008970:	f006 020f 	and.w	r2, r6, #15
 8008974:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897c:	ec51 0b18 	vmov	r0, r1, d8
 8008980:	f7f7 fe3a 	bl	80005f8 <__aeabi_dmul>
 8008984:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008988:	1136      	asrs	r6, r6, #4
 800898a:	2300      	movs	r3, #0
 800898c:	2502      	movs	r5, #2
 800898e:	2e00      	cmp	r6, #0
 8008990:	d17e      	bne.n	8008a90 <_dtoa_r+0x4d8>
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1d0      	bne.n	8008938 <_dtoa_r+0x380>
 8008996:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008998:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 8084 	beq.w	8008aaa <_dtoa_r+0x4f2>
 80089a2:	4b96      	ldr	r3, [pc, #600]	; (8008bfc <_dtoa_r+0x644>)
 80089a4:	2200      	movs	r2, #0
 80089a6:	4640      	mov	r0, r8
 80089a8:	4649      	mov	r1, r9
 80089aa:	f7f8 f897 	bl	8000adc <__aeabi_dcmplt>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d07b      	beq.n	8008aaa <_dtoa_r+0x4f2>
 80089b2:	9b04      	ldr	r3, [sp, #16]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d078      	beq.n	8008aaa <_dtoa_r+0x4f2>
 80089b8:	9b01      	ldr	r3, [sp, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	dd39      	ble.n	8008a32 <_dtoa_r+0x47a>
 80089be:	4b90      	ldr	r3, [pc, #576]	; (8008c00 <_dtoa_r+0x648>)
 80089c0:	2200      	movs	r2, #0
 80089c2:	4640      	mov	r0, r8
 80089c4:	4649      	mov	r1, r9
 80089c6:	f7f7 fe17 	bl	80005f8 <__aeabi_dmul>
 80089ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089ce:	9e01      	ldr	r6, [sp, #4]
 80089d0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80089d4:	3501      	adds	r5, #1
 80089d6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80089da:	4628      	mov	r0, r5
 80089dc:	f7f7 fda2 	bl	8000524 <__aeabi_i2d>
 80089e0:	4642      	mov	r2, r8
 80089e2:	464b      	mov	r3, r9
 80089e4:	f7f7 fe08 	bl	80005f8 <__aeabi_dmul>
 80089e8:	4b86      	ldr	r3, [pc, #536]	; (8008c04 <_dtoa_r+0x64c>)
 80089ea:	2200      	movs	r2, #0
 80089ec:	f7f7 fc4e 	bl	800028c <__adddf3>
 80089f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80089f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089f8:	9303      	str	r3, [sp, #12]
 80089fa:	2e00      	cmp	r6, #0
 80089fc:	d158      	bne.n	8008ab0 <_dtoa_r+0x4f8>
 80089fe:	4b82      	ldr	r3, [pc, #520]	; (8008c08 <_dtoa_r+0x650>)
 8008a00:	2200      	movs	r2, #0
 8008a02:	4640      	mov	r0, r8
 8008a04:	4649      	mov	r1, r9
 8008a06:	f7f7 fc3f 	bl	8000288 <__aeabi_dsub>
 8008a0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a0e:	4680      	mov	r8, r0
 8008a10:	4689      	mov	r9, r1
 8008a12:	f7f8 f881 	bl	8000b18 <__aeabi_dcmpgt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f040 8296 	bne.w	8008f48 <_dtoa_r+0x990>
 8008a1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008a20:	4640      	mov	r0, r8
 8008a22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a26:	4649      	mov	r1, r9
 8008a28:	f7f8 f858 	bl	8000adc <__aeabi_dcmplt>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	f040 8289 	bne.w	8008f44 <_dtoa_r+0x98c>
 8008a32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008a36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f2c0 814e 	blt.w	8008cda <_dtoa_r+0x722>
 8008a3e:	f1bb 0f0e 	cmp.w	fp, #14
 8008a42:	f300 814a 	bgt.w	8008cda <_dtoa_r+0x722>
 8008a46:	4b6b      	ldr	r3, [pc, #428]	; (8008bf4 <_dtoa_r+0x63c>)
 8008a48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f280 80dc 	bge.w	8008c10 <_dtoa_r+0x658>
 8008a58:	9b04      	ldr	r3, [sp, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f300 80d8 	bgt.w	8008c10 <_dtoa_r+0x658>
 8008a60:	f040 826f 	bne.w	8008f42 <_dtoa_r+0x98a>
 8008a64:	4b68      	ldr	r3, [pc, #416]	; (8008c08 <_dtoa_r+0x650>)
 8008a66:	2200      	movs	r2, #0
 8008a68:	4640      	mov	r0, r8
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	f7f7 fdc4 	bl	80005f8 <__aeabi_dmul>
 8008a70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a74:	f7f8 f846 	bl	8000b04 <__aeabi_dcmpge>
 8008a78:	9e04      	ldr	r6, [sp, #16]
 8008a7a:	4637      	mov	r7, r6
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	f040 8245 	bne.w	8008f0c <_dtoa_r+0x954>
 8008a82:	9d00      	ldr	r5, [sp, #0]
 8008a84:	2331      	movs	r3, #49	; 0x31
 8008a86:	f805 3b01 	strb.w	r3, [r5], #1
 8008a8a:	f10b 0b01 	add.w	fp, fp, #1
 8008a8e:	e241      	b.n	8008f14 <_dtoa_r+0x95c>
 8008a90:	07f2      	lsls	r2, r6, #31
 8008a92:	d505      	bpl.n	8008aa0 <_dtoa_r+0x4e8>
 8008a94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a98:	f7f7 fdae 	bl	80005f8 <__aeabi_dmul>
 8008a9c:	3501      	adds	r5, #1
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	1076      	asrs	r6, r6, #1
 8008aa2:	3708      	adds	r7, #8
 8008aa4:	e773      	b.n	800898e <_dtoa_r+0x3d6>
 8008aa6:	2502      	movs	r5, #2
 8008aa8:	e775      	b.n	8008996 <_dtoa_r+0x3de>
 8008aaa:	9e04      	ldr	r6, [sp, #16]
 8008aac:	465f      	mov	r7, fp
 8008aae:	e792      	b.n	80089d6 <_dtoa_r+0x41e>
 8008ab0:	9900      	ldr	r1, [sp, #0]
 8008ab2:	4b50      	ldr	r3, [pc, #320]	; (8008bf4 <_dtoa_r+0x63c>)
 8008ab4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ab8:	4431      	add	r1, r6
 8008aba:	9102      	str	r1, [sp, #8]
 8008abc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008abe:	eeb0 9a47 	vmov.f32	s18, s14
 8008ac2:	eef0 9a67 	vmov.f32	s19, s15
 8008ac6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008aca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ace:	2900      	cmp	r1, #0
 8008ad0:	d044      	beq.n	8008b5c <_dtoa_r+0x5a4>
 8008ad2:	494e      	ldr	r1, [pc, #312]	; (8008c0c <_dtoa_r+0x654>)
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	f7f7 feb9 	bl	800084c <__aeabi_ddiv>
 8008ada:	ec53 2b19 	vmov	r2, r3, d9
 8008ade:	f7f7 fbd3 	bl	8000288 <__aeabi_dsub>
 8008ae2:	9d00      	ldr	r5, [sp, #0]
 8008ae4:	ec41 0b19 	vmov	d9, r0, r1
 8008ae8:	4649      	mov	r1, r9
 8008aea:	4640      	mov	r0, r8
 8008aec:	f7f8 f834 	bl	8000b58 <__aeabi_d2iz>
 8008af0:	4606      	mov	r6, r0
 8008af2:	f7f7 fd17 	bl	8000524 <__aeabi_i2d>
 8008af6:	4602      	mov	r2, r0
 8008af8:	460b      	mov	r3, r1
 8008afa:	4640      	mov	r0, r8
 8008afc:	4649      	mov	r1, r9
 8008afe:	f7f7 fbc3 	bl	8000288 <__aeabi_dsub>
 8008b02:	3630      	adds	r6, #48	; 0x30
 8008b04:	f805 6b01 	strb.w	r6, [r5], #1
 8008b08:	ec53 2b19 	vmov	r2, r3, d9
 8008b0c:	4680      	mov	r8, r0
 8008b0e:	4689      	mov	r9, r1
 8008b10:	f7f7 ffe4 	bl	8000adc <__aeabi_dcmplt>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d164      	bne.n	8008be2 <_dtoa_r+0x62a>
 8008b18:	4642      	mov	r2, r8
 8008b1a:	464b      	mov	r3, r9
 8008b1c:	4937      	ldr	r1, [pc, #220]	; (8008bfc <_dtoa_r+0x644>)
 8008b1e:	2000      	movs	r0, #0
 8008b20:	f7f7 fbb2 	bl	8000288 <__aeabi_dsub>
 8008b24:	ec53 2b19 	vmov	r2, r3, d9
 8008b28:	f7f7 ffd8 	bl	8000adc <__aeabi_dcmplt>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	f040 80b6 	bne.w	8008c9e <_dtoa_r+0x6e6>
 8008b32:	9b02      	ldr	r3, [sp, #8]
 8008b34:	429d      	cmp	r5, r3
 8008b36:	f43f af7c 	beq.w	8008a32 <_dtoa_r+0x47a>
 8008b3a:	4b31      	ldr	r3, [pc, #196]	; (8008c00 <_dtoa_r+0x648>)
 8008b3c:	ec51 0b19 	vmov	r0, r1, d9
 8008b40:	2200      	movs	r2, #0
 8008b42:	f7f7 fd59 	bl	80005f8 <__aeabi_dmul>
 8008b46:	4b2e      	ldr	r3, [pc, #184]	; (8008c00 <_dtoa_r+0x648>)
 8008b48:	ec41 0b19 	vmov	d9, r0, r1
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4640      	mov	r0, r8
 8008b50:	4649      	mov	r1, r9
 8008b52:	f7f7 fd51 	bl	80005f8 <__aeabi_dmul>
 8008b56:	4680      	mov	r8, r0
 8008b58:	4689      	mov	r9, r1
 8008b5a:	e7c5      	b.n	8008ae8 <_dtoa_r+0x530>
 8008b5c:	ec51 0b17 	vmov	r0, r1, d7
 8008b60:	f7f7 fd4a 	bl	80005f8 <__aeabi_dmul>
 8008b64:	9b02      	ldr	r3, [sp, #8]
 8008b66:	9d00      	ldr	r5, [sp, #0]
 8008b68:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b6a:	ec41 0b19 	vmov	d9, r0, r1
 8008b6e:	4649      	mov	r1, r9
 8008b70:	4640      	mov	r0, r8
 8008b72:	f7f7 fff1 	bl	8000b58 <__aeabi_d2iz>
 8008b76:	4606      	mov	r6, r0
 8008b78:	f7f7 fcd4 	bl	8000524 <__aeabi_i2d>
 8008b7c:	3630      	adds	r6, #48	; 0x30
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	4640      	mov	r0, r8
 8008b84:	4649      	mov	r1, r9
 8008b86:	f7f7 fb7f 	bl	8000288 <__aeabi_dsub>
 8008b8a:	f805 6b01 	strb.w	r6, [r5], #1
 8008b8e:	9b02      	ldr	r3, [sp, #8]
 8008b90:	429d      	cmp	r5, r3
 8008b92:	4680      	mov	r8, r0
 8008b94:	4689      	mov	r9, r1
 8008b96:	f04f 0200 	mov.w	r2, #0
 8008b9a:	d124      	bne.n	8008be6 <_dtoa_r+0x62e>
 8008b9c:	4b1b      	ldr	r3, [pc, #108]	; (8008c0c <_dtoa_r+0x654>)
 8008b9e:	ec51 0b19 	vmov	r0, r1, d9
 8008ba2:	f7f7 fb73 	bl	800028c <__adddf3>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4640      	mov	r0, r8
 8008bac:	4649      	mov	r1, r9
 8008bae:	f7f7 ffb3 	bl	8000b18 <__aeabi_dcmpgt>
 8008bb2:	2800      	cmp	r0, #0
 8008bb4:	d173      	bne.n	8008c9e <_dtoa_r+0x6e6>
 8008bb6:	ec53 2b19 	vmov	r2, r3, d9
 8008bba:	4914      	ldr	r1, [pc, #80]	; (8008c0c <_dtoa_r+0x654>)
 8008bbc:	2000      	movs	r0, #0
 8008bbe:	f7f7 fb63 	bl	8000288 <__aeabi_dsub>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	4649      	mov	r1, r9
 8008bca:	f7f7 ff87 	bl	8000adc <__aeabi_dcmplt>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	f43f af2f 	beq.w	8008a32 <_dtoa_r+0x47a>
 8008bd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008bd6:	1e6b      	subs	r3, r5, #1
 8008bd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008bde:	2b30      	cmp	r3, #48	; 0x30
 8008be0:	d0f8      	beq.n	8008bd4 <_dtoa_r+0x61c>
 8008be2:	46bb      	mov	fp, r7
 8008be4:	e04a      	b.n	8008c7c <_dtoa_r+0x6c4>
 8008be6:	4b06      	ldr	r3, [pc, #24]	; (8008c00 <_dtoa_r+0x648>)
 8008be8:	f7f7 fd06 	bl	80005f8 <__aeabi_dmul>
 8008bec:	4680      	mov	r8, r0
 8008bee:	4689      	mov	r9, r1
 8008bf0:	e7bd      	b.n	8008b6e <_dtoa_r+0x5b6>
 8008bf2:	bf00      	nop
 8008bf4:	0800d4e8 	.word	0x0800d4e8
 8008bf8:	0800d4c0 	.word	0x0800d4c0
 8008bfc:	3ff00000 	.word	0x3ff00000
 8008c00:	40240000 	.word	0x40240000
 8008c04:	401c0000 	.word	0x401c0000
 8008c08:	40140000 	.word	0x40140000
 8008c0c:	3fe00000 	.word	0x3fe00000
 8008c10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c14:	9d00      	ldr	r5, [sp, #0]
 8008c16:	4642      	mov	r2, r8
 8008c18:	464b      	mov	r3, r9
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	4639      	mov	r1, r7
 8008c1e:	f7f7 fe15 	bl	800084c <__aeabi_ddiv>
 8008c22:	f7f7 ff99 	bl	8000b58 <__aeabi_d2iz>
 8008c26:	9001      	str	r0, [sp, #4]
 8008c28:	f7f7 fc7c 	bl	8000524 <__aeabi_i2d>
 8008c2c:	4642      	mov	r2, r8
 8008c2e:	464b      	mov	r3, r9
 8008c30:	f7f7 fce2 	bl	80005f8 <__aeabi_dmul>
 8008c34:	4602      	mov	r2, r0
 8008c36:	460b      	mov	r3, r1
 8008c38:	4630      	mov	r0, r6
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	f7f7 fb24 	bl	8000288 <__aeabi_dsub>
 8008c40:	9e01      	ldr	r6, [sp, #4]
 8008c42:	9f04      	ldr	r7, [sp, #16]
 8008c44:	3630      	adds	r6, #48	; 0x30
 8008c46:	f805 6b01 	strb.w	r6, [r5], #1
 8008c4a:	9e00      	ldr	r6, [sp, #0]
 8008c4c:	1bae      	subs	r6, r5, r6
 8008c4e:	42b7      	cmp	r7, r6
 8008c50:	4602      	mov	r2, r0
 8008c52:	460b      	mov	r3, r1
 8008c54:	d134      	bne.n	8008cc0 <_dtoa_r+0x708>
 8008c56:	f7f7 fb19 	bl	800028c <__adddf3>
 8008c5a:	4642      	mov	r2, r8
 8008c5c:	464b      	mov	r3, r9
 8008c5e:	4606      	mov	r6, r0
 8008c60:	460f      	mov	r7, r1
 8008c62:	f7f7 ff59 	bl	8000b18 <__aeabi_dcmpgt>
 8008c66:	b9c8      	cbnz	r0, 8008c9c <_dtoa_r+0x6e4>
 8008c68:	4642      	mov	r2, r8
 8008c6a:	464b      	mov	r3, r9
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	4639      	mov	r1, r7
 8008c70:	f7f7 ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c74:	b110      	cbz	r0, 8008c7c <_dtoa_r+0x6c4>
 8008c76:	9b01      	ldr	r3, [sp, #4]
 8008c78:	07db      	lsls	r3, r3, #31
 8008c7a:	d40f      	bmi.n	8008c9c <_dtoa_r+0x6e4>
 8008c7c:	4651      	mov	r1, sl
 8008c7e:	4620      	mov	r0, r4
 8008c80:	f000 fb18 	bl	80092b4 <_Bfree>
 8008c84:	2300      	movs	r3, #0
 8008c86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c88:	702b      	strb	r3, [r5, #0]
 8008c8a:	f10b 0301 	add.w	r3, fp, #1
 8008c8e:	6013      	str	r3, [r2, #0]
 8008c90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f43f ace2 	beq.w	800865c <_dtoa_r+0xa4>
 8008c98:	601d      	str	r5, [r3, #0]
 8008c9a:	e4df      	b.n	800865c <_dtoa_r+0xa4>
 8008c9c:	465f      	mov	r7, fp
 8008c9e:	462b      	mov	r3, r5
 8008ca0:	461d      	mov	r5, r3
 8008ca2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ca6:	2a39      	cmp	r2, #57	; 0x39
 8008ca8:	d106      	bne.n	8008cb8 <_dtoa_r+0x700>
 8008caa:	9a00      	ldr	r2, [sp, #0]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d1f7      	bne.n	8008ca0 <_dtoa_r+0x6e8>
 8008cb0:	9900      	ldr	r1, [sp, #0]
 8008cb2:	2230      	movs	r2, #48	; 0x30
 8008cb4:	3701      	adds	r7, #1
 8008cb6:	700a      	strb	r2, [r1, #0]
 8008cb8:	781a      	ldrb	r2, [r3, #0]
 8008cba:	3201      	adds	r2, #1
 8008cbc:	701a      	strb	r2, [r3, #0]
 8008cbe:	e790      	b.n	8008be2 <_dtoa_r+0x62a>
 8008cc0:	4ba3      	ldr	r3, [pc, #652]	; (8008f50 <_dtoa_r+0x998>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f7f7 fc98 	bl	80005f8 <__aeabi_dmul>
 8008cc8:	2200      	movs	r2, #0
 8008cca:	2300      	movs	r3, #0
 8008ccc:	4606      	mov	r6, r0
 8008cce:	460f      	mov	r7, r1
 8008cd0:	f7f7 fefa 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d09e      	beq.n	8008c16 <_dtoa_r+0x65e>
 8008cd8:	e7d0      	b.n	8008c7c <_dtoa_r+0x6c4>
 8008cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cdc:	2a00      	cmp	r2, #0
 8008cde:	f000 80ca 	beq.w	8008e76 <_dtoa_r+0x8be>
 8008ce2:	9a07      	ldr	r2, [sp, #28]
 8008ce4:	2a01      	cmp	r2, #1
 8008ce6:	f300 80ad 	bgt.w	8008e44 <_dtoa_r+0x88c>
 8008cea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cec:	2a00      	cmp	r2, #0
 8008cee:	f000 80a5 	beq.w	8008e3c <_dtoa_r+0x884>
 8008cf2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008cf6:	9e08      	ldr	r6, [sp, #32]
 8008cf8:	9d05      	ldr	r5, [sp, #20]
 8008cfa:	9a05      	ldr	r2, [sp, #20]
 8008cfc:	441a      	add	r2, r3
 8008cfe:	9205      	str	r2, [sp, #20]
 8008d00:	9a06      	ldr	r2, [sp, #24]
 8008d02:	2101      	movs	r1, #1
 8008d04:	441a      	add	r2, r3
 8008d06:	4620      	mov	r0, r4
 8008d08:	9206      	str	r2, [sp, #24]
 8008d0a:	f000 fb89 	bl	8009420 <__i2b>
 8008d0e:	4607      	mov	r7, r0
 8008d10:	b165      	cbz	r5, 8008d2c <_dtoa_r+0x774>
 8008d12:	9b06      	ldr	r3, [sp, #24]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	dd09      	ble.n	8008d2c <_dtoa_r+0x774>
 8008d18:	42ab      	cmp	r3, r5
 8008d1a:	9a05      	ldr	r2, [sp, #20]
 8008d1c:	bfa8      	it	ge
 8008d1e:	462b      	movge	r3, r5
 8008d20:	1ad2      	subs	r2, r2, r3
 8008d22:	9205      	str	r2, [sp, #20]
 8008d24:	9a06      	ldr	r2, [sp, #24]
 8008d26:	1aed      	subs	r5, r5, r3
 8008d28:	1ad3      	subs	r3, r2, r3
 8008d2a:	9306      	str	r3, [sp, #24]
 8008d2c:	9b08      	ldr	r3, [sp, #32]
 8008d2e:	b1f3      	cbz	r3, 8008d6e <_dtoa_r+0x7b6>
 8008d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f000 80a3 	beq.w	8008e7e <_dtoa_r+0x8c6>
 8008d38:	2e00      	cmp	r6, #0
 8008d3a:	dd10      	ble.n	8008d5e <_dtoa_r+0x7a6>
 8008d3c:	4639      	mov	r1, r7
 8008d3e:	4632      	mov	r2, r6
 8008d40:	4620      	mov	r0, r4
 8008d42:	f000 fc2d 	bl	80095a0 <__pow5mult>
 8008d46:	4652      	mov	r2, sl
 8008d48:	4601      	mov	r1, r0
 8008d4a:	4607      	mov	r7, r0
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f000 fb7d 	bl	800944c <__multiply>
 8008d52:	4651      	mov	r1, sl
 8008d54:	4680      	mov	r8, r0
 8008d56:	4620      	mov	r0, r4
 8008d58:	f000 faac 	bl	80092b4 <_Bfree>
 8008d5c:	46c2      	mov	sl, r8
 8008d5e:	9b08      	ldr	r3, [sp, #32]
 8008d60:	1b9a      	subs	r2, r3, r6
 8008d62:	d004      	beq.n	8008d6e <_dtoa_r+0x7b6>
 8008d64:	4651      	mov	r1, sl
 8008d66:	4620      	mov	r0, r4
 8008d68:	f000 fc1a 	bl	80095a0 <__pow5mult>
 8008d6c:	4682      	mov	sl, r0
 8008d6e:	2101      	movs	r1, #1
 8008d70:	4620      	mov	r0, r4
 8008d72:	f000 fb55 	bl	8009420 <__i2b>
 8008d76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	4606      	mov	r6, r0
 8008d7c:	f340 8081 	ble.w	8008e82 <_dtoa_r+0x8ca>
 8008d80:	461a      	mov	r2, r3
 8008d82:	4601      	mov	r1, r0
 8008d84:	4620      	mov	r0, r4
 8008d86:	f000 fc0b 	bl	80095a0 <__pow5mult>
 8008d8a:	9b07      	ldr	r3, [sp, #28]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	4606      	mov	r6, r0
 8008d90:	dd7a      	ble.n	8008e88 <_dtoa_r+0x8d0>
 8008d92:	f04f 0800 	mov.w	r8, #0
 8008d96:	6933      	ldr	r3, [r6, #16]
 8008d98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008d9c:	6918      	ldr	r0, [r3, #16]
 8008d9e:	f000 faf1 	bl	8009384 <__hi0bits>
 8008da2:	f1c0 0020 	rsb	r0, r0, #32
 8008da6:	9b06      	ldr	r3, [sp, #24]
 8008da8:	4418      	add	r0, r3
 8008daa:	f010 001f 	ands.w	r0, r0, #31
 8008dae:	f000 8094 	beq.w	8008eda <_dtoa_r+0x922>
 8008db2:	f1c0 0320 	rsb	r3, r0, #32
 8008db6:	2b04      	cmp	r3, #4
 8008db8:	f340 8085 	ble.w	8008ec6 <_dtoa_r+0x90e>
 8008dbc:	9b05      	ldr	r3, [sp, #20]
 8008dbe:	f1c0 001c 	rsb	r0, r0, #28
 8008dc2:	4403      	add	r3, r0
 8008dc4:	9305      	str	r3, [sp, #20]
 8008dc6:	9b06      	ldr	r3, [sp, #24]
 8008dc8:	4403      	add	r3, r0
 8008dca:	4405      	add	r5, r0
 8008dcc:	9306      	str	r3, [sp, #24]
 8008dce:	9b05      	ldr	r3, [sp, #20]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	dd05      	ble.n	8008de0 <_dtoa_r+0x828>
 8008dd4:	4651      	mov	r1, sl
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	4620      	mov	r0, r4
 8008dda:	f000 fc3b 	bl	8009654 <__lshift>
 8008dde:	4682      	mov	sl, r0
 8008de0:	9b06      	ldr	r3, [sp, #24]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	dd05      	ble.n	8008df2 <_dtoa_r+0x83a>
 8008de6:	4631      	mov	r1, r6
 8008de8:	461a      	mov	r2, r3
 8008dea:	4620      	mov	r0, r4
 8008dec:	f000 fc32 	bl	8009654 <__lshift>
 8008df0:	4606      	mov	r6, r0
 8008df2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d072      	beq.n	8008ede <_dtoa_r+0x926>
 8008df8:	4631      	mov	r1, r6
 8008dfa:	4650      	mov	r0, sl
 8008dfc:	f000 fc96 	bl	800972c <__mcmp>
 8008e00:	2800      	cmp	r0, #0
 8008e02:	da6c      	bge.n	8008ede <_dtoa_r+0x926>
 8008e04:	2300      	movs	r3, #0
 8008e06:	4651      	mov	r1, sl
 8008e08:	220a      	movs	r2, #10
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f000 fa74 	bl	80092f8 <__multadd>
 8008e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e12:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e16:	4682      	mov	sl, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	f000 81b0 	beq.w	800917e <_dtoa_r+0xbc6>
 8008e1e:	2300      	movs	r3, #0
 8008e20:	4639      	mov	r1, r7
 8008e22:	220a      	movs	r2, #10
 8008e24:	4620      	mov	r0, r4
 8008e26:	f000 fa67 	bl	80092f8 <__multadd>
 8008e2a:	9b01      	ldr	r3, [sp, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	4607      	mov	r7, r0
 8008e30:	f300 8096 	bgt.w	8008f60 <_dtoa_r+0x9a8>
 8008e34:	9b07      	ldr	r3, [sp, #28]
 8008e36:	2b02      	cmp	r3, #2
 8008e38:	dc59      	bgt.n	8008eee <_dtoa_r+0x936>
 8008e3a:	e091      	b.n	8008f60 <_dtoa_r+0x9a8>
 8008e3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e42:	e758      	b.n	8008cf6 <_dtoa_r+0x73e>
 8008e44:	9b04      	ldr	r3, [sp, #16]
 8008e46:	1e5e      	subs	r6, r3, #1
 8008e48:	9b08      	ldr	r3, [sp, #32]
 8008e4a:	42b3      	cmp	r3, r6
 8008e4c:	bfbf      	itttt	lt
 8008e4e:	9b08      	ldrlt	r3, [sp, #32]
 8008e50:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008e52:	9608      	strlt	r6, [sp, #32]
 8008e54:	1af3      	sublt	r3, r6, r3
 8008e56:	bfb4      	ite	lt
 8008e58:	18d2      	addlt	r2, r2, r3
 8008e5a:	1b9e      	subge	r6, r3, r6
 8008e5c:	9b04      	ldr	r3, [sp, #16]
 8008e5e:	bfbc      	itt	lt
 8008e60:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008e62:	2600      	movlt	r6, #0
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	bfb7      	itett	lt
 8008e68:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008e6c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008e70:	1a9d      	sublt	r5, r3, r2
 8008e72:	2300      	movlt	r3, #0
 8008e74:	e741      	b.n	8008cfa <_dtoa_r+0x742>
 8008e76:	9e08      	ldr	r6, [sp, #32]
 8008e78:	9d05      	ldr	r5, [sp, #20]
 8008e7a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008e7c:	e748      	b.n	8008d10 <_dtoa_r+0x758>
 8008e7e:	9a08      	ldr	r2, [sp, #32]
 8008e80:	e770      	b.n	8008d64 <_dtoa_r+0x7ac>
 8008e82:	9b07      	ldr	r3, [sp, #28]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	dc19      	bgt.n	8008ebc <_dtoa_r+0x904>
 8008e88:	9b02      	ldr	r3, [sp, #8]
 8008e8a:	b9bb      	cbnz	r3, 8008ebc <_dtoa_r+0x904>
 8008e8c:	9b03      	ldr	r3, [sp, #12]
 8008e8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e92:	b99b      	cbnz	r3, 8008ebc <_dtoa_r+0x904>
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e9a:	0d1b      	lsrs	r3, r3, #20
 8008e9c:	051b      	lsls	r3, r3, #20
 8008e9e:	b183      	cbz	r3, 8008ec2 <_dtoa_r+0x90a>
 8008ea0:	9b05      	ldr	r3, [sp, #20]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	9305      	str	r3, [sp, #20]
 8008ea6:	9b06      	ldr	r3, [sp, #24]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	9306      	str	r3, [sp, #24]
 8008eac:	f04f 0801 	mov.w	r8, #1
 8008eb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f47f af6f 	bne.w	8008d96 <_dtoa_r+0x7de>
 8008eb8:	2001      	movs	r0, #1
 8008eba:	e774      	b.n	8008da6 <_dtoa_r+0x7ee>
 8008ebc:	f04f 0800 	mov.w	r8, #0
 8008ec0:	e7f6      	b.n	8008eb0 <_dtoa_r+0x8f8>
 8008ec2:	4698      	mov	r8, r3
 8008ec4:	e7f4      	b.n	8008eb0 <_dtoa_r+0x8f8>
 8008ec6:	d082      	beq.n	8008dce <_dtoa_r+0x816>
 8008ec8:	9a05      	ldr	r2, [sp, #20]
 8008eca:	331c      	adds	r3, #28
 8008ecc:	441a      	add	r2, r3
 8008ece:	9205      	str	r2, [sp, #20]
 8008ed0:	9a06      	ldr	r2, [sp, #24]
 8008ed2:	441a      	add	r2, r3
 8008ed4:	441d      	add	r5, r3
 8008ed6:	9206      	str	r2, [sp, #24]
 8008ed8:	e779      	b.n	8008dce <_dtoa_r+0x816>
 8008eda:	4603      	mov	r3, r0
 8008edc:	e7f4      	b.n	8008ec8 <_dtoa_r+0x910>
 8008ede:	9b04      	ldr	r3, [sp, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	dc37      	bgt.n	8008f54 <_dtoa_r+0x99c>
 8008ee4:	9b07      	ldr	r3, [sp, #28]
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	dd34      	ble.n	8008f54 <_dtoa_r+0x99c>
 8008eea:	9b04      	ldr	r3, [sp, #16]
 8008eec:	9301      	str	r3, [sp, #4]
 8008eee:	9b01      	ldr	r3, [sp, #4]
 8008ef0:	b963      	cbnz	r3, 8008f0c <_dtoa_r+0x954>
 8008ef2:	4631      	mov	r1, r6
 8008ef4:	2205      	movs	r2, #5
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	f000 f9fe 	bl	80092f8 <__multadd>
 8008efc:	4601      	mov	r1, r0
 8008efe:	4606      	mov	r6, r0
 8008f00:	4650      	mov	r0, sl
 8008f02:	f000 fc13 	bl	800972c <__mcmp>
 8008f06:	2800      	cmp	r0, #0
 8008f08:	f73f adbb 	bgt.w	8008a82 <_dtoa_r+0x4ca>
 8008f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f0e:	9d00      	ldr	r5, [sp, #0]
 8008f10:	ea6f 0b03 	mvn.w	fp, r3
 8008f14:	f04f 0800 	mov.w	r8, #0
 8008f18:	4631      	mov	r1, r6
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 f9ca 	bl	80092b4 <_Bfree>
 8008f20:	2f00      	cmp	r7, #0
 8008f22:	f43f aeab 	beq.w	8008c7c <_dtoa_r+0x6c4>
 8008f26:	f1b8 0f00 	cmp.w	r8, #0
 8008f2a:	d005      	beq.n	8008f38 <_dtoa_r+0x980>
 8008f2c:	45b8      	cmp	r8, r7
 8008f2e:	d003      	beq.n	8008f38 <_dtoa_r+0x980>
 8008f30:	4641      	mov	r1, r8
 8008f32:	4620      	mov	r0, r4
 8008f34:	f000 f9be 	bl	80092b4 <_Bfree>
 8008f38:	4639      	mov	r1, r7
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 f9ba 	bl	80092b4 <_Bfree>
 8008f40:	e69c      	b.n	8008c7c <_dtoa_r+0x6c4>
 8008f42:	2600      	movs	r6, #0
 8008f44:	4637      	mov	r7, r6
 8008f46:	e7e1      	b.n	8008f0c <_dtoa_r+0x954>
 8008f48:	46bb      	mov	fp, r7
 8008f4a:	4637      	mov	r7, r6
 8008f4c:	e599      	b.n	8008a82 <_dtoa_r+0x4ca>
 8008f4e:	bf00      	nop
 8008f50:	40240000 	.word	0x40240000
 8008f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	f000 80c8 	beq.w	80090ec <_dtoa_r+0xb34>
 8008f5c:	9b04      	ldr	r3, [sp, #16]
 8008f5e:	9301      	str	r3, [sp, #4]
 8008f60:	2d00      	cmp	r5, #0
 8008f62:	dd05      	ble.n	8008f70 <_dtoa_r+0x9b8>
 8008f64:	4639      	mov	r1, r7
 8008f66:	462a      	mov	r2, r5
 8008f68:	4620      	mov	r0, r4
 8008f6a:	f000 fb73 	bl	8009654 <__lshift>
 8008f6e:	4607      	mov	r7, r0
 8008f70:	f1b8 0f00 	cmp.w	r8, #0
 8008f74:	d05b      	beq.n	800902e <_dtoa_r+0xa76>
 8008f76:	6879      	ldr	r1, [r7, #4]
 8008f78:	4620      	mov	r0, r4
 8008f7a:	f000 f95b 	bl	8009234 <_Balloc>
 8008f7e:	4605      	mov	r5, r0
 8008f80:	b928      	cbnz	r0, 8008f8e <_dtoa_r+0x9d6>
 8008f82:	4b83      	ldr	r3, [pc, #524]	; (8009190 <_dtoa_r+0xbd8>)
 8008f84:	4602      	mov	r2, r0
 8008f86:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008f8a:	f7ff bb2e 	b.w	80085ea <_dtoa_r+0x32>
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	3202      	adds	r2, #2
 8008f92:	0092      	lsls	r2, r2, #2
 8008f94:	f107 010c 	add.w	r1, r7, #12
 8008f98:	300c      	adds	r0, #12
 8008f9a:	f7ff fa75 	bl	8008488 <memcpy>
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	f000 fb56 	bl	8009654 <__lshift>
 8008fa8:	9b00      	ldr	r3, [sp, #0]
 8008faa:	3301      	adds	r3, #1
 8008fac:	9304      	str	r3, [sp, #16]
 8008fae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	9308      	str	r3, [sp, #32]
 8008fb6:	9b02      	ldr	r3, [sp, #8]
 8008fb8:	f003 0301 	and.w	r3, r3, #1
 8008fbc:	46b8      	mov	r8, r7
 8008fbe:	9306      	str	r3, [sp, #24]
 8008fc0:	4607      	mov	r7, r0
 8008fc2:	9b04      	ldr	r3, [sp, #16]
 8008fc4:	4631      	mov	r1, r6
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	4650      	mov	r0, sl
 8008fca:	9301      	str	r3, [sp, #4]
 8008fcc:	f7ff fa6a 	bl	80084a4 <quorem>
 8008fd0:	4641      	mov	r1, r8
 8008fd2:	9002      	str	r0, [sp, #8]
 8008fd4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008fd8:	4650      	mov	r0, sl
 8008fda:	f000 fba7 	bl	800972c <__mcmp>
 8008fde:	463a      	mov	r2, r7
 8008fe0:	9005      	str	r0, [sp, #20]
 8008fe2:	4631      	mov	r1, r6
 8008fe4:	4620      	mov	r0, r4
 8008fe6:	f000 fbbd 	bl	8009764 <__mdiff>
 8008fea:	68c2      	ldr	r2, [r0, #12]
 8008fec:	4605      	mov	r5, r0
 8008fee:	bb02      	cbnz	r2, 8009032 <_dtoa_r+0xa7a>
 8008ff0:	4601      	mov	r1, r0
 8008ff2:	4650      	mov	r0, sl
 8008ff4:	f000 fb9a 	bl	800972c <__mcmp>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	4629      	mov	r1, r5
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	9209      	str	r2, [sp, #36]	; 0x24
 8009000:	f000 f958 	bl	80092b4 <_Bfree>
 8009004:	9b07      	ldr	r3, [sp, #28]
 8009006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009008:	9d04      	ldr	r5, [sp, #16]
 800900a:	ea43 0102 	orr.w	r1, r3, r2
 800900e:	9b06      	ldr	r3, [sp, #24]
 8009010:	4319      	orrs	r1, r3
 8009012:	d110      	bne.n	8009036 <_dtoa_r+0xa7e>
 8009014:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009018:	d029      	beq.n	800906e <_dtoa_r+0xab6>
 800901a:	9b05      	ldr	r3, [sp, #20]
 800901c:	2b00      	cmp	r3, #0
 800901e:	dd02      	ble.n	8009026 <_dtoa_r+0xa6e>
 8009020:	9b02      	ldr	r3, [sp, #8]
 8009022:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009026:	9b01      	ldr	r3, [sp, #4]
 8009028:	f883 9000 	strb.w	r9, [r3]
 800902c:	e774      	b.n	8008f18 <_dtoa_r+0x960>
 800902e:	4638      	mov	r0, r7
 8009030:	e7ba      	b.n	8008fa8 <_dtoa_r+0x9f0>
 8009032:	2201      	movs	r2, #1
 8009034:	e7e1      	b.n	8008ffa <_dtoa_r+0xa42>
 8009036:	9b05      	ldr	r3, [sp, #20]
 8009038:	2b00      	cmp	r3, #0
 800903a:	db04      	blt.n	8009046 <_dtoa_r+0xa8e>
 800903c:	9907      	ldr	r1, [sp, #28]
 800903e:	430b      	orrs	r3, r1
 8009040:	9906      	ldr	r1, [sp, #24]
 8009042:	430b      	orrs	r3, r1
 8009044:	d120      	bne.n	8009088 <_dtoa_r+0xad0>
 8009046:	2a00      	cmp	r2, #0
 8009048:	dded      	ble.n	8009026 <_dtoa_r+0xa6e>
 800904a:	4651      	mov	r1, sl
 800904c:	2201      	movs	r2, #1
 800904e:	4620      	mov	r0, r4
 8009050:	f000 fb00 	bl	8009654 <__lshift>
 8009054:	4631      	mov	r1, r6
 8009056:	4682      	mov	sl, r0
 8009058:	f000 fb68 	bl	800972c <__mcmp>
 800905c:	2800      	cmp	r0, #0
 800905e:	dc03      	bgt.n	8009068 <_dtoa_r+0xab0>
 8009060:	d1e1      	bne.n	8009026 <_dtoa_r+0xa6e>
 8009062:	f019 0f01 	tst.w	r9, #1
 8009066:	d0de      	beq.n	8009026 <_dtoa_r+0xa6e>
 8009068:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800906c:	d1d8      	bne.n	8009020 <_dtoa_r+0xa68>
 800906e:	9a01      	ldr	r2, [sp, #4]
 8009070:	2339      	movs	r3, #57	; 0x39
 8009072:	7013      	strb	r3, [r2, #0]
 8009074:	462b      	mov	r3, r5
 8009076:	461d      	mov	r5, r3
 8009078:	3b01      	subs	r3, #1
 800907a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800907e:	2a39      	cmp	r2, #57	; 0x39
 8009080:	d06c      	beq.n	800915c <_dtoa_r+0xba4>
 8009082:	3201      	adds	r2, #1
 8009084:	701a      	strb	r2, [r3, #0]
 8009086:	e747      	b.n	8008f18 <_dtoa_r+0x960>
 8009088:	2a00      	cmp	r2, #0
 800908a:	dd07      	ble.n	800909c <_dtoa_r+0xae4>
 800908c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009090:	d0ed      	beq.n	800906e <_dtoa_r+0xab6>
 8009092:	9a01      	ldr	r2, [sp, #4]
 8009094:	f109 0301 	add.w	r3, r9, #1
 8009098:	7013      	strb	r3, [r2, #0]
 800909a:	e73d      	b.n	8008f18 <_dtoa_r+0x960>
 800909c:	9b04      	ldr	r3, [sp, #16]
 800909e:	9a08      	ldr	r2, [sp, #32]
 80090a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d043      	beq.n	8009130 <_dtoa_r+0xb78>
 80090a8:	4651      	mov	r1, sl
 80090aa:	2300      	movs	r3, #0
 80090ac:	220a      	movs	r2, #10
 80090ae:	4620      	mov	r0, r4
 80090b0:	f000 f922 	bl	80092f8 <__multadd>
 80090b4:	45b8      	cmp	r8, r7
 80090b6:	4682      	mov	sl, r0
 80090b8:	f04f 0300 	mov.w	r3, #0
 80090bc:	f04f 020a 	mov.w	r2, #10
 80090c0:	4641      	mov	r1, r8
 80090c2:	4620      	mov	r0, r4
 80090c4:	d107      	bne.n	80090d6 <_dtoa_r+0xb1e>
 80090c6:	f000 f917 	bl	80092f8 <__multadd>
 80090ca:	4680      	mov	r8, r0
 80090cc:	4607      	mov	r7, r0
 80090ce:	9b04      	ldr	r3, [sp, #16]
 80090d0:	3301      	adds	r3, #1
 80090d2:	9304      	str	r3, [sp, #16]
 80090d4:	e775      	b.n	8008fc2 <_dtoa_r+0xa0a>
 80090d6:	f000 f90f 	bl	80092f8 <__multadd>
 80090da:	4639      	mov	r1, r7
 80090dc:	4680      	mov	r8, r0
 80090de:	2300      	movs	r3, #0
 80090e0:	220a      	movs	r2, #10
 80090e2:	4620      	mov	r0, r4
 80090e4:	f000 f908 	bl	80092f8 <__multadd>
 80090e8:	4607      	mov	r7, r0
 80090ea:	e7f0      	b.n	80090ce <_dtoa_r+0xb16>
 80090ec:	9b04      	ldr	r3, [sp, #16]
 80090ee:	9301      	str	r3, [sp, #4]
 80090f0:	9d00      	ldr	r5, [sp, #0]
 80090f2:	4631      	mov	r1, r6
 80090f4:	4650      	mov	r0, sl
 80090f6:	f7ff f9d5 	bl	80084a4 <quorem>
 80090fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80090fe:	9b00      	ldr	r3, [sp, #0]
 8009100:	f805 9b01 	strb.w	r9, [r5], #1
 8009104:	1aea      	subs	r2, r5, r3
 8009106:	9b01      	ldr	r3, [sp, #4]
 8009108:	4293      	cmp	r3, r2
 800910a:	dd07      	ble.n	800911c <_dtoa_r+0xb64>
 800910c:	4651      	mov	r1, sl
 800910e:	2300      	movs	r3, #0
 8009110:	220a      	movs	r2, #10
 8009112:	4620      	mov	r0, r4
 8009114:	f000 f8f0 	bl	80092f8 <__multadd>
 8009118:	4682      	mov	sl, r0
 800911a:	e7ea      	b.n	80090f2 <_dtoa_r+0xb3a>
 800911c:	9b01      	ldr	r3, [sp, #4]
 800911e:	2b00      	cmp	r3, #0
 8009120:	bfc8      	it	gt
 8009122:	461d      	movgt	r5, r3
 8009124:	9b00      	ldr	r3, [sp, #0]
 8009126:	bfd8      	it	le
 8009128:	2501      	movle	r5, #1
 800912a:	441d      	add	r5, r3
 800912c:	f04f 0800 	mov.w	r8, #0
 8009130:	4651      	mov	r1, sl
 8009132:	2201      	movs	r2, #1
 8009134:	4620      	mov	r0, r4
 8009136:	f000 fa8d 	bl	8009654 <__lshift>
 800913a:	4631      	mov	r1, r6
 800913c:	4682      	mov	sl, r0
 800913e:	f000 faf5 	bl	800972c <__mcmp>
 8009142:	2800      	cmp	r0, #0
 8009144:	dc96      	bgt.n	8009074 <_dtoa_r+0xabc>
 8009146:	d102      	bne.n	800914e <_dtoa_r+0xb96>
 8009148:	f019 0f01 	tst.w	r9, #1
 800914c:	d192      	bne.n	8009074 <_dtoa_r+0xabc>
 800914e:	462b      	mov	r3, r5
 8009150:	461d      	mov	r5, r3
 8009152:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009156:	2a30      	cmp	r2, #48	; 0x30
 8009158:	d0fa      	beq.n	8009150 <_dtoa_r+0xb98>
 800915a:	e6dd      	b.n	8008f18 <_dtoa_r+0x960>
 800915c:	9a00      	ldr	r2, [sp, #0]
 800915e:	429a      	cmp	r2, r3
 8009160:	d189      	bne.n	8009076 <_dtoa_r+0xabe>
 8009162:	f10b 0b01 	add.w	fp, fp, #1
 8009166:	2331      	movs	r3, #49	; 0x31
 8009168:	e796      	b.n	8009098 <_dtoa_r+0xae0>
 800916a:	4b0a      	ldr	r3, [pc, #40]	; (8009194 <_dtoa_r+0xbdc>)
 800916c:	f7ff ba99 	b.w	80086a2 <_dtoa_r+0xea>
 8009170:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009172:	2b00      	cmp	r3, #0
 8009174:	f47f aa6d 	bne.w	8008652 <_dtoa_r+0x9a>
 8009178:	4b07      	ldr	r3, [pc, #28]	; (8009198 <_dtoa_r+0xbe0>)
 800917a:	f7ff ba92 	b.w	80086a2 <_dtoa_r+0xea>
 800917e:	9b01      	ldr	r3, [sp, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	dcb5      	bgt.n	80090f0 <_dtoa_r+0xb38>
 8009184:	9b07      	ldr	r3, [sp, #28]
 8009186:	2b02      	cmp	r3, #2
 8009188:	f73f aeb1 	bgt.w	8008eee <_dtoa_r+0x936>
 800918c:	e7b0      	b.n	80090f0 <_dtoa_r+0xb38>
 800918e:	bf00      	nop
 8009190:	0800d450 	.word	0x0800d450
 8009194:	0800d3b0 	.word	0x0800d3b0
 8009198:	0800d3d4 	.word	0x0800d3d4

0800919c <_free_r>:
 800919c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800919e:	2900      	cmp	r1, #0
 80091a0:	d044      	beq.n	800922c <_free_r+0x90>
 80091a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091a6:	9001      	str	r0, [sp, #4]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f1a1 0404 	sub.w	r4, r1, #4
 80091ae:	bfb8      	it	lt
 80091b0:	18e4      	addlt	r4, r4, r3
 80091b2:	f7fe fae3 	bl	800777c <__malloc_lock>
 80091b6:	4a1e      	ldr	r2, [pc, #120]	; (8009230 <_free_r+0x94>)
 80091b8:	9801      	ldr	r0, [sp, #4]
 80091ba:	6813      	ldr	r3, [r2, #0]
 80091bc:	b933      	cbnz	r3, 80091cc <_free_r+0x30>
 80091be:	6063      	str	r3, [r4, #4]
 80091c0:	6014      	str	r4, [r2, #0]
 80091c2:	b003      	add	sp, #12
 80091c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091c8:	f7fe bade 	b.w	8007788 <__malloc_unlock>
 80091cc:	42a3      	cmp	r3, r4
 80091ce:	d908      	bls.n	80091e2 <_free_r+0x46>
 80091d0:	6825      	ldr	r5, [r4, #0]
 80091d2:	1961      	adds	r1, r4, r5
 80091d4:	428b      	cmp	r3, r1
 80091d6:	bf01      	itttt	eq
 80091d8:	6819      	ldreq	r1, [r3, #0]
 80091da:	685b      	ldreq	r3, [r3, #4]
 80091dc:	1949      	addeq	r1, r1, r5
 80091de:	6021      	streq	r1, [r4, #0]
 80091e0:	e7ed      	b.n	80091be <_free_r+0x22>
 80091e2:	461a      	mov	r2, r3
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	b10b      	cbz	r3, 80091ec <_free_r+0x50>
 80091e8:	42a3      	cmp	r3, r4
 80091ea:	d9fa      	bls.n	80091e2 <_free_r+0x46>
 80091ec:	6811      	ldr	r1, [r2, #0]
 80091ee:	1855      	adds	r5, r2, r1
 80091f0:	42a5      	cmp	r5, r4
 80091f2:	d10b      	bne.n	800920c <_free_r+0x70>
 80091f4:	6824      	ldr	r4, [r4, #0]
 80091f6:	4421      	add	r1, r4
 80091f8:	1854      	adds	r4, r2, r1
 80091fa:	42a3      	cmp	r3, r4
 80091fc:	6011      	str	r1, [r2, #0]
 80091fe:	d1e0      	bne.n	80091c2 <_free_r+0x26>
 8009200:	681c      	ldr	r4, [r3, #0]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	6053      	str	r3, [r2, #4]
 8009206:	440c      	add	r4, r1
 8009208:	6014      	str	r4, [r2, #0]
 800920a:	e7da      	b.n	80091c2 <_free_r+0x26>
 800920c:	d902      	bls.n	8009214 <_free_r+0x78>
 800920e:	230c      	movs	r3, #12
 8009210:	6003      	str	r3, [r0, #0]
 8009212:	e7d6      	b.n	80091c2 <_free_r+0x26>
 8009214:	6825      	ldr	r5, [r4, #0]
 8009216:	1961      	adds	r1, r4, r5
 8009218:	428b      	cmp	r3, r1
 800921a:	bf04      	itt	eq
 800921c:	6819      	ldreq	r1, [r3, #0]
 800921e:	685b      	ldreq	r3, [r3, #4]
 8009220:	6063      	str	r3, [r4, #4]
 8009222:	bf04      	itt	eq
 8009224:	1949      	addeq	r1, r1, r5
 8009226:	6021      	streq	r1, [r4, #0]
 8009228:	6054      	str	r4, [r2, #4]
 800922a:	e7ca      	b.n	80091c2 <_free_r+0x26>
 800922c:	b003      	add	sp, #12
 800922e:	bd30      	pop	{r4, r5, pc}
 8009230:	20000824 	.word	0x20000824

08009234 <_Balloc>:
 8009234:	b570      	push	{r4, r5, r6, lr}
 8009236:	69c6      	ldr	r6, [r0, #28]
 8009238:	4604      	mov	r4, r0
 800923a:	460d      	mov	r5, r1
 800923c:	b976      	cbnz	r6, 800925c <_Balloc+0x28>
 800923e:	2010      	movs	r0, #16
 8009240:	f7fe f9f4 	bl	800762c <malloc>
 8009244:	4602      	mov	r2, r0
 8009246:	61e0      	str	r0, [r4, #28]
 8009248:	b920      	cbnz	r0, 8009254 <_Balloc+0x20>
 800924a:	4b18      	ldr	r3, [pc, #96]	; (80092ac <_Balloc+0x78>)
 800924c:	4818      	ldr	r0, [pc, #96]	; (80092b0 <_Balloc+0x7c>)
 800924e:	216b      	movs	r1, #107	; 0x6b
 8009250:	f000 fd72 	bl	8009d38 <__assert_func>
 8009254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009258:	6006      	str	r6, [r0, #0]
 800925a:	60c6      	str	r6, [r0, #12]
 800925c:	69e6      	ldr	r6, [r4, #28]
 800925e:	68f3      	ldr	r3, [r6, #12]
 8009260:	b183      	cbz	r3, 8009284 <_Balloc+0x50>
 8009262:	69e3      	ldr	r3, [r4, #28]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800926a:	b9b8      	cbnz	r0, 800929c <_Balloc+0x68>
 800926c:	2101      	movs	r1, #1
 800926e:	fa01 f605 	lsl.w	r6, r1, r5
 8009272:	1d72      	adds	r2, r6, #5
 8009274:	0092      	lsls	r2, r2, #2
 8009276:	4620      	mov	r0, r4
 8009278:	f000 fd7c 	bl	8009d74 <_calloc_r>
 800927c:	b160      	cbz	r0, 8009298 <_Balloc+0x64>
 800927e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009282:	e00e      	b.n	80092a2 <_Balloc+0x6e>
 8009284:	2221      	movs	r2, #33	; 0x21
 8009286:	2104      	movs	r1, #4
 8009288:	4620      	mov	r0, r4
 800928a:	f000 fd73 	bl	8009d74 <_calloc_r>
 800928e:	69e3      	ldr	r3, [r4, #28]
 8009290:	60f0      	str	r0, [r6, #12]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1e4      	bne.n	8009262 <_Balloc+0x2e>
 8009298:	2000      	movs	r0, #0
 800929a:	bd70      	pop	{r4, r5, r6, pc}
 800929c:	6802      	ldr	r2, [r0, #0]
 800929e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092a2:	2300      	movs	r3, #0
 80092a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092a8:	e7f7      	b.n	800929a <_Balloc+0x66>
 80092aa:	bf00      	nop
 80092ac:	0800d3e1 	.word	0x0800d3e1
 80092b0:	0800d461 	.word	0x0800d461

080092b4 <_Bfree>:
 80092b4:	b570      	push	{r4, r5, r6, lr}
 80092b6:	69c6      	ldr	r6, [r0, #28]
 80092b8:	4605      	mov	r5, r0
 80092ba:	460c      	mov	r4, r1
 80092bc:	b976      	cbnz	r6, 80092dc <_Bfree+0x28>
 80092be:	2010      	movs	r0, #16
 80092c0:	f7fe f9b4 	bl	800762c <malloc>
 80092c4:	4602      	mov	r2, r0
 80092c6:	61e8      	str	r0, [r5, #28]
 80092c8:	b920      	cbnz	r0, 80092d4 <_Bfree+0x20>
 80092ca:	4b09      	ldr	r3, [pc, #36]	; (80092f0 <_Bfree+0x3c>)
 80092cc:	4809      	ldr	r0, [pc, #36]	; (80092f4 <_Bfree+0x40>)
 80092ce:	218f      	movs	r1, #143	; 0x8f
 80092d0:	f000 fd32 	bl	8009d38 <__assert_func>
 80092d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092d8:	6006      	str	r6, [r0, #0]
 80092da:	60c6      	str	r6, [r0, #12]
 80092dc:	b13c      	cbz	r4, 80092ee <_Bfree+0x3a>
 80092de:	69eb      	ldr	r3, [r5, #28]
 80092e0:	6862      	ldr	r2, [r4, #4]
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80092e8:	6021      	str	r1, [r4, #0]
 80092ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	0800d3e1 	.word	0x0800d3e1
 80092f4:	0800d461 	.word	0x0800d461

080092f8 <__multadd>:
 80092f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092fc:	690d      	ldr	r5, [r1, #16]
 80092fe:	4607      	mov	r7, r0
 8009300:	460c      	mov	r4, r1
 8009302:	461e      	mov	r6, r3
 8009304:	f101 0c14 	add.w	ip, r1, #20
 8009308:	2000      	movs	r0, #0
 800930a:	f8dc 3000 	ldr.w	r3, [ip]
 800930e:	b299      	uxth	r1, r3
 8009310:	fb02 6101 	mla	r1, r2, r1, r6
 8009314:	0c1e      	lsrs	r6, r3, #16
 8009316:	0c0b      	lsrs	r3, r1, #16
 8009318:	fb02 3306 	mla	r3, r2, r6, r3
 800931c:	b289      	uxth	r1, r1
 800931e:	3001      	adds	r0, #1
 8009320:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009324:	4285      	cmp	r5, r0
 8009326:	f84c 1b04 	str.w	r1, [ip], #4
 800932a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800932e:	dcec      	bgt.n	800930a <__multadd+0x12>
 8009330:	b30e      	cbz	r6, 8009376 <__multadd+0x7e>
 8009332:	68a3      	ldr	r3, [r4, #8]
 8009334:	42ab      	cmp	r3, r5
 8009336:	dc19      	bgt.n	800936c <__multadd+0x74>
 8009338:	6861      	ldr	r1, [r4, #4]
 800933a:	4638      	mov	r0, r7
 800933c:	3101      	adds	r1, #1
 800933e:	f7ff ff79 	bl	8009234 <_Balloc>
 8009342:	4680      	mov	r8, r0
 8009344:	b928      	cbnz	r0, 8009352 <__multadd+0x5a>
 8009346:	4602      	mov	r2, r0
 8009348:	4b0c      	ldr	r3, [pc, #48]	; (800937c <__multadd+0x84>)
 800934a:	480d      	ldr	r0, [pc, #52]	; (8009380 <__multadd+0x88>)
 800934c:	21ba      	movs	r1, #186	; 0xba
 800934e:	f000 fcf3 	bl	8009d38 <__assert_func>
 8009352:	6922      	ldr	r2, [r4, #16]
 8009354:	3202      	adds	r2, #2
 8009356:	f104 010c 	add.w	r1, r4, #12
 800935a:	0092      	lsls	r2, r2, #2
 800935c:	300c      	adds	r0, #12
 800935e:	f7ff f893 	bl	8008488 <memcpy>
 8009362:	4621      	mov	r1, r4
 8009364:	4638      	mov	r0, r7
 8009366:	f7ff ffa5 	bl	80092b4 <_Bfree>
 800936a:	4644      	mov	r4, r8
 800936c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009370:	3501      	adds	r5, #1
 8009372:	615e      	str	r6, [r3, #20]
 8009374:	6125      	str	r5, [r4, #16]
 8009376:	4620      	mov	r0, r4
 8009378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800937c:	0800d450 	.word	0x0800d450
 8009380:	0800d461 	.word	0x0800d461

08009384 <__hi0bits>:
 8009384:	0c03      	lsrs	r3, r0, #16
 8009386:	041b      	lsls	r3, r3, #16
 8009388:	b9d3      	cbnz	r3, 80093c0 <__hi0bits+0x3c>
 800938a:	0400      	lsls	r0, r0, #16
 800938c:	2310      	movs	r3, #16
 800938e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009392:	bf04      	itt	eq
 8009394:	0200      	lsleq	r0, r0, #8
 8009396:	3308      	addeq	r3, #8
 8009398:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800939c:	bf04      	itt	eq
 800939e:	0100      	lsleq	r0, r0, #4
 80093a0:	3304      	addeq	r3, #4
 80093a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80093a6:	bf04      	itt	eq
 80093a8:	0080      	lsleq	r0, r0, #2
 80093aa:	3302      	addeq	r3, #2
 80093ac:	2800      	cmp	r0, #0
 80093ae:	db05      	blt.n	80093bc <__hi0bits+0x38>
 80093b0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80093b4:	f103 0301 	add.w	r3, r3, #1
 80093b8:	bf08      	it	eq
 80093ba:	2320      	moveq	r3, #32
 80093bc:	4618      	mov	r0, r3
 80093be:	4770      	bx	lr
 80093c0:	2300      	movs	r3, #0
 80093c2:	e7e4      	b.n	800938e <__hi0bits+0xa>

080093c4 <__lo0bits>:
 80093c4:	6803      	ldr	r3, [r0, #0]
 80093c6:	f013 0207 	ands.w	r2, r3, #7
 80093ca:	d00c      	beq.n	80093e6 <__lo0bits+0x22>
 80093cc:	07d9      	lsls	r1, r3, #31
 80093ce:	d422      	bmi.n	8009416 <__lo0bits+0x52>
 80093d0:	079a      	lsls	r2, r3, #30
 80093d2:	bf49      	itett	mi
 80093d4:	085b      	lsrmi	r3, r3, #1
 80093d6:	089b      	lsrpl	r3, r3, #2
 80093d8:	6003      	strmi	r3, [r0, #0]
 80093da:	2201      	movmi	r2, #1
 80093dc:	bf5c      	itt	pl
 80093de:	6003      	strpl	r3, [r0, #0]
 80093e0:	2202      	movpl	r2, #2
 80093e2:	4610      	mov	r0, r2
 80093e4:	4770      	bx	lr
 80093e6:	b299      	uxth	r1, r3
 80093e8:	b909      	cbnz	r1, 80093ee <__lo0bits+0x2a>
 80093ea:	0c1b      	lsrs	r3, r3, #16
 80093ec:	2210      	movs	r2, #16
 80093ee:	b2d9      	uxtb	r1, r3
 80093f0:	b909      	cbnz	r1, 80093f6 <__lo0bits+0x32>
 80093f2:	3208      	adds	r2, #8
 80093f4:	0a1b      	lsrs	r3, r3, #8
 80093f6:	0719      	lsls	r1, r3, #28
 80093f8:	bf04      	itt	eq
 80093fa:	091b      	lsreq	r3, r3, #4
 80093fc:	3204      	addeq	r2, #4
 80093fe:	0799      	lsls	r1, r3, #30
 8009400:	bf04      	itt	eq
 8009402:	089b      	lsreq	r3, r3, #2
 8009404:	3202      	addeq	r2, #2
 8009406:	07d9      	lsls	r1, r3, #31
 8009408:	d403      	bmi.n	8009412 <__lo0bits+0x4e>
 800940a:	085b      	lsrs	r3, r3, #1
 800940c:	f102 0201 	add.w	r2, r2, #1
 8009410:	d003      	beq.n	800941a <__lo0bits+0x56>
 8009412:	6003      	str	r3, [r0, #0]
 8009414:	e7e5      	b.n	80093e2 <__lo0bits+0x1e>
 8009416:	2200      	movs	r2, #0
 8009418:	e7e3      	b.n	80093e2 <__lo0bits+0x1e>
 800941a:	2220      	movs	r2, #32
 800941c:	e7e1      	b.n	80093e2 <__lo0bits+0x1e>
	...

08009420 <__i2b>:
 8009420:	b510      	push	{r4, lr}
 8009422:	460c      	mov	r4, r1
 8009424:	2101      	movs	r1, #1
 8009426:	f7ff ff05 	bl	8009234 <_Balloc>
 800942a:	4602      	mov	r2, r0
 800942c:	b928      	cbnz	r0, 800943a <__i2b+0x1a>
 800942e:	4b05      	ldr	r3, [pc, #20]	; (8009444 <__i2b+0x24>)
 8009430:	4805      	ldr	r0, [pc, #20]	; (8009448 <__i2b+0x28>)
 8009432:	f240 1145 	movw	r1, #325	; 0x145
 8009436:	f000 fc7f 	bl	8009d38 <__assert_func>
 800943a:	2301      	movs	r3, #1
 800943c:	6144      	str	r4, [r0, #20]
 800943e:	6103      	str	r3, [r0, #16]
 8009440:	bd10      	pop	{r4, pc}
 8009442:	bf00      	nop
 8009444:	0800d450 	.word	0x0800d450
 8009448:	0800d461 	.word	0x0800d461

0800944c <__multiply>:
 800944c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009450:	4691      	mov	r9, r2
 8009452:	690a      	ldr	r2, [r1, #16]
 8009454:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009458:	429a      	cmp	r2, r3
 800945a:	bfb8      	it	lt
 800945c:	460b      	movlt	r3, r1
 800945e:	460c      	mov	r4, r1
 8009460:	bfbc      	itt	lt
 8009462:	464c      	movlt	r4, r9
 8009464:	4699      	movlt	r9, r3
 8009466:	6927      	ldr	r7, [r4, #16]
 8009468:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800946c:	68a3      	ldr	r3, [r4, #8]
 800946e:	6861      	ldr	r1, [r4, #4]
 8009470:	eb07 060a 	add.w	r6, r7, sl
 8009474:	42b3      	cmp	r3, r6
 8009476:	b085      	sub	sp, #20
 8009478:	bfb8      	it	lt
 800947a:	3101      	addlt	r1, #1
 800947c:	f7ff feda 	bl	8009234 <_Balloc>
 8009480:	b930      	cbnz	r0, 8009490 <__multiply+0x44>
 8009482:	4602      	mov	r2, r0
 8009484:	4b44      	ldr	r3, [pc, #272]	; (8009598 <__multiply+0x14c>)
 8009486:	4845      	ldr	r0, [pc, #276]	; (800959c <__multiply+0x150>)
 8009488:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800948c:	f000 fc54 	bl	8009d38 <__assert_func>
 8009490:	f100 0514 	add.w	r5, r0, #20
 8009494:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009498:	462b      	mov	r3, r5
 800949a:	2200      	movs	r2, #0
 800949c:	4543      	cmp	r3, r8
 800949e:	d321      	bcc.n	80094e4 <__multiply+0x98>
 80094a0:	f104 0314 	add.w	r3, r4, #20
 80094a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80094a8:	f109 0314 	add.w	r3, r9, #20
 80094ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80094b0:	9202      	str	r2, [sp, #8]
 80094b2:	1b3a      	subs	r2, r7, r4
 80094b4:	3a15      	subs	r2, #21
 80094b6:	f022 0203 	bic.w	r2, r2, #3
 80094ba:	3204      	adds	r2, #4
 80094bc:	f104 0115 	add.w	r1, r4, #21
 80094c0:	428f      	cmp	r7, r1
 80094c2:	bf38      	it	cc
 80094c4:	2204      	movcc	r2, #4
 80094c6:	9201      	str	r2, [sp, #4]
 80094c8:	9a02      	ldr	r2, [sp, #8]
 80094ca:	9303      	str	r3, [sp, #12]
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d80c      	bhi.n	80094ea <__multiply+0x9e>
 80094d0:	2e00      	cmp	r6, #0
 80094d2:	dd03      	ble.n	80094dc <__multiply+0x90>
 80094d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d05b      	beq.n	8009594 <__multiply+0x148>
 80094dc:	6106      	str	r6, [r0, #16]
 80094de:	b005      	add	sp, #20
 80094e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	f843 2b04 	str.w	r2, [r3], #4
 80094e8:	e7d8      	b.n	800949c <__multiply+0x50>
 80094ea:	f8b3 a000 	ldrh.w	sl, [r3]
 80094ee:	f1ba 0f00 	cmp.w	sl, #0
 80094f2:	d024      	beq.n	800953e <__multiply+0xf2>
 80094f4:	f104 0e14 	add.w	lr, r4, #20
 80094f8:	46a9      	mov	r9, r5
 80094fa:	f04f 0c00 	mov.w	ip, #0
 80094fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009502:	f8d9 1000 	ldr.w	r1, [r9]
 8009506:	fa1f fb82 	uxth.w	fp, r2
 800950a:	b289      	uxth	r1, r1
 800950c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009510:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009514:	f8d9 2000 	ldr.w	r2, [r9]
 8009518:	4461      	add	r1, ip
 800951a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800951e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009522:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009526:	b289      	uxth	r1, r1
 8009528:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800952c:	4577      	cmp	r7, lr
 800952e:	f849 1b04 	str.w	r1, [r9], #4
 8009532:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009536:	d8e2      	bhi.n	80094fe <__multiply+0xb2>
 8009538:	9a01      	ldr	r2, [sp, #4]
 800953a:	f845 c002 	str.w	ip, [r5, r2]
 800953e:	9a03      	ldr	r2, [sp, #12]
 8009540:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009544:	3304      	adds	r3, #4
 8009546:	f1b9 0f00 	cmp.w	r9, #0
 800954a:	d021      	beq.n	8009590 <__multiply+0x144>
 800954c:	6829      	ldr	r1, [r5, #0]
 800954e:	f104 0c14 	add.w	ip, r4, #20
 8009552:	46ae      	mov	lr, r5
 8009554:	f04f 0a00 	mov.w	sl, #0
 8009558:	f8bc b000 	ldrh.w	fp, [ip]
 800955c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009560:	fb09 220b 	mla	r2, r9, fp, r2
 8009564:	4452      	add	r2, sl
 8009566:	b289      	uxth	r1, r1
 8009568:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800956c:	f84e 1b04 	str.w	r1, [lr], #4
 8009570:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009574:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009578:	f8be 1000 	ldrh.w	r1, [lr]
 800957c:	fb09 110a 	mla	r1, r9, sl, r1
 8009580:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009584:	4567      	cmp	r7, ip
 8009586:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800958a:	d8e5      	bhi.n	8009558 <__multiply+0x10c>
 800958c:	9a01      	ldr	r2, [sp, #4]
 800958e:	50a9      	str	r1, [r5, r2]
 8009590:	3504      	adds	r5, #4
 8009592:	e799      	b.n	80094c8 <__multiply+0x7c>
 8009594:	3e01      	subs	r6, #1
 8009596:	e79b      	b.n	80094d0 <__multiply+0x84>
 8009598:	0800d450 	.word	0x0800d450
 800959c:	0800d461 	.word	0x0800d461

080095a0 <__pow5mult>:
 80095a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095a4:	4615      	mov	r5, r2
 80095a6:	f012 0203 	ands.w	r2, r2, #3
 80095aa:	4606      	mov	r6, r0
 80095ac:	460f      	mov	r7, r1
 80095ae:	d007      	beq.n	80095c0 <__pow5mult+0x20>
 80095b0:	4c25      	ldr	r4, [pc, #148]	; (8009648 <__pow5mult+0xa8>)
 80095b2:	3a01      	subs	r2, #1
 80095b4:	2300      	movs	r3, #0
 80095b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80095ba:	f7ff fe9d 	bl	80092f8 <__multadd>
 80095be:	4607      	mov	r7, r0
 80095c0:	10ad      	asrs	r5, r5, #2
 80095c2:	d03d      	beq.n	8009640 <__pow5mult+0xa0>
 80095c4:	69f4      	ldr	r4, [r6, #28]
 80095c6:	b97c      	cbnz	r4, 80095e8 <__pow5mult+0x48>
 80095c8:	2010      	movs	r0, #16
 80095ca:	f7fe f82f 	bl	800762c <malloc>
 80095ce:	4602      	mov	r2, r0
 80095d0:	61f0      	str	r0, [r6, #28]
 80095d2:	b928      	cbnz	r0, 80095e0 <__pow5mult+0x40>
 80095d4:	4b1d      	ldr	r3, [pc, #116]	; (800964c <__pow5mult+0xac>)
 80095d6:	481e      	ldr	r0, [pc, #120]	; (8009650 <__pow5mult+0xb0>)
 80095d8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80095dc:	f000 fbac 	bl	8009d38 <__assert_func>
 80095e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80095e4:	6004      	str	r4, [r0, #0]
 80095e6:	60c4      	str	r4, [r0, #12]
 80095e8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80095ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80095f0:	b94c      	cbnz	r4, 8009606 <__pow5mult+0x66>
 80095f2:	f240 2171 	movw	r1, #625	; 0x271
 80095f6:	4630      	mov	r0, r6
 80095f8:	f7ff ff12 	bl	8009420 <__i2b>
 80095fc:	2300      	movs	r3, #0
 80095fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009602:	4604      	mov	r4, r0
 8009604:	6003      	str	r3, [r0, #0]
 8009606:	f04f 0900 	mov.w	r9, #0
 800960a:	07eb      	lsls	r3, r5, #31
 800960c:	d50a      	bpl.n	8009624 <__pow5mult+0x84>
 800960e:	4639      	mov	r1, r7
 8009610:	4622      	mov	r2, r4
 8009612:	4630      	mov	r0, r6
 8009614:	f7ff ff1a 	bl	800944c <__multiply>
 8009618:	4639      	mov	r1, r7
 800961a:	4680      	mov	r8, r0
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff fe49 	bl	80092b4 <_Bfree>
 8009622:	4647      	mov	r7, r8
 8009624:	106d      	asrs	r5, r5, #1
 8009626:	d00b      	beq.n	8009640 <__pow5mult+0xa0>
 8009628:	6820      	ldr	r0, [r4, #0]
 800962a:	b938      	cbnz	r0, 800963c <__pow5mult+0x9c>
 800962c:	4622      	mov	r2, r4
 800962e:	4621      	mov	r1, r4
 8009630:	4630      	mov	r0, r6
 8009632:	f7ff ff0b 	bl	800944c <__multiply>
 8009636:	6020      	str	r0, [r4, #0]
 8009638:	f8c0 9000 	str.w	r9, [r0]
 800963c:	4604      	mov	r4, r0
 800963e:	e7e4      	b.n	800960a <__pow5mult+0x6a>
 8009640:	4638      	mov	r0, r7
 8009642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009646:	bf00      	nop
 8009648:	0800d5b0 	.word	0x0800d5b0
 800964c:	0800d3e1 	.word	0x0800d3e1
 8009650:	0800d461 	.word	0x0800d461

08009654 <__lshift>:
 8009654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009658:	460c      	mov	r4, r1
 800965a:	6849      	ldr	r1, [r1, #4]
 800965c:	6923      	ldr	r3, [r4, #16]
 800965e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009662:	68a3      	ldr	r3, [r4, #8]
 8009664:	4607      	mov	r7, r0
 8009666:	4691      	mov	r9, r2
 8009668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800966c:	f108 0601 	add.w	r6, r8, #1
 8009670:	42b3      	cmp	r3, r6
 8009672:	db0b      	blt.n	800968c <__lshift+0x38>
 8009674:	4638      	mov	r0, r7
 8009676:	f7ff fddd 	bl	8009234 <_Balloc>
 800967a:	4605      	mov	r5, r0
 800967c:	b948      	cbnz	r0, 8009692 <__lshift+0x3e>
 800967e:	4602      	mov	r2, r0
 8009680:	4b28      	ldr	r3, [pc, #160]	; (8009724 <__lshift+0xd0>)
 8009682:	4829      	ldr	r0, [pc, #164]	; (8009728 <__lshift+0xd4>)
 8009684:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009688:	f000 fb56 	bl	8009d38 <__assert_func>
 800968c:	3101      	adds	r1, #1
 800968e:	005b      	lsls	r3, r3, #1
 8009690:	e7ee      	b.n	8009670 <__lshift+0x1c>
 8009692:	2300      	movs	r3, #0
 8009694:	f100 0114 	add.w	r1, r0, #20
 8009698:	f100 0210 	add.w	r2, r0, #16
 800969c:	4618      	mov	r0, r3
 800969e:	4553      	cmp	r3, sl
 80096a0:	db33      	blt.n	800970a <__lshift+0xb6>
 80096a2:	6920      	ldr	r0, [r4, #16]
 80096a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80096a8:	f104 0314 	add.w	r3, r4, #20
 80096ac:	f019 091f 	ands.w	r9, r9, #31
 80096b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80096b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80096b8:	d02b      	beq.n	8009712 <__lshift+0xbe>
 80096ba:	f1c9 0e20 	rsb	lr, r9, #32
 80096be:	468a      	mov	sl, r1
 80096c0:	2200      	movs	r2, #0
 80096c2:	6818      	ldr	r0, [r3, #0]
 80096c4:	fa00 f009 	lsl.w	r0, r0, r9
 80096c8:	4310      	orrs	r0, r2
 80096ca:	f84a 0b04 	str.w	r0, [sl], #4
 80096ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80096d2:	459c      	cmp	ip, r3
 80096d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80096d8:	d8f3      	bhi.n	80096c2 <__lshift+0x6e>
 80096da:	ebac 0304 	sub.w	r3, ip, r4
 80096de:	3b15      	subs	r3, #21
 80096e0:	f023 0303 	bic.w	r3, r3, #3
 80096e4:	3304      	adds	r3, #4
 80096e6:	f104 0015 	add.w	r0, r4, #21
 80096ea:	4584      	cmp	ip, r0
 80096ec:	bf38      	it	cc
 80096ee:	2304      	movcc	r3, #4
 80096f0:	50ca      	str	r2, [r1, r3]
 80096f2:	b10a      	cbz	r2, 80096f8 <__lshift+0xa4>
 80096f4:	f108 0602 	add.w	r6, r8, #2
 80096f8:	3e01      	subs	r6, #1
 80096fa:	4638      	mov	r0, r7
 80096fc:	612e      	str	r6, [r5, #16]
 80096fe:	4621      	mov	r1, r4
 8009700:	f7ff fdd8 	bl	80092b4 <_Bfree>
 8009704:	4628      	mov	r0, r5
 8009706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800970a:	f842 0f04 	str.w	r0, [r2, #4]!
 800970e:	3301      	adds	r3, #1
 8009710:	e7c5      	b.n	800969e <__lshift+0x4a>
 8009712:	3904      	subs	r1, #4
 8009714:	f853 2b04 	ldr.w	r2, [r3], #4
 8009718:	f841 2f04 	str.w	r2, [r1, #4]!
 800971c:	459c      	cmp	ip, r3
 800971e:	d8f9      	bhi.n	8009714 <__lshift+0xc0>
 8009720:	e7ea      	b.n	80096f8 <__lshift+0xa4>
 8009722:	bf00      	nop
 8009724:	0800d450 	.word	0x0800d450
 8009728:	0800d461 	.word	0x0800d461

0800972c <__mcmp>:
 800972c:	b530      	push	{r4, r5, lr}
 800972e:	6902      	ldr	r2, [r0, #16]
 8009730:	690c      	ldr	r4, [r1, #16]
 8009732:	1b12      	subs	r2, r2, r4
 8009734:	d10e      	bne.n	8009754 <__mcmp+0x28>
 8009736:	f100 0314 	add.w	r3, r0, #20
 800973a:	3114      	adds	r1, #20
 800973c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009740:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009744:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009748:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800974c:	42a5      	cmp	r5, r4
 800974e:	d003      	beq.n	8009758 <__mcmp+0x2c>
 8009750:	d305      	bcc.n	800975e <__mcmp+0x32>
 8009752:	2201      	movs	r2, #1
 8009754:	4610      	mov	r0, r2
 8009756:	bd30      	pop	{r4, r5, pc}
 8009758:	4283      	cmp	r3, r0
 800975a:	d3f3      	bcc.n	8009744 <__mcmp+0x18>
 800975c:	e7fa      	b.n	8009754 <__mcmp+0x28>
 800975e:	f04f 32ff 	mov.w	r2, #4294967295
 8009762:	e7f7      	b.n	8009754 <__mcmp+0x28>

08009764 <__mdiff>:
 8009764:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009768:	460c      	mov	r4, r1
 800976a:	4606      	mov	r6, r0
 800976c:	4611      	mov	r1, r2
 800976e:	4620      	mov	r0, r4
 8009770:	4690      	mov	r8, r2
 8009772:	f7ff ffdb 	bl	800972c <__mcmp>
 8009776:	1e05      	subs	r5, r0, #0
 8009778:	d110      	bne.n	800979c <__mdiff+0x38>
 800977a:	4629      	mov	r1, r5
 800977c:	4630      	mov	r0, r6
 800977e:	f7ff fd59 	bl	8009234 <_Balloc>
 8009782:	b930      	cbnz	r0, 8009792 <__mdiff+0x2e>
 8009784:	4b3a      	ldr	r3, [pc, #232]	; (8009870 <__mdiff+0x10c>)
 8009786:	4602      	mov	r2, r0
 8009788:	f240 2137 	movw	r1, #567	; 0x237
 800978c:	4839      	ldr	r0, [pc, #228]	; (8009874 <__mdiff+0x110>)
 800978e:	f000 fad3 	bl	8009d38 <__assert_func>
 8009792:	2301      	movs	r3, #1
 8009794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009798:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979c:	bfa4      	itt	ge
 800979e:	4643      	movge	r3, r8
 80097a0:	46a0      	movge	r8, r4
 80097a2:	4630      	mov	r0, r6
 80097a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80097a8:	bfa6      	itte	ge
 80097aa:	461c      	movge	r4, r3
 80097ac:	2500      	movge	r5, #0
 80097ae:	2501      	movlt	r5, #1
 80097b0:	f7ff fd40 	bl	8009234 <_Balloc>
 80097b4:	b920      	cbnz	r0, 80097c0 <__mdiff+0x5c>
 80097b6:	4b2e      	ldr	r3, [pc, #184]	; (8009870 <__mdiff+0x10c>)
 80097b8:	4602      	mov	r2, r0
 80097ba:	f240 2145 	movw	r1, #581	; 0x245
 80097be:	e7e5      	b.n	800978c <__mdiff+0x28>
 80097c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80097c4:	6926      	ldr	r6, [r4, #16]
 80097c6:	60c5      	str	r5, [r0, #12]
 80097c8:	f104 0914 	add.w	r9, r4, #20
 80097cc:	f108 0514 	add.w	r5, r8, #20
 80097d0:	f100 0e14 	add.w	lr, r0, #20
 80097d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80097d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80097dc:	f108 0210 	add.w	r2, r8, #16
 80097e0:	46f2      	mov	sl, lr
 80097e2:	2100      	movs	r1, #0
 80097e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80097e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80097ec:	fa11 f88b 	uxtah	r8, r1, fp
 80097f0:	b299      	uxth	r1, r3
 80097f2:	0c1b      	lsrs	r3, r3, #16
 80097f4:	eba8 0801 	sub.w	r8, r8, r1
 80097f8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80097fc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009800:	fa1f f888 	uxth.w	r8, r8
 8009804:	1419      	asrs	r1, r3, #16
 8009806:	454e      	cmp	r6, r9
 8009808:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800980c:	f84a 3b04 	str.w	r3, [sl], #4
 8009810:	d8e8      	bhi.n	80097e4 <__mdiff+0x80>
 8009812:	1b33      	subs	r3, r6, r4
 8009814:	3b15      	subs	r3, #21
 8009816:	f023 0303 	bic.w	r3, r3, #3
 800981a:	3304      	adds	r3, #4
 800981c:	3415      	adds	r4, #21
 800981e:	42a6      	cmp	r6, r4
 8009820:	bf38      	it	cc
 8009822:	2304      	movcc	r3, #4
 8009824:	441d      	add	r5, r3
 8009826:	4473      	add	r3, lr
 8009828:	469e      	mov	lr, r3
 800982a:	462e      	mov	r6, r5
 800982c:	4566      	cmp	r6, ip
 800982e:	d30e      	bcc.n	800984e <__mdiff+0xea>
 8009830:	f10c 0203 	add.w	r2, ip, #3
 8009834:	1b52      	subs	r2, r2, r5
 8009836:	f022 0203 	bic.w	r2, r2, #3
 800983a:	3d03      	subs	r5, #3
 800983c:	45ac      	cmp	ip, r5
 800983e:	bf38      	it	cc
 8009840:	2200      	movcc	r2, #0
 8009842:	4413      	add	r3, r2
 8009844:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009848:	b17a      	cbz	r2, 800986a <__mdiff+0x106>
 800984a:	6107      	str	r7, [r0, #16]
 800984c:	e7a4      	b.n	8009798 <__mdiff+0x34>
 800984e:	f856 8b04 	ldr.w	r8, [r6], #4
 8009852:	fa11 f288 	uxtah	r2, r1, r8
 8009856:	1414      	asrs	r4, r2, #16
 8009858:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800985c:	b292      	uxth	r2, r2
 800985e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009862:	f84e 2b04 	str.w	r2, [lr], #4
 8009866:	1421      	asrs	r1, r4, #16
 8009868:	e7e0      	b.n	800982c <__mdiff+0xc8>
 800986a:	3f01      	subs	r7, #1
 800986c:	e7ea      	b.n	8009844 <__mdiff+0xe0>
 800986e:	bf00      	nop
 8009870:	0800d450 	.word	0x0800d450
 8009874:	0800d461 	.word	0x0800d461

08009878 <__d2b>:
 8009878:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800987c:	460f      	mov	r7, r1
 800987e:	2101      	movs	r1, #1
 8009880:	ec59 8b10 	vmov	r8, r9, d0
 8009884:	4616      	mov	r6, r2
 8009886:	f7ff fcd5 	bl	8009234 <_Balloc>
 800988a:	4604      	mov	r4, r0
 800988c:	b930      	cbnz	r0, 800989c <__d2b+0x24>
 800988e:	4602      	mov	r2, r0
 8009890:	4b24      	ldr	r3, [pc, #144]	; (8009924 <__d2b+0xac>)
 8009892:	4825      	ldr	r0, [pc, #148]	; (8009928 <__d2b+0xb0>)
 8009894:	f240 310f 	movw	r1, #783	; 0x30f
 8009898:	f000 fa4e 	bl	8009d38 <__assert_func>
 800989c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80098a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098a4:	bb2d      	cbnz	r5, 80098f2 <__d2b+0x7a>
 80098a6:	9301      	str	r3, [sp, #4]
 80098a8:	f1b8 0300 	subs.w	r3, r8, #0
 80098ac:	d026      	beq.n	80098fc <__d2b+0x84>
 80098ae:	4668      	mov	r0, sp
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	f7ff fd87 	bl	80093c4 <__lo0bits>
 80098b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80098ba:	b1e8      	cbz	r0, 80098f8 <__d2b+0x80>
 80098bc:	f1c0 0320 	rsb	r3, r0, #32
 80098c0:	fa02 f303 	lsl.w	r3, r2, r3
 80098c4:	430b      	orrs	r3, r1
 80098c6:	40c2      	lsrs	r2, r0
 80098c8:	6163      	str	r3, [r4, #20]
 80098ca:	9201      	str	r2, [sp, #4]
 80098cc:	9b01      	ldr	r3, [sp, #4]
 80098ce:	61a3      	str	r3, [r4, #24]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	bf14      	ite	ne
 80098d4:	2202      	movne	r2, #2
 80098d6:	2201      	moveq	r2, #1
 80098d8:	6122      	str	r2, [r4, #16]
 80098da:	b1bd      	cbz	r5, 800990c <__d2b+0x94>
 80098dc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80098e0:	4405      	add	r5, r0
 80098e2:	603d      	str	r5, [r7, #0]
 80098e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80098e8:	6030      	str	r0, [r6, #0]
 80098ea:	4620      	mov	r0, r4
 80098ec:	b003      	add	sp, #12
 80098ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098f6:	e7d6      	b.n	80098a6 <__d2b+0x2e>
 80098f8:	6161      	str	r1, [r4, #20]
 80098fa:	e7e7      	b.n	80098cc <__d2b+0x54>
 80098fc:	a801      	add	r0, sp, #4
 80098fe:	f7ff fd61 	bl	80093c4 <__lo0bits>
 8009902:	9b01      	ldr	r3, [sp, #4]
 8009904:	6163      	str	r3, [r4, #20]
 8009906:	3020      	adds	r0, #32
 8009908:	2201      	movs	r2, #1
 800990a:	e7e5      	b.n	80098d8 <__d2b+0x60>
 800990c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009910:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009914:	6038      	str	r0, [r7, #0]
 8009916:	6918      	ldr	r0, [r3, #16]
 8009918:	f7ff fd34 	bl	8009384 <__hi0bits>
 800991c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009920:	e7e2      	b.n	80098e8 <__d2b+0x70>
 8009922:	bf00      	nop
 8009924:	0800d450 	.word	0x0800d450
 8009928:	0800d461 	.word	0x0800d461

0800992c <__ssputs_r>:
 800992c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009930:	688e      	ldr	r6, [r1, #8]
 8009932:	461f      	mov	r7, r3
 8009934:	42be      	cmp	r6, r7
 8009936:	680b      	ldr	r3, [r1, #0]
 8009938:	4682      	mov	sl, r0
 800993a:	460c      	mov	r4, r1
 800993c:	4690      	mov	r8, r2
 800993e:	d82c      	bhi.n	800999a <__ssputs_r+0x6e>
 8009940:	898a      	ldrh	r2, [r1, #12]
 8009942:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009946:	d026      	beq.n	8009996 <__ssputs_r+0x6a>
 8009948:	6965      	ldr	r5, [r4, #20]
 800994a:	6909      	ldr	r1, [r1, #16]
 800994c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009950:	eba3 0901 	sub.w	r9, r3, r1
 8009954:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009958:	1c7b      	adds	r3, r7, #1
 800995a:	444b      	add	r3, r9
 800995c:	106d      	asrs	r5, r5, #1
 800995e:	429d      	cmp	r5, r3
 8009960:	bf38      	it	cc
 8009962:	461d      	movcc	r5, r3
 8009964:	0553      	lsls	r3, r2, #21
 8009966:	d527      	bpl.n	80099b8 <__ssputs_r+0x8c>
 8009968:	4629      	mov	r1, r5
 800996a:	f7fd fe87 	bl	800767c <_malloc_r>
 800996e:	4606      	mov	r6, r0
 8009970:	b360      	cbz	r0, 80099cc <__ssputs_r+0xa0>
 8009972:	6921      	ldr	r1, [r4, #16]
 8009974:	464a      	mov	r2, r9
 8009976:	f7fe fd87 	bl	8008488 <memcpy>
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009984:	81a3      	strh	r3, [r4, #12]
 8009986:	6126      	str	r6, [r4, #16]
 8009988:	6165      	str	r5, [r4, #20]
 800998a:	444e      	add	r6, r9
 800998c:	eba5 0509 	sub.w	r5, r5, r9
 8009990:	6026      	str	r6, [r4, #0]
 8009992:	60a5      	str	r5, [r4, #8]
 8009994:	463e      	mov	r6, r7
 8009996:	42be      	cmp	r6, r7
 8009998:	d900      	bls.n	800999c <__ssputs_r+0x70>
 800999a:	463e      	mov	r6, r7
 800999c:	6820      	ldr	r0, [r4, #0]
 800999e:	4632      	mov	r2, r6
 80099a0:	4641      	mov	r1, r8
 80099a2:	f7fe fc84 	bl	80082ae <memmove>
 80099a6:	68a3      	ldr	r3, [r4, #8]
 80099a8:	1b9b      	subs	r3, r3, r6
 80099aa:	60a3      	str	r3, [r4, #8]
 80099ac:	6823      	ldr	r3, [r4, #0]
 80099ae:	4433      	add	r3, r6
 80099b0:	6023      	str	r3, [r4, #0]
 80099b2:	2000      	movs	r0, #0
 80099b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099b8:	462a      	mov	r2, r5
 80099ba:	f000 fa03 	bl	8009dc4 <_realloc_r>
 80099be:	4606      	mov	r6, r0
 80099c0:	2800      	cmp	r0, #0
 80099c2:	d1e0      	bne.n	8009986 <__ssputs_r+0x5a>
 80099c4:	6921      	ldr	r1, [r4, #16]
 80099c6:	4650      	mov	r0, sl
 80099c8:	f7ff fbe8 	bl	800919c <_free_r>
 80099cc:	230c      	movs	r3, #12
 80099ce:	f8ca 3000 	str.w	r3, [sl]
 80099d2:	89a3      	ldrh	r3, [r4, #12]
 80099d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099d8:	81a3      	strh	r3, [r4, #12]
 80099da:	f04f 30ff 	mov.w	r0, #4294967295
 80099de:	e7e9      	b.n	80099b4 <__ssputs_r+0x88>

080099e0 <_svfiprintf_r>:
 80099e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e4:	4698      	mov	r8, r3
 80099e6:	898b      	ldrh	r3, [r1, #12]
 80099e8:	061b      	lsls	r3, r3, #24
 80099ea:	b09d      	sub	sp, #116	; 0x74
 80099ec:	4607      	mov	r7, r0
 80099ee:	460d      	mov	r5, r1
 80099f0:	4614      	mov	r4, r2
 80099f2:	d50e      	bpl.n	8009a12 <_svfiprintf_r+0x32>
 80099f4:	690b      	ldr	r3, [r1, #16]
 80099f6:	b963      	cbnz	r3, 8009a12 <_svfiprintf_r+0x32>
 80099f8:	2140      	movs	r1, #64	; 0x40
 80099fa:	f7fd fe3f 	bl	800767c <_malloc_r>
 80099fe:	6028      	str	r0, [r5, #0]
 8009a00:	6128      	str	r0, [r5, #16]
 8009a02:	b920      	cbnz	r0, 8009a0e <_svfiprintf_r+0x2e>
 8009a04:	230c      	movs	r3, #12
 8009a06:	603b      	str	r3, [r7, #0]
 8009a08:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0c:	e0d0      	b.n	8009bb0 <_svfiprintf_r+0x1d0>
 8009a0e:	2340      	movs	r3, #64	; 0x40
 8009a10:	616b      	str	r3, [r5, #20]
 8009a12:	2300      	movs	r3, #0
 8009a14:	9309      	str	r3, [sp, #36]	; 0x24
 8009a16:	2320      	movs	r3, #32
 8009a18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a20:	2330      	movs	r3, #48	; 0x30
 8009a22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009bc8 <_svfiprintf_r+0x1e8>
 8009a26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a2a:	f04f 0901 	mov.w	r9, #1
 8009a2e:	4623      	mov	r3, r4
 8009a30:	469a      	mov	sl, r3
 8009a32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a36:	b10a      	cbz	r2, 8009a3c <_svfiprintf_r+0x5c>
 8009a38:	2a25      	cmp	r2, #37	; 0x25
 8009a3a:	d1f9      	bne.n	8009a30 <_svfiprintf_r+0x50>
 8009a3c:	ebba 0b04 	subs.w	fp, sl, r4
 8009a40:	d00b      	beq.n	8009a5a <_svfiprintf_r+0x7a>
 8009a42:	465b      	mov	r3, fp
 8009a44:	4622      	mov	r2, r4
 8009a46:	4629      	mov	r1, r5
 8009a48:	4638      	mov	r0, r7
 8009a4a:	f7ff ff6f 	bl	800992c <__ssputs_r>
 8009a4e:	3001      	adds	r0, #1
 8009a50:	f000 80a9 	beq.w	8009ba6 <_svfiprintf_r+0x1c6>
 8009a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a56:	445a      	add	r2, fp
 8009a58:	9209      	str	r2, [sp, #36]	; 0x24
 8009a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f000 80a1 	beq.w	8009ba6 <_svfiprintf_r+0x1c6>
 8009a64:	2300      	movs	r3, #0
 8009a66:	f04f 32ff 	mov.w	r2, #4294967295
 8009a6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a6e:	f10a 0a01 	add.w	sl, sl, #1
 8009a72:	9304      	str	r3, [sp, #16]
 8009a74:	9307      	str	r3, [sp, #28]
 8009a76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a7a:	931a      	str	r3, [sp, #104]	; 0x68
 8009a7c:	4654      	mov	r4, sl
 8009a7e:	2205      	movs	r2, #5
 8009a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a84:	4850      	ldr	r0, [pc, #320]	; (8009bc8 <_svfiprintf_r+0x1e8>)
 8009a86:	f7f6 fba3 	bl	80001d0 <memchr>
 8009a8a:	9a04      	ldr	r2, [sp, #16]
 8009a8c:	b9d8      	cbnz	r0, 8009ac6 <_svfiprintf_r+0xe6>
 8009a8e:	06d0      	lsls	r0, r2, #27
 8009a90:	bf44      	itt	mi
 8009a92:	2320      	movmi	r3, #32
 8009a94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a98:	0711      	lsls	r1, r2, #28
 8009a9a:	bf44      	itt	mi
 8009a9c:	232b      	movmi	r3, #43	; 0x2b
 8009a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8009aa6:	2b2a      	cmp	r3, #42	; 0x2a
 8009aa8:	d015      	beq.n	8009ad6 <_svfiprintf_r+0xf6>
 8009aaa:	9a07      	ldr	r2, [sp, #28]
 8009aac:	4654      	mov	r4, sl
 8009aae:	2000      	movs	r0, #0
 8009ab0:	f04f 0c0a 	mov.w	ip, #10
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009aba:	3b30      	subs	r3, #48	; 0x30
 8009abc:	2b09      	cmp	r3, #9
 8009abe:	d94d      	bls.n	8009b5c <_svfiprintf_r+0x17c>
 8009ac0:	b1b0      	cbz	r0, 8009af0 <_svfiprintf_r+0x110>
 8009ac2:	9207      	str	r2, [sp, #28]
 8009ac4:	e014      	b.n	8009af0 <_svfiprintf_r+0x110>
 8009ac6:	eba0 0308 	sub.w	r3, r0, r8
 8009aca:	fa09 f303 	lsl.w	r3, r9, r3
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	46a2      	mov	sl, r4
 8009ad4:	e7d2      	b.n	8009a7c <_svfiprintf_r+0x9c>
 8009ad6:	9b03      	ldr	r3, [sp, #12]
 8009ad8:	1d19      	adds	r1, r3, #4
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	9103      	str	r1, [sp, #12]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	bfbb      	ittet	lt
 8009ae2:	425b      	neglt	r3, r3
 8009ae4:	f042 0202 	orrlt.w	r2, r2, #2
 8009ae8:	9307      	strge	r3, [sp, #28]
 8009aea:	9307      	strlt	r3, [sp, #28]
 8009aec:	bfb8      	it	lt
 8009aee:	9204      	strlt	r2, [sp, #16]
 8009af0:	7823      	ldrb	r3, [r4, #0]
 8009af2:	2b2e      	cmp	r3, #46	; 0x2e
 8009af4:	d10c      	bne.n	8009b10 <_svfiprintf_r+0x130>
 8009af6:	7863      	ldrb	r3, [r4, #1]
 8009af8:	2b2a      	cmp	r3, #42	; 0x2a
 8009afa:	d134      	bne.n	8009b66 <_svfiprintf_r+0x186>
 8009afc:	9b03      	ldr	r3, [sp, #12]
 8009afe:	1d1a      	adds	r2, r3, #4
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	9203      	str	r2, [sp, #12]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	bfb8      	it	lt
 8009b08:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b0c:	3402      	adds	r4, #2
 8009b0e:	9305      	str	r3, [sp, #20]
 8009b10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009bd8 <_svfiprintf_r+0x1f8>
 8009b14:	7821      	ldrb	r1, [r4, #0]
 8009b16:	2203      	movs	r2, #3
 8009b18:	4650      	mov	r0, sl
 8009b1a:	f7f6 fb59 	bl	80001d0 <memchr>
 8009b1e:	b138      	cbz	r0, 8009b30 <_svfiprintf_r+0x150>
 8009b20:	9b04      	ldr	r3, [sp, #16]
 8009b22:	eba0 000a 	sub.w	r0, r0, sl
 8009b26:	2240      	movs	r2, #64	; 0x40
 8009b28:	4082      	lsls	r2, r0
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	3401      	adds	r4, #1
 8009b2e:	9304      	str	r3, [sp, #16]
 8009b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b34:	4825      	ldr	r0, [pc, #148]	; (8009bcc <_svfiprintf_r+0x1ec>)
 8009b36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b3a:	2206      	movs	r2, #6
 8009b3c:	f7f6 fb48 	bl	80001d0 <memchr>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	d038      	beq.n	8009bb6 <_svfiprintf_r+0x1d6>
 8009b44:	4b22      	ldr	r3, [pc, #136]	; (8009bd0 <_svfiprintf_r+0x1f0>)
 8009b46:	bb1b      	cbnz	r3, 8009b90 <_svfiprintf_r+0x1b0>
 8009b48:	9b03      	ldr	r3, [sp, #12]
 8009b4a:	3307      	adds	r3, #7
 8009b4c:	f023 0307 	bic.w	r3, r3, #7
 8009b50:	3308      	adds	r3, #8
 8009b52:	9303      	str	r3, [sp, #12]
 8009b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b56:	4433      	add	r3, r6
 8009b58:	9309      	str	r3, [sp, #36]	; 0x24
 8009b5a:	e768      	b.n	8009a2e <_svfiprintf_r+0x4e>
 8009b5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b60:	460c      	mov	r4, r1
 8009b62:	2001      	movs	r0, #1
 8009b64:	e7a6      	b.n	8009ab4 <_svfiprintf_r+0xd4>
 8009b66:	2300      	movs	r3, #0
 8009b68:	3401      	adds	r4, #1
 8009b6a:	9305      	str	r3, [sp, #20]
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	f04f 0c0a 	mov.w	ip, #10
 8009b72:	4620      	mov	r0, r4
 8009b74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b78:	3a30      	subs	r2, #48	; 0x30
 8009b7a:	2a09      	cmp	r2, #9
 8009b7c:	d903      	bls.n	8009b86 <_svfiprintf_r+0x1a6>
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d0c6      	beq.n	8009b10 <_svfiprintf_r+0x130>
 8009b82:	9105      	str	r1, [sp, #20]
 8009b84:	e7c4      	b.n	8009b10 <_svfiprintf_r+0x130>
 8009b86:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b8a:	4604      	mov	r4, r0
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e7f0      	b.n	8009b72 <_svfiprintf_r+0x192>
 8009b90:	ab03      	add	r3, sp, #12
 8009b92:	9300      	str	r3, [sp, #0]
 8009b94:	462a      	mov	r2, r5
 8009b96:	4b0f      	ldr	r3, [pc, #60]	; (8009bd4 <_svfiprintf_r+0x1f4>)
 8009b98:	a904      	add	r1, sp, #16
 8009b9a:	4638      	mov	r0, r7
 8009b9c:	f7fd fe9a 	bl	80078d4 <_printf_float>
 8009ba0:	1c42      	adds	r2, r0, #1
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	d1d6      	bne.n	8009b54 <_svfiprintf_r+0x174>
 8009ba6:	89ab      	ldrh	r3, [r5, #12]
 8009ba8:	065b      	lsls	r3, r3, #25
 8009baa:	f53f af2d 	bmi.w	8009a08 <_svfiprintf_r+0x28>
 8009bae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bb0:	b01d      	add	sp, #116	; 0x74
 8009bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bb6:	ab03      	add	r3, sp, #12
 8009bb8:	9300      	str	r3, [sp, #0]
 8009bba:	462a      	mov	r2, r5
 8009bbc:	4b05      	ldr	r3, [pc, #20]	; (8009bd4 <_svfiprintf_r+0x1f4>)
 8009bbe:	a904      	add	r1, sp, #16
 8009bc0:	4638      	mov	r0, r7
 8009bc2:	f7fe f92b 	bl	8007e1c <_printf_i>
 8009bc6:	e7eb      	b.n	8009ba0 <_svfiprintf_r+0x1c0>
 8009bc8:	0800d5bc 	.word	0x0800d5bc
 8009bcc:	0800d5c6 	.word	0x0800d5c6
 8009bd0:	080078d5 	.word	0x080078d5
 8009bd4:	0800992d 	.word	0x0800992d
 8009bd8:	0800d5c2 	.word	0x0800d5c2

08009bdc <__sflush_r>:
 8009bdc:	898a      	ldrh	r2, [r1, #12]
 8009bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009be2:	4605      	mov	r5, r0
 8009be4:	0710      	lsls	r0, r2, #28
 8009be6:	460c      	mov	r4, r1
 8009be8:	d458      	bmi.n	8009c9c <__sflush_r+0xc0>
 8009bea:	684b      	ldr	r3, [r1, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	dc05      	bgt.n	8009bfc <__sflush_r+0x20>
 8009bf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	dc02      	bgt.n	8009bfc <__sflush_r+0x20>
 8009bf6:	2000      	movs	r0, #0
 8009bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bfe:	2e00      	cmp	r6, #0
 8009c00:	d0f9      	beq.n	8009bf6 <__sflush_r+0x1a>
 8009c02:	2300      	movs	r3, #0
 8009c04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c08:	682f      	ldr	r7, [r5, #0]
 8009c0a:	6a21      	ldr	r1, [r4, #32]
 8009c0c:	602b      	str	r3, [r5, #0]
 8009c0e:	d032      	beq.n	8009c76 <__sflush_r+0x9a>
 8009c10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c12:	89a3      	ldrh	r3, [r4, #12]
 8009c14:	075a      	lsls	r2, r3, #29
 8009c16:	d505      	bpl.n	8009c24 <__sflush_r+0x48>
 8009c18:	6863      	ldr	r3, [r4, #4]
 8009c1a:	1ac0      	subs	r0, r0, r3
 8009c1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c1e:	b10b      	cbz	r3, 8009c24 <__sflush_r+0x48>
 8009c20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c22:	1ac0      	subs	r0, r0, r3
 8009c24:	2300      	movs	r3, #0
 8009c26:	4602      	mov	r2, r0
 8009c28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c2a:	6a21      	ldr	r1, [r4, #32]
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	47b0      	blx	r6
 8009c30:	1c43      	adds	r3, r0, #1
 8009c32:	89a3      	ldrh	r3, [r4, #12]
 8009c34:	d106      	bne.n	8009c44 <__sflush_r+0x68>
 8009c36:	6829      	ldr	r1, [r5, #0]
 8009c38:	291d      	cmp	r1, #29
 8009c3a:	d82b      	bhi.n	8009c94 <__sflush_r+0xb8>
 8009c3c:	4a29      	ldr	r2, [pc, #164]	; (8009ce4 <__sflush_r+0x108>)
 8009c3e:	410a      	asrs	r2, r1
 8009c40:	07d6      	lsls	r6, r2, #31
 8009c42:	d427      	bmi.n	8009c94 <__sflush_r+0xb8>
 8009c44:	2200      	movs	r2, #0
 8009c46:	6062      	str	r2, [r4, #4]
 8009c48:	04d9      	lsls	r1, r3, #19
 8009c4a:	6922      	ldr	r2, [r4, #16]
 8009c4c:	6022      	str	r2, [r4, #0]
 8009c4e:	d504      	bpl.n	8009c5a <__sflush_r+0x7e>
 8009c50:	1c42      	adds	r2, r0, #1
 8009c52:	d101      	bne.n	8009c58 <__sflush_r+0x7c>
 8009c54:	682b      	ldr	r3, [r5, #0]
 8009c56:	b903      	cbnz	r3, 8009c5a <__sflush_r+0x7e>
 8009c58:	6560      	str	r0, [r4, #84]	; 0x54
 8009c5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c5c:	602f      	str	r7, [r5, #0]
 8009c5e:	2900      	cmp	r1, #0
 8009c60:	d0c9      	beq.n	8009bf6 <__sflush_r+0x1a>
 8009c62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c66:	4299      	cmp	r1, r3
 8009c68:	d002      	beq.n	8009c70 <__sflush_r+0x94>
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	f7ff fa96 	bl	800919c <_free_r>
 8009c70:	2000      	movs	r0, #0
 8009c72:	6360      	str	r0, [r4, #52]	; 0x34
 8009c74:	e7c0      	b.n	8009bf8 <__sflush_r+0x1c>
 8009c76:	2301      	movs	r3, #1
 8009c78:	4628      	mov	r0, r5
 8009c7a:	47b0      	blx	r6
 8009c7c:	1c41      	adds	r1, r0, #1
 8009c7e:	d1c8      	bne.n	8009c12 <__sflush_r+0x36>
 8009c80:	682b      	ldr	r3, [r5, #0]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d0c5      	beq.n	8009c12 <__sflush_r+0x36>
 8009c86:	2b1d      	cmp	r3, #29
 8009c88:	d001      	beq.n	8009c8e <__sflush_r+0xb2>
 8009c8a:	2b16      	cmp	r3, #22
 8009c8c:	d101      	bne.n	8009c92 <__sflush_r+0xb6>
 8009c8e:	602f      	str	r7, [r5, #0]
 8009c90:	e7b1      	b.n	8009bf6 <__sflush_r+0x1a>
 8009c92:	89a3      	ldrh	r3, [r4, #12]
 8009c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c98:	81a3      	strh	r3, [r4, #12]
 8009c9a:	e7ad      	b.n	8009bf8 <__sflush_r+0x1c>
 8009c9c:	690f      	ldr	r7, [r1, #16]
 8009c9e:	2f00      	cmp	r7, #0
 8009ca0:	d0a9      	beq.n	8009bf6 <__sflush_r+0x1a>
 8009ca2:	0793      	lsls	r3, r2, #30
 8009ca4:	680e      	ldr	r6, [r1, #0]
 8009ca6:	bf08      	it	eq
 8009ca8:	694b      	ldreq	r3, [r1, #20]
 8009caa:	600f      	str	r7, [r1, #0]
 8009cac:	bf18      	it	ne
 8009cae:	2300      	movne	r3, #0
 8009cb0:	eba6 0807 	sub.w	r8, r6, r7
 8009cb4:	608b      	str	r3, [r1, #8]
 8009cb6:	f1b8 0f00 	cmp.w	r8, #0
 8009cba:	dd9c      	ble.n	8009bf6 <__sflush_r+0x1a>
 8009cbc:	6a21      	ldr	r1, [r4, #32]
 8009cbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009cc0:	4643      	mov	r3, r8
 8009cc2:	463a      	mov	r2, r7
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	47b0      	blx	r6
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	dc06      	bgt.n	8009cda <__sflush_r+0xfe>
 8009ccc:	89a3      	ldrh	r3, [r4, #12]
 8009cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cd2:	81a3      	strh	r3, [r4, #12]
 8009cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd8:	e78e      	b.n	8009bf8 <__sflush_r+0x1c>
 8009cda:	4407      	add	r7, r0
 8009cdc:	eba8 0800 	sub.w	r8, r8, r0
 8009ce0:	e7e9      	b.n	8009cb6 <__sflush_r+0xda>
 8009ce2:	bf00      	nop
 8009ce4:	dfbffffe 	.word	0xdfbffffe

08009ce8 <_fflush_r>:
 8009ce8:	b538      	push	{r3, r4, r5, lr}
 8009cea:	690b      	ldr	r3, [r1, #16]
 8009cec:	4605      	mov	r5, r0
 8009cee:	460c      	mov	r4, r1
 8009cf0:	b913      	cbnz	r3, 8009cf8 <_fflush_r+0x10>
 8009cf2:	2500      	movs	r5, #0
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	bd38      	pop	{r3, r4, r5, pc}
 8009cf8:	b118      	cbz	r0, 8009d02 <_fflush_r+0x1a>
 8009cfa:	6a03      	ldr	r3, [r0, #32]
 8009cfc:	b90b      	cbnz	r3, 8009d02 <_fflush_r+0x1a>
 8009cfe:	f7fe fa29 	bl	8008154 <__sinit>
 8009d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d0f3      	beq.n	8009cf2 <_fflush_r+0xa>
 8009d0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d0c:	07d0      	lsls	r0, r2, #31
 8009d0e:	d404      	bmi.n	8009d1a <_fflush_r+0x32>
 8009d10:	0599      	lsls	r1, r3, #22
 8009d12:	d402      	bmi.n	8009d1a <_fflush_r+0x32>
 8009d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d16:	f7fe fbb5 	bl	8008484 <__retarget_lock_acquire_recursive>
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	f7ff ff5d 	bl	8009bdc <__sflush_r>
 8009d22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d24:	07da      	lsls	r2, r3, #31
 8009d26:	4605      	mov	r5, r0
 8009d28:	d4e4      	bmi.n	8009cf4 <_fflush_r+0xc>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	059b      	lsls	r3, r3, #22
 8009d2e:	d4e1      	bmi.n	8009cf4 <_fflush_r+0xc>
 8009d30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d32:	f7fe fba8 	bl	8008486 <__retarget_lock_release_recursive>
 8009d36:	e7dd      	b.n	8009cf4 <_fflush_r+0xc>

08009d38 <__assert_func>:
 8009d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d3a:	4614      	mov	r4, r2
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4b09      	ldr	r3, [pc, #36]	; (8009d64 <__assert_func+0x2c>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4605      	mov	r5, r0
 8009d44:	68d8      	ldr	r0, [r3, #12]
 8009d46:	b14c      	cbz	r4, 8009d5c <__assert_func+0x24>
 8009d48:	4b07      	ldr	r3, [pc, #28]	; (8009d68 <__assert_func+0x30>)
 8009d4a:	9100      	str	r1, [sp, #0]
 8009d4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d50:	4906      	ldr	r1, [pc, #24]	; (8009d6c <__assert_func+0x34>)
 8009d52:	462b      	mov	r3, r5
 8009d54:	f000 f872 	bl	8009e3c <fiprintf>
 8009d58:	f7fd fc60 	bl	800761c <abort>
 8009d5c:	4b04      	ldr	r3, [pc, #16]	; (8009d70 <__assert_func+0x38>)
 8009d5e:	461c      	mov	r4, r3
 8009d60:	e7f3      	b.n	8009d4a <__assert_func+0x12>
 8009d62:	bf00      	nop
 8009d64:	200000b4 	.word	0x200000b4
 8009d68:	0800d5d7 	.word	0x0800d5d7
 8009d6c:	0800d5e4 	.word	0x0800d5e4
 8009d70:	0800d612 	.word	0x0800d612

08009d74 <_calloc_r>:
 8009d74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d76:	fba1 2402 	umull	r2, r4, r1, r2
 8009d7a:	b94c      	cbnz	r4, 8009d90 <_calloc_r+0x1c>
 8009d7c:	4611      	mov	r1, r2
 8009d7e:	9201      	str	r2, [sp, #4]
 8009d80:	f7fd fc7c 	bl	800767c <_malloc_r>
 8009d84:	9a01      	ldr	r2, [sp, #4]
 8009d86:	4605      	mov	r5, r0
 8009d88:	b930      	cbnz	r0, 8009d98 <_calloc_r+0x24>
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	b003      	add	sp, #12
 8009d8e:	bd30      	pop	{r4, r5, pc}
 8009d90:	220c      	movs	r2, #12
 8009d92:	6002      	str	r2, [r0, #0]
 8009d94:	2500      	movs	r5, #0
 8009d96:	e7f8      	b.n	8009d8a <_calloc_r+0x16>
 8009d98:	4621      	mov	r1, r4
 8009d9a:	f7fe faa2 	bl	80082e2 <memset>
 8009d9e:	e7f4      	b.n	8009d8a <_calloc_r+0x16>

08009da0 <__ascii_mbtowc>:
 8009da0:	b082      	sub	sp, #8
 8009da2:	b901      	cbnz	r1, 8009da6 <__ascii_mbtowc+0x6>
 8009da4:	a901      	add	r1, sp, #4
 8009da6:	b142      	cbz	r2, 8009dba <__ascii_mbtowc+0x1a>
 8009da8:	b14b      	cbz	r3, 8009dbe <__ascii_mbtowc+0x1e>
 8009daa:	7813      	ldrb	r3, [r2, #0]
 8009dac:	600b      	str	r3, [r1, #0]
 8009dae:	7812      	ldrb	r2, [r2, #0]
 8009db0:	1e10      	subs	r0, r2, #0
 8009db2:	bf18      	it	ne
 8009db4:	2001      	movne	r0, #1
 8009db6:	b002      	add	sp, #8
 8009db8:	4770      	bx	lr
 8009dba:	4610      	mov	r0, r2
 8009dbc:	e7fb      	b.n	8009db6 <__ascii_mbtowc+0x16>
 8009dbe:	f06f 0001 	mvn.w	r0, #1
 8009dc2:	e7f8      	b.n	8009db6 <__ascii_mbtowc+0x16>

08009dc4 <_realloc_r>:
 8009dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dc8:	4680      	mov	r8, r0
 8009dca:	4614      	mov	r4, r2
 8009dcc:	460e      	mov	r6, r1
 8009dce:	b921      	cbnz	r1, 8009dda <_realloc_r+0x16>
 8009dd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dd4:	4611      	mov	r1, r2
 8009dd6:	f7fd bc51 	b.w	800767c <_malloc_r>
 8009dda:	b92a      	cbnz	r2, 8009de8 <_realloc_r+0x24>
 8009ddc:	f7ff f9de 	bl	800919c <_free_r>
 8009de0:	4625      	mov	r5, r4
 8009de2:	4628      	mov	r0, r5
 8009de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009de8:	f000 f83a 	bl	8009e60 <_malloc_usable_size_r>
 8009dec:	4284      	cmp	r4, r0
 8009dee:	4607      	mov	r7, r0
 8009df0:	d802      	bhi.n	8009df8 <_realloc_r+0x34>
 8009df2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009df6:	d812      	bhi.n	8009e1e <_realloc_r+0x5a>
 8009df8:	4621      	mov	r1, r4
 8009dfa:	4640      	mov	r0, r8
 8009dfc:	f7fd fc3e 	bl	800767c <_malloc_r>
 8009e00:	4605      	mov	r5, r0
 8009e02:	2800      	cmp	r0, #0
 8009e04:	d0ed      	beq.n	8009de2 <_realloc_r+0x1e>
 8009e06:	42bc      	cmp	r4, r7
 8009e08:	4622      	mov	r2, r4
 8009e0a:	4631      	mov	r1, r6
 8009e0c:	bf28      	it	cs
 8009e0e:	463a      	movcs	r2, r7
 8009e10:	f7fe fb3a 	bl	8008488 <memcpy>
 8009e14:	4631      	mov	r1, r6
 8009e16:	4640      	mov	r0, r8
 8009e18:	f7ff f9c0 	bl	800919c <_free_r>
 8009e1c:	e7e1      	b.n	8009de2 <_realloc_r+0x1e>
 8009e1e:	4635      	mov	r5, r6
 8009e20:	e7df      	b.n	8009de2 <_realloc_r+0x1e>

08009e22 <__ascii_wctomb>:
 8009e22:	b149      	cbz	r1, 8009e38 <__ascii_wctomb+0x16>
 8009e24:	2aff      	cmp	r2, #255	; 0xff
 8009e26:	bf85      	ittet	hi
 8009e28:	238a      	movhi	r3, #138	; 0x8a
 8009e2a:	6003      	strhi	r3, [r0, #0]
 8009e2c:	700a      	strbls	r2, [r1, #0]
 8009e2e:	f04f 30ff 	movhi.w	r0, #4294967295
 8009e32:	bf98      	it	ls
 8009e34:	2001      	movls	r0, #1
 8009e36:	4770      	bx	lr
 8009e38:	4608      	mov	r0, r1
 8009e3a:	4770      	bx	lr

08009e3c <fiprintf>:
 8009e3c:	b40e      	push	{r1, r2, r3}
 8009e3e:	b503      	push	{r0, r1, lr}
 8009e40:	4601      	mov	r1, r0
 8009e42:	ab03      	add	r3, sp, #12
 8009e44:	4805      	ldr	r0, [pc, #20]	; (8009e5c <fiprintf+0x20>)
 8009e46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e4a:	6800      	ldr	r0, [r0, #0]
 8009e4c:	9301      	str	r3, [sp, #4]
 8009e4e:	f000 f839 	bl	8009ec4 <_vfiprintf_r>
 8009e52:	b002      	add	sp, #8
 8009e54:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e58:	b003      	add	sp, #12
 8009e5a:	4770      	bx	lr
 8009e5c:	200000b4 	.word	0x200000b4

08009e60 <_malloc_usable_size_r>:
 8009e60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e64:	1f18      	subs	r0, r3, #4
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	bfbc      	itt	lt
 8009e6a:	580b      	ldrlt	r3, [r1, r0]
 8009e6c:	18c0      	addlt	r0, r0, r3
 8009e6e:	4770      	bx	lr

08009e70 <__sfputc_r>:
 8009e70:	6893      	ldr	r3, [r2, #8]
 8009e72:	3b01      	subs	r3, #1
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	b410      	push	{r4}
 8009e78:	6093      	str	r3, [r2, #8]
 8009e7a:	da08      	bge.n	8009e8e <__sfputc_r+0x1e>
 8009e7c:	6994      	ldr	r4, [r2, #24]
 8009e7e:	42a3      	cmp	r3, r4
 8009e80:	db01      	blt.n	8009e86 <__sfputc_r+0x16>
 8009e82:	290a      	cmp	r1, #10
 8009e84:	d103      	bne.n	8009e8e <__sfputc_r+0x1e>
 8009e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e8a:	f000 b935 	b.w	800a0f8 <__swbuf_r>
 8009e8e:	6813      	ldr	r3, [r2, #0]
 8009e90:	1c58      	adds	r0, r3, #1
 8009e92:	6010      	str	r0, [r2, #0]
 8009e94:	7019      	strb	r1, [r3, #0]
 8009e96:	4608      	mov	r0, r1
 8009e98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <__sfputs_r>:
 8009e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ea0:	4606      	mov	r6, r0
 8009ea2:	460f      	mov	r7, r1
 8009ea4:	4614      	mov	r4, r2
 8009ea6:	18d5      	adds	r5, r2, r3
 8009ea8:	42ac      	cmp	r4, r5
 8009eaa:	d101      	bne.n	8009eb0 <__sfputs_r+0x12>
 8009eac:	2000      	movs	r0, #0
 8009eae:	e007      	b.n	8009ec0 <__sfputs_r+0x22>
 8009eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb4:	463a      	mov	r2, r7
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	f7ff ffda 	bl	8009e70 <__sfputc_r>
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	d1f3      	bne.n	8009ea8 <__sfputs_r+0xa>
 8009ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ec4 <_vfiprintf_r>:
 8009ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	460d      	mov	r5, r1
 8009eca:	b09d      	sub	sp, #116	; 0x74
 8009ecc:	4614      	mov	r4, r2
 8009ece:	4698      	mov	r8, r3
 8009ed0:	4606      	mov	r6, r0
 8009ed2:	b118      	cbz	r0, 8009edc <_vfiprintf_r+0x18>
 8009ed4:	6a03      	ldr	r3, [r0, #32]
 8009ed6:	b90b      	cbnz	r3, 8009edc <_vfiprintf_r+0x18>
 8009ed8:	f7fe f93c 	bl	8008154 <__sinit>
 8009edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ede:	07d9      	lsls	r1, r3, #31
 8009ee0:	d405      	bmi.n	8009eee <_vfiprintf_r+0x2a>
 8009ee2:	89ab      	ldrh	r3, [r5, #12]
 8009ee4:	059a      	lsls	r2, r3, #22
 8009ee6:	d402      	bmi.n	8009eee <_vfiprintf_r+0x2a>
 8009ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009eea:	f7fe facb 	bl	8008484 <__retarget_lock_acquire_recursive>
 8009eee:	89ab      	ldrh	r3, [r5, #12]
 8009ef0:	071b      	lsls	r3, r3, #28
 8009ef2:	d501      	bpl.n	8009ef8 <_vfiprintf_r+0x34>
 8009ef4:	692b      	ldr	r3, [r5, #16]
 8009ef6:	b99b      	cbnz	r3, 8009f20 <_vfiprintf_r+0x5c>
 8009ef8:	4629      	mov	r1, r5
 8009efa:	4630      	mov	r0, r6
 8009efc:	f000 f93a 	bl	800a174 <__swsetup_r>
 8009f00:	b170      	cbz	r0, 8009f20 <_vfiprintf_r+0x5c>
 8009f02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f04:	07dc      	lsls	r4, r3, #31
 8009f06:	d504      	bpl.n	8009f12 <_vfiprintf_r+0x4e>
 8009f08:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0c:	b01d      	add	sp, #116	; 0x74
 8009f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f12:	89ab      	ldrh	r3, [r5, #12]
 8009f14:	0598      	lsls	r0, r3, #22
 8009f16:	d4f7      	bmi.n	8009f08 <_vfiprintf_r+0x44>
 8009f18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f1a:	f7fe fab4 	bl	8008486 <__retarget_lock_release_recursive>
 8009f1e:	e7f3      	b.n	8009f08 <_vfiprintf_r+0x44>
 8009f20:	2300      	movs	r3, #0
 8009f22:	9309      	str	r3, [sp, #36]	; 0x24
 8009f24:	2320      	movs	r3, #32
 8009f26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f2e:	2330      	movs	r3, #48	; 0x30
 8009f30:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a0e4 <_vfiprintf_r+0x220>
 8009f34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f38:	f04f 0901 	mov.w	r9, #1
 8009f3c:	4623      	mov	r3, r4
 8009f3e:	469a      	mov	sl, r3
 8009f40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f44:	b10a      	cbz	r2, 8009f4a <_vfiprintf_r+0x86>
 8009f46:	2a25      	cmp	r2, #37	; 0x25
 8009f48:	d1f9      	bne.n	8009f3e <_vfiprintf_r+0x7a>
 8009f4a:	ebba 0b04 	subs.w	fp, sl, r4
 8009f4e:	d00b      	beq.n	8009f68 <_vfiprintf_r+0xa4>
 8009f50:	465b      	mov	r3, fp
 8009f52:	4622      	mov	r2, r4
 8009f54:	4629      	mov	r1, r5
 8009f56:	4630      	mov	r0, r6
 8009f58:	f7ff ffa1 	bl	8009e9e <__sfputs_r>
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	f000 80a9 	beq.w	800a0b4 <_vfiprintf_r+0x1f0>
 8009f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f64:	445a      	add	r2, fp
 8009f66:	9209      	str	r2, [sp, #36]	; 0x24
 8009f68:	f89a 3000 	ldrb.w	r3, [sl]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	f000 80a1 	beq.w	800a0b4 <_vfiprintf_r+0x1f0>
 8009f72:	2300      	movs	r3, #0
 8009f74:	f04f 32ff 	mov.w	r2, #4294967295
 8009f78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f7c:	f10a 0a01 	add.w	sl, sl, #1
 8009f80:	9304      	str	r3, [sp, #16]
 8009f82:	9307      	str	r3, [sp, #28]
 8009f84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f88:	931a      	str	r3, [sp, #104]	; 0x68
 8009f8a:	4654      	mov	r4, sl
 8009f8c:	2205      	movs	r2, #5
 8009f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f92:	4854      	ldr	r0, [pc, #336]	; (800a0e4 <_vfiprintf_r+0x220>)
 8009f94:	f7f6 f91c 	bl	80001d0 <memchr>
 8009f98:	9a04      	ldr	r2, [sp, #16]
 8009f9a:	b9d8      	cbnz	r0, 8009fd4 <_vfiprintf_r+0x110>
 8009f9c:	06d1      	lsls	r1, r2, #27
 8009f9e:	bf44      	itt	mi
 8009fa0:	2320      	movmi	r3, #32
 8009fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fa6:	0713      	lsls	r3, r2, #28
 8009fa8:	bf44      	itt	mi
 8009faa:	232b      	movmi	r3, #43	; 0x2b
 8009fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8009fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8009fb6:	d015      	beq.n	8009fe4 <_vfiprintf_r+0x120>
 8009fb8:	9a07      	ldr	r2, [sp, #28]
 8009fba:	4654      	mov	r4, sl
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	f04f 0c0a 	mov.w	ip, #10
 8009fc2:	4621      	mov	r1, r4
 8009fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fc8:	3b30      	subs	r3, #48	; 0x30
 8009fca:	2b09      	cmp	r3, #9
 8009fcc:	d94d      	bls.n	800a06a <_vfiprintf_r+0x1a6>
 8009fce:	b1b0      	cbz	r0, 8009ffe <_vfiprintf_r+0x13a>
 8009fd0:	9207      	str	r2, [sp, #28]
 8009fd2:	e014      	b.n	8009ffe <_vfiprintf_r+0x13a>
 8009fd4:	eba0 0308 	sub.w	r3, r0, r8
 8009fd8:	fa09 f303 	lsl.w	r3, r9, r3
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	9304      	str	r3, [sp, #16]
 8009fe0:	46a2      	mov	sl, r4
 8009fe2:	e7d2      	b.n	8009f8a <_vfiprintf_r+0xc6>
 8009fe4:	9b03      	ldr	r3, [sp, #12]
 8009fe6:	1d19      	adds	r1, r3, #4
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	9103      	str	r1, [sp, #12]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	bfbb      	ittet	lt
 8009ff0:	425b      	neglt	r3, r3
 8009ff2:	f042 0202 	orrlt.w	r2, r2, #2
 8009ff6:	9307      	strge	r3, [sp, #28]
 8009ff8:	9307      	strlt	r3, [sp, #28]
 8009ffa:	bfb8      	it	lt
 8009ffc:	9204      	strlt	r2, [sp, #16]
 8009ffe:	7823      	ldrb	r3, [r4, #0]
 800a000:	2b2e      	cmp	r3, #46	; 0x2e
 800a002:	d10c      	bne.n	800a01e <_vfiprintf_r+0x15a>
 800a004:	7863      	ldrb	r3, [r4, #1]
 800a006:	2b2a      	cmp	r3, #42	; 0x2a
 800a008:	d134      	bne.n	800a074 <_vfiprintf_r+0x1b0>
 800a00a:	9b03      	ldr	r3, [sp, #12]
 800a00c:	1d1a      	adds	r2, r3, #4
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	9203      	str	r2, [sp, #12]
 800a012:	2b00      	cmp	r3, #0
 800a014:	bfb8      	it	lt
 800a016:	f04f 33ff 	movlt.w	r3, #4294967295
 800a01a:	3402      	adds	r4, #2
 800a01c:	9305      	str	r3, [sp, #20]
 800a01e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a0f4 <_vfiprintf_r+0x230>
 800a022:	7821      	ldrb	r1, [r4, #0]
 800a024:	2203      	movs	r2, #3
 800a026:	4650      	mov	r0, sl
 800a028:	f7f6 f8d2 	bl	80001d0 <memchr>
 800a02c:	b138      	cbz	r0, 800a03e <_vfiprintf_r+0x17a>
 800a02e:	9b04      	ldr	r3, [sp, #16]
 800a030:	eba0 000a 	sub.w	r0, r0, sl
 800a034:	2240      	movs	r2, #64	; 0x40
 800a036:	4082      	lsls	r2, r0
 800a038:	4313      	orrs	r3, r2
 800a03a:	3401      	adds	r4, #1
 800a03c:	9304      	str	r3, [sp, #16]
 800a03e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a042:	4829      	ldr	r0, [pc, #164]	; (800a0e8 <_vfiprintf_r+0x224>)
 800a044:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a048:	2206      	movs	r2, #6
 800a04a:	f7f6 f8c1 	bl	80001d0 <memchr>
 800a04e:	2800      	cmp	r0, #0
 800a050:	d03f      	beq.n	800a0d2 <_vfiprintf_r+0x20e>
 800a052:	4b26      	ldr	r3, [pc, #152]	; (800a0ec <_vfiprintf_r+0x228>)
 800a054:	bb1b      	cbnz	r3, 800a09e <_vfiprintf_r+0x1da>
 800a056:	9b03      	ldr	r3, [sp, #12]
 800a058:	3307      	adds	r3, #7
 800a05a:	f023 0307 	bic.w	r3, r3, #7
 800a05e:	3308      	adds	r3, #8
 800a060:	9303      	str	r3, [sp, #12]
 800a062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a064:	443b      	add	r3, r7
 800a066:	9309      	str	r3, [sp, #36]	; 0x24
 800a068:	e768      	b.n	8009f3c <_vfiprintf_r+0x78>
 800a06a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a06e:	460c      	mov	r4, r1
 800a070:	2001      	movs	r0, #1
 800a072:	e7a6      	b.n	8009fc2 <_vfiprintf_r+0xfe>
 800a074:	2300      	movs	r3, #0
 800a076:	3401      	adds	r4, #1
 800a078:	9305      	str	r3, [sp, #20]
 800a07a:	4619      	mov	r1, r3
 800a07c:	f04f 0c0a 	mov.w	ip, #10
 800a080:	4620      	mov	r0, r4
 800a082:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a086:	3a30      	subs	r2, #48	; 0x30
 800a088:	2a09      	cmp	r2, #9
 800a08a:	d903      	bls.n	800a094 <_vfiprintf_r+0x1d0>
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0c6      	beq.n	800a01e <_vfiprintf_r+0x15a>
 800a090:	9105      	str	r1, [sp, #20]
 800a092:	e7c4      	b.n	800a01e <_vfiprintf_r+0x15a>
 800a094:	fb0c 2101 	mla	r1, ip, r1, r2
 800a098:	4604      	mov	r4, r0
 800a09a:	2301      	movs	r3, #1
 800a09c:	e7f0      	b.n	800a080 <_vfiprintf_r+0x1bc>
 800a09e:	ab03      	add	r3, sp, #12
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	462a      	mov	r2, r5
 800a0a4:	4b12      	ldr	r3, [pc, #72]	; (800a0f0 <_vfiprintf_r+0x22c>)
 800a0a6:	a904      	add	r1, sp, #16
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	f7fd fc13 	bl	80078d4 <_printf_float>
 800a0ae:	4607      	mov	r7, r0
 800a0b0:	1c78      	adds	r0, r7, #1
 800a0b2:	d1d6      	bne.n	800a062 <_vfiprintf_r+0x19e>
 800a0b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0b6:	07d9      	lsls	r1, r3, #31
 800a0b8:	d405      	bmi.n	800a0c6 <_vfiprintf_r+0x202>
 800a0ba:	89ab      	ldrh	r3, [r5, #12]
 800a0bc:	059a      	lsls	r2, r3, #22
 800a0be:	d402      	bmi.n	800a0c6 <_vfiprintf_r+0x202>
 800a0c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0c2:	f7fe f9e0 	bl	8008486 <__retarget_lock_release_recursive>
 800a0c6:	89ab      	ldrh	r3, [r5, #12]
 800a0c8:	065b      	lsls	r3, r3, #25
 800a0ca:	f53f af1d 	bmi.w	8009f08 <_vfiprintf_r+0x44>
 800a0ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0d0:	e71c      	b.n	8009f0c <_vfiprintf_r+0x48>
 800a0d2:	ab03      	add	r3, sp, #12
 800a0d4:	9300      	str	r3, [sp, #0]
 800a0d6:	462a      	mov	r2, r5
 800a0d8:	4b05      	ldr	r3, [pc, #20]	; (800a0f0 <_vfiprintf_r+0x22c>)
 800a0da:	a904      	add	r1, sp, #16
 800a0dc:	4630      	mov	r0, r6
 800a0de:	f7fd fe9d 	bl	8007e1c <_printf_i>
 800a0e2:	e7e4      	b.n	800a0ae <_vfiprintf_r+0x1ea>
 800a0e4:	0800d5bc 	.word	0x0800d5bc
 800a0e8:	0800d5c6 	.word	0x0800d5c6
 800a0ec:	080078d5 	.word	0x080078d5
 800a0f0:	08009e9f 	.word	0x08009e9f
 800a0f4:	0800d5c2 	.word	0x0800d5c2

0800a0f8 <__swbuf_r>:
 800a0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fa:	460e      	mov	r6, r1
 800a0fc:	4614      	mov	r4, r2
 800a0fe:	4605      	mov	r5, r0
 800a100:	b118      	cbz	r0, 800a10a <__swbuf_r+0x12>
 800a102:	6a03      	ldr	r3, [r0, #32]
 800a104:	b90b      	cbnz	r3, 800a10a <__swbuf_r+0x12>
 800a106:	f7fe f825 	bl	8008154 <__sinit>
 800a10a:	69a3      	ldr	r3, [r4, #24]
 800a10c:	60a3      	str	r3, [r4, #8]
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	071a      	lsls	r2, r3, #28
 800a112:	d525      	bpl.n	800a160 <__swbuf_r+0x68>
 800a114:	6923      	ldr	r3, [r4, #16]
 800a116:	b31b      	cbz	r3, 800a160 <__swbuf_r+0x68>
 800a118:	6823      	ldr	r3, [r4, #0]
 800a11a:	6922      	ldr	r2, [r4, #16]
 800a11c:	1a98      	subs	r0, r3, r2
 800a11e:	6963      	ldr	r3, [r4, #20]
 800a120:	b2f6      	uxtb	r6, r6
 800a122:	4283      	cmp	r3, r0
 800a124:	4637      	mov	r7, r6
 800a126:	dc04      	bgt.n	800a132 <__swbuf_r+0x3a>
 800a128:	4621      	mov	r1, r4
 800a12a:	4628      	mov	r0, r5
 800a12c:	f7ff fddc 	bl	8009ce8 <_fflush_r>
 800a130:	b9e0      	cbnz	r0, 800a16c <__swbuf_r+0x74>
 800a132:	68a3      	ldr	r3, [r4, #8]
 800a134:	3b01      	subs	r3, #1
 800a136:	60a3      	str	r3, [r4, #8]
 800a138:	6823      	ldr	r3, [r4, #0]
 800a13a:	1c5a      	adds	r2, r3, #1
 800a13c:	6022      	str	r2, [r4, #0]
 800a13e:	701e      	strb	r6, [r3, #0]
 800a140:	6962      	ldr	r2, [r4, #20]
 800a142:	1c43      	adds	r3, r0, #1
 800a144:	429a      	cmp	r2, r3
 800a146:	d004      	beq.n	800a152 <__swbuf_r+0x5a>
 800a148:	89a3      	ldrh	r3, [r4, #12]
 800a14a:	07db      	lsls	r3, r3, #31
 800a14c:	d506      	bpl.n	800a15c <__swbuf_r+0x64>
 800a14e:	2e0a      	cmp	r6, #10
 800a150:	d104      	bne.n	800a15c <__swbuf_r+0x64>
 800a152:	4621      	mov	r1, r4
 800a154:	4628      	mov	r0, r5
 800a156:	f7ff fdc7 	bl	8009ce8 <_fflush_r>
 800a15a:	b938      	cbnz	r0, 800a16c <__swbuf_r+0x74>
 800a15c:	4638      	mov	r0, r7
 800a15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a160:	4621      	mov	r1, r4
 800a162:	4628      	mov	r0, r5
 800a164:	f000 f806 	bl	800a174 <__swsetup_r>
 800a168:	2800      	cmp	r0, #0
 800a16a:	d0d5      	beq.n	800a118 <__swbuf_r+0x20>
 800a16c:	f04f 37ff 	mov.w	r7, #4294967295
 800a170:	e7f4      	b.n	800a15c <__swbuf_r+0x64>
	...

0800a174 <__swsetup_r>:
 800a174:	b538      	push	{r3, r4, r5, lr}
 800a176:	4b2a      	ldr	r3, [pc, #168]	; (800a220 <__swsetup_r+0xac>)
 800a178:	4605      	mov	r5, r0
 800a17a:	6818      	ldr	r0, [r3, #0]
 800a17c:	460c      	mov	r4, r1
 800a17e:	b118      	cbz	r0, 800a188 <__swsetup_r+0x14>
 800a180:	6a03      	ldr	r3, [r0, #32]
 800a182:	b90b      	cbnz	r3, 800a188 <__swsetup_r+0x14>
 800a184:	f7fd ffe6 	bl	8008154 <__sinit>
 800a188:	89a3      	ldrh	r3, [r4, #12]
 800a18a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a18e:	0718      	lsls	r0, r3, #28
 800a190:	d422      	bmi.n	800a1d8 <__swsetup_r+0x64>
 800a192:	06d9      	lsls	r1, r3, #27
 800a194:	d407      	bmi.n	800a1a6 <__swsetup_r+0x32>
 800a196:	2309      	movs	r3, #9
 800a198:	602b      	str	r3, [r5, #0]
 800a19a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a19e:	81a3      	strh	r3, [r4, #12]
 800a1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a4:	e034      	b.n	800a210 <__swsetup_r+0x9c>
 800a1a6:	0758      	lsls	r0, r3, #29
 800a1a8:	d512      	bpl.n	800a1d0 <__swsetup_r+0x5c>
 800a1aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1ac:	b141      	cbz	r1, 800a1c0 <__swsetup_r+0x4c>
 800a1ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1b2:	4299      	cmp	r1, r3
 800a1b4:	d002      	beq.n	800a1bc <__swsetup_r+0x48>
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	f7fe fff0 	bl	800919c <_free_r>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	6363      	str	r3, [r4, #52]	; 0x34
 800a1c0:	89a3      	ldrh	r3, [r4, #12]
 800a1c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a1c6:	81a3      	strh	r3, [r4, #12]
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	6063      	str	r3, [r4, #4]
 800a1cc:	6923      	ldr	r3, [r4, #16]
 800a1ce:	6023      	str	r3, [r4, #0]
 800a1d0:	89a3      	ldrh	r3, [r4, #12]
 800a1d2:	f043 0308 	orr.w	r3, r3, #8
 800a1d6:	81a3      	strh	r3, [r4, #12]
 800a1d8:	6923      	ldr	r3, [r4, #16]
 800a1da:	b94b      	cbnz	r3, 800a1f0 <__swsetup_r+0x7c>
 800a1dc:	89a3      	ldrh	r3, [r4, #12]
 800a1de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a1e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1e6:	d003      	beq.n	800a1f0 <__swsetup_r+0x7c>
 800a1e8:	4621      	mov	r1, r4
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	f000 f840 	bl	800a270 <__smakebuf_r>
 800a1f0:	89a0      	ldrh	r0, [r4, #12]
 800a1f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1f6:	f010 0301 	ands.w	r3, r0, #1
 800a1fa:	d00a      	beq.n	800a212 <__swsetup_r+0x9e>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	60a3      	str	r3, [r4, #8]
 800a200:	6963      	ldr	r3, [r4, #20]
 800a202:	425b      	negs	r3, r3
 800a204:	61a3      	str	r3, [r4, #24]
 800a206:	6923      	ldr	r3, [r4, #16]
 800a208:	b943      	cbnz	r3, 800a21c <__swsetup_r+0xa8>
 800a20a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a20e:	d1c4      	bne.n	800a19a <__swsetup_r+0x26>
 800a210:	bd38      	pop	{r3, r4, r5, pc}
 800a212:	0781      	lsls	r1, r0, #30
 800a214:	bf58      	it	pl
 800a216:	6963      	ldrpl	r3, [r4, #20]
 800a218:	60a3      	str	r3, [r4, #8]
 800a21a:	e7f4      	b.n	800a206 <__swsetup_r+0x92>
 800a21c:	2000      	movs	r0, #0
 800a21e:	e7f7      	b.n	800a210 <__swsetup_r+0x9c>
 800a220:	200000b4 	.word	0x200000b4

0800a224 <__swhatbuf_r>:
 800a224:	b570      	push	{r4, r5, r6, lr}
 800a226:	460c      	mov	r4, r1
 800a228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a22c:	2900      	cmp	r1, #0
 800a22e:	b096      	sub	sp, #88	; 0x58
 800a230:	4615      	mov	r5, r2
 800a232:	461e      	mov	r6, r3
 800a234:	da0d      	bge.n	800a252 <__swhatbuf_r+0x2e>
 800a236:	89a3      	ldrh	r3, [r4, #12]
 800a238:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a23c:	f04f 0100 	mov.w	r1, #0
 800a240:	bf0c      	ite	eq
 800a242:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a246:	2340      	movne	r3, #64	; 0x40
 800a248:	2000      	movs	r0, #0
 800a24a:	6031      	str	r1, [r6, #0]
 800a24c:	602b      	str	r3, [r5, #0]
 800a24e:	b016      	add	sp, #88	; 0x58
 800a250:	bd70      	pop	{r4, r5, r6, pc}
 800a252:	466a      	mov	r2, sp
 800a254:	f000 f848 	bl	800a2e8 <_fstat_r>
 800a258:	2800      	cmp	r0, #0
 800a25a:	dbec      	blt.n	800a236 <__swhatbuf_r+0x12>
 800a25c:	9901      	ldr	r1, [sp, #4]
 800a25e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a262:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a266:	4259      	negs	r1, r3
 800a268:	4159      	adcs	r1, r3
 800a26a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a26e:	e7eb      	b.n	800a248 <__swhatbuf_r+0x24>

0800a270 <__smakebuf_r>:
 800a270:	898b      	ldrh	r3, [r1, #12]
 800a272:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a274:	079d      	lsls	r5, r3, #30
 800a276:	4606      	mov	r6, r0
 800a278:	460c      	mov	r4, r1
 800a27a:	d507      	bpl.n	800a28c <__smakebuf_r+0x1c>
 800a27c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a280:	6023      	str	r3, [r4, #0]
 800a282:	6123      	str	r3, [r4, #16]
 800a284:	2301      	movs	r3, #1
 800a286:	6163      	str	r3, [r4, #20]
 800a288:	b002      	add	sp, #8
 800a28a:	bd70      	pop	{r4, r5, r6, pc}
 800a28c:	ab01      	add	r3, sp, #4
 800a28e:	466a      	mov	r2, sp
 800a290:	f7ff ffc8 	bl	800a224 <__swhatbuf_r>
 800a294:	9900      	ldr	r1, [sp, #0]
 800a296:	4605      	mov	r5, r0
 800a298:	4630      	mov	r0, r6
 800a29a:	f7fd f9ef 	bl	800767c <_malloc_r>
 800a29e:	b948      	cbnz	r0, 800a2b4 <__smakebuf_r+0x44>
 800a2a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2a4:	059a      	lsls	r2, r3, #22
 800a2a6:	d4ef      	bmi.n	800a288 <__smakebuf_r+0x18>
 800a2a8:	f023 0303 	bic.w	r3, r3, #3
 800a2ac:	f043 0302 	orr.w	r3, r3, #2
 800a2b0:	81a3      	strh	r3, [r4, #12]
 800a2b2:	e7e3      	b.n	800a27c <__smakebuf_r+0xc>
 800a2b4:	89a3      	ldrh	r3, [r4, #12]
 800a2b6:	6020      	str	r0, [r4, #0]
 800a2b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2bc:	81a3      	strh	r3, [r4, #12]
 800a2be:	9b00      	ldr	r3, [sp, #0]
 800a2c0:	6163      	str	r3, [r4, #20]
 800a2c2:	9b01      	ldr	r3, [sp, #4]
 800a2c4:	6120      	str	r0, [r4, #16]
 800a2c6:	b15b      	cbz	r3, 800a2e0 <__smakebuf_r+0x70>
 800a2c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2cc:	4630      	mov	r0, r6
 800a2ce:	f000 f81d 	bl	800a30c <_isatty_r>
 800a2d2:	b128      	cbz	r0, 800a2e0 <__smakebuf_r+0x70>
 800a2d4:	89a3      	ldrh	r3, [r4, #12]
 800a2d6:	f023 0303 	bic.w	r3, r3, #3
 800a2da:	f043 0301 	orr.w	r3, r3, #1
 800a2de:	81a3      	strh	r3, [r4, #12]
 800a2e0:	89a3      	ldrh	r3, [r4, #12]
 800a2e2:	431d      	orrs	r5, r3
 800a2e4:	81a5      	strh	r5, [r4, #12]
 800a2e6:	e7cf      	b.n	800a288 <__smakebuf_r+0x18>

0800a2e8 <_fstat_r>:
 800a2e8:	b538      	push	{r3, r4, r5, lr}
 800a2ea:	4d07      	ldr	r5, [pc, #28]	; (800a308 <_fstat_r+0x20>)
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	4608      	mov	r0, r1
 800a2f2:	4611      	mov	r1, r2
 800a2f4:	602b      	str	r3, [r5, #0]
 800a2f6:	f7f7 feae 	bl	8002056 <_fstat>
 800a2fa:	1c43      	adds	r3, r0, #1
 800a2fc:	d102      	bne.n	800a304 <_fstat_r+0x1c>
 800a2fe:	682b      	ldr	r3, [r5, #0]
 800a300:	b103      	cbz	r3, 800a304 <_fstat_r+0x1c>
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	bd38      	pop	{r3, r4, r5, pc}
 800a306:	bf00      	nop
 800a308:	20000968 	.word	0x20000968

0800a30c <_isatty_r>:
 800a30c:	b538      	push	{r3, r4, r5, lr}
 800a30e:	4d06      	ldr	r5, [pc, #24]	; (800a328 <_isatty_r+0x1c>)
 800a310:	2300      	movs	r3, #0
 800a312:	4604      	mov	r4, r0
 800a314:	4608      	mov	r0, r1
 800a316:	602b      	str	r3, [r5, #0]
 800a318:	f7f7 fead 	bl	8002076 <_isatty>
 800a31c:	1c43      	adds	r3, r0, #1
 800a31e:	d102      	bne.n	800a326 <_isatty_r+0x1a>
 800a320:	682b      	ldr	r3, [r5, #0]
 800a322:	b103      	cbz	r3, 800a326 <_isatty_r+0x1a>
 800a324:	6023      	str	r3, [r4, #0]
 800a326:	bd38      	pop	{r3, r4, r5, pc}
 800a328:	20000968 	.word	0x20000968

0800a32c <_init>:
 800a32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a32e:	bf00      	nop
 800a330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a332:	bc08      	pop	{r3}
 800a334:	469e      	mov	lr, r3
 800a336:	4770      	bx	lr

0800a338 <_fini>:
 800a338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33a:	bf00      	nop
 800a33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a33e:	bc08      	pop	{r3}
 800a340:	469e      	mov	lr, r3
 800a342:	4770      	bx	lr
