[{"DBLP title": "Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling.", "DBLP authors": ["Ghassan Shobaki", "Austin Kerbow", "Christopher Pulido", "William Dobson"], "year": 2019, "doi": "https://doi.org/10.1145/3301489", "OA papers": [{"PaperId": "https://openalex.org/W2916770803", "PaperTitle": "Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"California State University, Sacramento": 4.0}, "Authors": ["Ghassan Shobaki", "Austin Kerbow", "Christopher Pulido", "William Dobson"]}]}, {"DBLP title": "Exploiting SIMD Asymmetry in ARM-to-x86 Dynamic Binary Translation.", "DBLP authors": ["Yu-Ping Liu", "Ding-Yong Hong", "Jan-Jan Wu", "Sheng-Yu Fu", "Wei-Chung Hsu"], "year": 2019, "doi": "https://doi.org/10.1145/3301488", "OA papers": [{"PaperId": "https://openalex.org/W2911551207", "PaperTitle": "Exploiting SIMD Asymmetry in ARM-to-x86 Dynamic Binary Translation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 3.0, "Academia Sinica": 2.0}, "Authors": ["Yuping Liu", "Ding-Yong Hong", "Jan-Jan Wu", "Sheng-Yu Fu", "Wei-Chung Hsu"]}]}, {"DBLP title": "ITAP: Idle-Time-Aware Power Management for GPU Execution Units.", "DBLP authors": ["Mohammad Sadrosadati", "Seyed Borna Ehsani", "Hajar Falahati", "Rachata Ausavarungnirun", "Arash Tavakkol", "Mojtaba Abaee", "Lois Orosa", "Yaohua Wang", "Hamid Sarbazi-Azad", "Onur Mutlu"], "year": 2019, "doi": "https://doi.org/10.1145/3291606", "OA papers": [{"PaperId": "https://openalex.org/W2917720315", "PaperTitle": "ITAP", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Sharif University of Technology": 3.0, "IPM": 2.0, "Carnegie Mellon University": 1.5, "ETH Zurich": 2.5, "Universidade Estadual de Campinas": 0.5, "National University of Defense Technology": 0.5}, "Authors": ["Mohammad Sadrosadati", "Seyed Borna Ehsani", "Hajar Falahati", "Rachata Ausavarungnirun", "Arash Tavakkol", "Mojtaba Abaee", "Lois Orosa", "Yaohua Wang", "Hamid Sarbazi-Azad", "Onur Mutlu"]}]}, {"DBLP title": "Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale.", "DBLP authors": ["Halit Dogan", "Masab Ahmad", "Brian Kahne", "Omer Khan"], "year": 2019, "doi": "https://doi.org/10.1145/3300208", "OA papers": [{"PaperId": "https://openalex.org/W2913778848", "PaperTitle": "Accelerating Synchronization Using Moving Compute to Data Model at 1,000-core Multicore Scale", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Connecticut": 3.0, "NXP Semiconductors, Austin, TX#TAB#": 1.0}, "Authors": ["Halit Dogan", "Masab Ahmad", "Brian C. Kahne", "Omer Khan"]}]}, {"DBLP title": "Memory-Side Protection With a Capability Enforcement Co-Processor.", "DBLP authors": ["Leonid Azriel", "Lukas Humbel", "Reto Achermann", "Alex Richardson", "Moritz Hoffmann", "Avi Mendelson", "Timothy Roscoe", "Robert N. M. Watson", "Paolo Faraboschi", "Dejan S. Milojicic"], "year": 2019, "doi": "https://doi.org/10.1145/3302257", "OA papers": [{"PaperId": "https://openalex.org/W2921238769", "PaperTitle": "Memory-Side Protection With a Capability Enforcement Co-Processor", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0, "ETH Zurich": 4.0, "University of Cambridge": 2.0, "Hewlett Packard Enterprise (United States)": 2.0}, "Authors": ["Leonid Azriel", "Lukas Humbel", "Reto Achermann", "Alex Richardson", "Moritz Hoffmann", "Avi Mendelson", "Timothy Roscoe", "Robert T. Watson", "Paolo Faraboschi", "Dejan Milojicic"]}]}, {"DBLP title": "DUCATI: High-performance Address Translation by Extending TLB Reach of GPU-accelerated Systems.", "DBLP authors": ["Aamer Jaleel", "Eiman Ebrahimi", "Sam Duncan"], "year": 2019, "doi": "https://doi.org/10.1145/3309710", "OA papers": [{"PaperId": "https://openalex.org/W2920870926", "PaperTitle": "DUCATI", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nvidia (United Kingdom)": 3.0}, "Authors": ["Aamer Jaleel", "Eiman Ebrahimi", "Sam Duncan"]}]}, {"DBLP title": "SketchDLC: A Sketch on Distributed Deep Learning Communication via Trace Capturing.", "DBLP authors": ["Yemao Xu", "Dezun Dong", "Weixia Xu", "Xiangke Liao"], "year": 2019, "doi": "https://doi.org/10.1145/3312570", "OA papers": [{"PaperId": "https://openalex.org/W2938693278", "PaperTitle": "SketchDLC", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 4.0}, "Authors": ["Yemao Xu", "Dezun Dong", "Weixia Xu", "Xiangke Liao"]}]}, {"DBLP title": "Efficient and Scalable Execution of Fine-Grained Dynamic Linear Pipelines.", "DBLP authors": ["Aristeidis Mastoras", "Thomas R. Gross"], "year": 2019, "doi": "https://doi.org/10.1145/3307411", "OA papers": [{"PaperId": "https://openalex.org/W2937604920", "PaperTitle": "Efficient and Scalable Execution of Fine-Grained Dynamic Linear Pipelines", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Aristeidis Mastoras", "Thomas G. Gross"]}]}, {"DBLP title": "Efficient Data Supply for Parallel Heterogeneous Architectures.", "DBLP authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2019, "doi": "https://doi.org/10.1145/3310332", "OA papers": [{"PaperId": "https://openalex.org/W2943225788", "PaperTitle": "Efficient Data Supply for Parallel Heterogeneous Architectures", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 1.0, "University of Murcia": 1.0, "Princeton University": 1.0}, "Authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"]}]}, {"DBLP title": "Schedule Synthesis for Halide Pipelines through Reuse Analysis.", "DBLP authors": ["Savvas Sioutas", "Sander Stuijk", "Luc Waeijen", "Twan Basten", "Henk Corporaal", "Lou J. Somers"], "year": 2019, "doi": "https://doi.org/10.1145/3310248", "OA papers": [{"PaperId": "https://openalex.org/W2938476095", "PaperTitle": "Schedule Synthesis for Halide Pipelines through Reuse Analysis", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Eindhoven University of Technology": 6.0}, "Authors": ["Savvas Sioutas", "Sander Stuijk", "Luc Waeijen", "Twan Basten", "Henk Corporaal", "Lou Somers"]}]}, {"DBLP title": "Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems.", "DBLP authors": ["Xiaoyuan Wang", "Haikun Liu", "Xiaofei Liao", "Ji Chen", "Hai Jin", "Yu Zhang", "Long Zheng", "Bingsheng He", "Song Jiang"], "year": 2019, "doi": "https://doi.org/10.1145/3310133", "OA papers": [{"PaperId": "https://openalex.org/W2963521199", "PaperTitle": "Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Huazhong University of Science and Technology": 6.0, "National University of Singapore": 1.0, "The University of Texas at Arlington": 1.0}, "Authors": ["Xiaoyuan Wang", "Haikun Liu", "Xiaofei Liao", "Ji Chen", "Hai Jin", "Yu Zhang", "Bingsheng He", "Song Jiang"]}]}, {"DBLP title": "SAQIP: A Scalable Architecture for Quantum Information Processors.", "DBLP authors": ["Sahar Sargaran", "Naser Mohammadzadeh"], "year": 2019, "doi": "https://doi.org/10.1145/3311879", "OA papers": [{"PaperId": "https://openalex.org/W2939193123", "PaperTitle": "SAQIP", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shahed University": 2.0}, "Authors": ["Sahar Sargaran", "Naser Mohammadzadeh"]}]}, {"DBLP title": "Accelerating In-Memory Database Selections Using Latency Masking Hardware Threads.", "DBLP authors": ["Prerna Budhkar", "Ildar Absalyamov", "Vasileios Zois", "Skyler Windh", "Walid A. Najjar", "Vassilis J. Tsotras"], "year": 2019, "doi": "https://doi.org/10.1145/3310229", "OA papers": [{"PaperId": "https://openalex.org/W2937781567", "PaperTitle": "Accelerating In-Memory Database Selections Using Latency Masking Hardware Threads", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Riverside": 6.0}, "Authors": ["Prerna Budhkar", "Ildar Absalyamov", "Vasileios Zois", "Skyler Windh", "Walid Najjar", "Vassilis J. Tsotras"]}]}, {"DBLP title": "Transparent Acceleration for Heterogeneous Platforms With Compilation to OpenCL.", "DBLP authors": ["Heinrich Riebler", "Gavin Vaz", "Tobias Kenter", "Christian Plessl"], "year": 2019, "doi": "https://doi.org/10.1145/3319423", "OA papers": [{"PaperId": "https://openalex.org/W2938200218", "PaperTitle": "Transparent Acceleration for Heterogeneous Platforms With Compilation to OpenCL", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Paderborn University": 4.0}, "Authors": ["Heinrich Riebler", "Gavin Vaz", "Tobias Kenter", "Christian Plessl"]}]}, {"DBLP title": "HAWS: Accelerating GPU Wavefront Execution through Selective Out-of-order Execution.", "DBLP authors": ["Xun Gong", "Xiang Gong", "Leiming Yu", "David R. Kaeli"], "year": 2019, "doi": "https://doi.org/10.1145/3291050", "OA papers": [{"PaperId": "https://openalex.org/W2936491961", "PaperTitle": "HAWS", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Xun Gong", "Xiang Gong", "Leiming Yu", "David Kaeli"]}]}, {"DBLP title": "A Self-aware Resource Management Framework for Heterogeneous Multicore SoCs with Diverse QoS Targets.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2019, "doi": "https://doi.org/10.1145/3319804", "OA papers": [{"PaperId": "https://openalex.org/W2936689759", "PaperTitle": "A Self-aware Resource Management Framework for Heterogeneous Multicore SoCs with Diverse QoS Targets", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"]}]}, {"DBLP title": "Combining Source-adaptive and Oblivious Routing with Congestion Control in High-performance Interconnects using Hybrid and Direct Topologies.", "DBLP authors": ["Pedro Y\u00e9benes", "Jose Rocher-Gonzalez", "Jes\u00fas Escudero-Sahuquillo", "Pedro Javier Garc\u00eda", "Francisco J. Alfaro", "Francisco J. Quiles", "Crisp\u00edn G\u00f3mez Requena", "Jos\u00e9 Duato"], "year": 2019, "doi": "https://doi.org/10.1145/3319805", "OA papers": [{"PaperId": "https://openalex.org/W2936821322", "PaperTitle": "Combining Source-adaptive and Oblivious Routing with Congestion Control in High-performance Interconnects using Hybrid and Direct Topologies", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Castilla-La Mancha": 6.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0}, "Authors": ["Pedro Yebenes", "Jose Rocher-Gonzalez", "Jesus Escudero-Sahuquillo", "Pedro Celiny Ramos Garcia", "Francisco J. Alfaro", "Francisco J. Quiles", "Crisp\u00edn G\u00f3mez", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Comprehensive Characterization of an Open Source Document Search Engine.", "DBLP authors": ["Zacharias Hadjilambrou", "Marios Kleanthous", "Georgia Antoniou", "Antoni Portero", "Yiannakis Sazeides"], "year": 2019, "doi": "https://doi.org/10.1145/3320346", "OA papers": [{"PaperId": "https://openalex.org/W2946839132", "PaperTitle": "Comprehensive Characterization of an Open Source Document Search Engine", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cyprus": 4.0, "IT4Innovations, Ostrava--Poruba, Czech Republic": 1.0}, "Authors": ["Zacharias Hadjilambrou", "Marios Kleanthous", "Georgia Antoniou", "Antoni Portero", "Yiannakis Sazeides"]}]}, {"DBLP title": "An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.", "DBLP authors": ["Bingchao Li", "Jizeng Wei", "Jizhou Sun", "Murali Annavaram", "Nam Sung Kim"], "year": 2019, "doi": "https://doi.org/10.1145/3322127", "OA papers": [{"PaperId": "https://openalex.org/W2950969115", "PaperTitle": "An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Civil Aviation University of China": 0.5, "Tianjin University": 2.5, "University of Southern California": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Bingchao Li", "Jizeng Wei", "Jizhou Sun", "Murali Annavaram", "Nam Kim"]}]}, {"DBLP title": "The Power-optimised Software Envelope.", "DBLP authors": ["Stephen I. Roberts", "Steven A. Wright", "Suhaib A. Fahmy", "Stephen A. Jarvis"], "year": 2019, "doi": "https://doi.org/10.1145/3321551", "OA papers": [{"PaperId": "https://openalex.org/W2952713505", "PaperTitle": "The Power-optimised Software Envelope", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ARM (United Kingdom)": 1.0, "University of York": 1.0, "University of Warwick": 2.0}, "Authors": ["Stephen J. Roberts", "Steven J. Wright", "Suhaib A. Fahmy", "Stephen A. Jarvis"]}]}, {"DBLP title": "Caliper: Interference Estimator for Multi-tenant Environments Sharing Architectural Resources.", "DBLP authors": ["Ram Srivatsa Kannan", "Michael Laurenzano", "Jeongseob Ahn", "Jason Mars", "Lingjia Tang"], "year": 2019, "doi": "https://doi.org/10.1145/3323090", "OA papers": [{"PaperId": "https://openalex.org/W2950722551", "PaperTitle": "Caliper", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Ajou University": 1.0}, "Authors": ["Ram Kannan", "Michael A. Laurenzano", "Jeongseob Ahn", "Jason Mars", "Lingjia Tang"]}]}, {"DBLP title": "Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution.", "DBLP authors": ["Zhen Lin", "Hongwen Dai", "Michael Mantor", "Huiyang Zhou"], "year": 2019, "doi": "https://doi.org/10.1145/3326124", "OA papers": [{"PaperId": "https://openalex.org/W2952562588", "PaperTitle": "Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"North Carolina State University": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Zhen Lin", "Hongwen Dai", "Michael Mantor", "Huiyang Zhou"]}]}, {"DBLP title": "Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware.", "DBLP authors": ["Keryan Didier", "Dumitru Potop-Butucaru", "Guillaume Iooss", "Albert Cohen", "Jean Souyris", "Philippe Baufreton", "Amaury Graillat"], "year": 2019, "doi": "https://doi.org/10.1145/3328799", "OA papers": [{"PaperId": "https://openalex.org/W2960647341", "PaperTitle": "Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"French Institute for Research in Computer Science and Automation": 4.0, "Airbus (France)": 1.0, "Safran (France)": 1.0, "Grenoble Alpes University": 1.0}, "Authors": ["Keryan Didier", "Dumitru Potop-Butucaru", "Guillaume Iooss", "Albert Cohen", "Jean Souyris", "Philippe Baufreton", "Amaury Graillat"]}]}, {"DBLP title": "Simplifying Transactional Memory Support in C++.", "DBLP authors": ["Pantea Zardoshti", "Tingzhe Zhou", "Pavithra Balaji", "Michael L. Scott", "Michael F. Spear"], "year": 2019, "doi": "https://doi.org/10.1145/3328796", "OA papers": [{"PaperId": "https://openalex.org/W2963622657", "PaperTitle": "Simplifying Transactional Memory Support in C++", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Lehigh University": 4.0, "University of Rochester": 1.0}, "Authors": ["Pantea Zardoshti", "Tingzhe Zhou", "Pavithra Balaji", "Michael L. Scott", "Michael Spear"]}]}, {"DBLP title": "MH Cache: A Mult Stephen Jarvisi-retention STT-RAM-based Low-power Last-level Cache for Mobile Hardware Rendering Systems.", "DBLP authors": ["Jungwoo Park", "Myoungjun Lee", "Soontae Kim", "Minho Ju", "Jeongkyu Hong"], "year": 2019, "doi": "https://doi.org/10.1145/3328520", "OA papers": [{"PaperId": "https://openalex.org/W2964226733", "PaperTitle": "MH Cache", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Adv. Inst. of Sci. and Technol.": 3.0, "Samsung (South Korea)": 1.0, "Yeungnam University": 1.0}, "Authors": ["Jung-Woo Park", "Myoungjun Lee", "Soontae Kim", "Minho Ju", "Jeongkyu Hong"]}]}, {"DBLP title": "Polyhedral Compilation for Multi-dimensional Stream Processing.", "DBLP authors": ["Jakob Leben", "George Tzanetakis"], "year": 2019, "doi": "https://doi.org/10.1145/3330999", "OA papers": [{"PaperId": "https://openalex.org/W2963523287", "PaperTitle": "Polyhedral Compilation for Multi-dimensional Stream Processing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Victoria": 2.0}, "Authors": ["Jakob Leben", "George Tzanetakis"]}]}, {"DBLP title": "Toward On-chip Network Security Using Runtime Isolation Mapping.", "DBLP authors": ["Mohammad Sadegh Sadeghi", "Siavash Bayat Sarmadi", "Shaahin Hessabi"], "year": 2019, "doi": "https://doi.org/10.1145/3337770", "OA papers": [{"PaperId": "https://openalex.org/W2963060080", "PaperTitle": "Toward On-chip Network Security Using Runtime Isolation Mapping", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Mohammad Reza Sadeghi", "Siavash Bayat Sarmadi", "Shaahin Hessabi"]}]}, {"DBLP title": "A First Step Toward Using Quantum Computing for Low-level WCETs Estimations.", "DBLP authors": ["St\u00e9phane Louise"], "year": 2019, "doi": "https://doi.org/10.1145/3335549", "OA papers": [{"PaperId": "https://openalex.org/W2964339436", "PaperTitle": "A First Step Toward Using Quantum Computing for Low-level WCETs Estimations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CEA LIST": 1.0}, "Authors": ["St\u00e9phane Louise"]}]}, {"DBLP title": "Memory-access-aware Safety and Profitability Analysis for Transformation of Accelerator-bound OpenMP Loops.", "DBLP authors": ["Artem Chikin", "Taylor Lloyd", "Jos\u00e9 Nelson Amaral", "Ettore Tiotto", "Muhammad Usman"], "year": 2019, "doi": "https://doi.org/10.1145/3333060", "OA papers": [{"PaperId": "https://openalex.org/W2962989815", "PaperTitle": "Memory-access-aware Safety and Profitability Analysis for Transformation of Accelerator-bound OpenMP Loops", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel Corporation, Toronto, ON, Canada#TAB#": 1.0, "Amazon (United States)": 1.0, "University of Alberta": 2.0, "IBM (Canada)": 1.0}, "Authors": ["Artem Chikin", "Taylor Lloyd", "Jos\u00e9 Nelson Amaral", "Ettore Tiotto", "Muhammad Usman"]}]}, {"DBLP title": "Morphable DRAM Cache Design for Hybrid Memory Systems.", "DBLP authors": ["Sanghoon Cha", "Bokyeong Kim", "Chang Hyun Park", "Jaehyuk Huh"], "year": 2019, "doi": "https://doi.org/10.1145/3338505", "OA papers": [{"PaperId": "https://openalex.org/W2964213529", "PaperTitle": "Morphable DRAM Cache Design for Hybrid Memory Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Sanghoon Cha", "Bo-Kyeong Kim", "Chang-hyun Park", "Jaehyuk Huh"]}]}, {"DBLP title": "Side-channel Timing Attack of RSA on a GPU.", "DBLP authors": ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "year": 2019, "doi": "https://doi.org/10.1145/3341729", "OA papers": [{"PaperId": "https://openalex.org/W2968183237", "PaperTitle": "Side-channel Timing Attack of RSA on a GPU", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"MathWorks (United States)": 1.0, "Northeastern University": 2.0}, "Authors": ["Chao Bao Luo", "Yunsi Fei", "David Kaeli"]}]}, {"DBLP title": "A Relational Theory of Locality.", "DBLP authors": ["Liang Yuan", "Chen Ding", "Wesley Smith", "Peter J. Denning", "Yunquan Zhang"], "year": 2019, "doi": "https://doi.org/10.1145/3341109", "OA papers": [{"PaperId": "https://openalex.org/W2969763349", "PaperTitle": "A Relational Theory of Locality", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institute of Computing Technology": 2.0, "University of Rochester": 1.0, "University of Edinburgh": 1.0, "Naval Postgraduate School": 1.0}, "Authors": ["Liang Yuan", "Chen Ding", "Wesley H Smith", "Peter J. Denning", "Yunquan Zhang"]}]}, {"DBLP title": "Polyhedral Search Space Exploration in the ExaStencils Code Generator.", "DBLP authors": ["Stefan Kronawitter", "Christian Lengauer"], "year": 2019, "doi": "https://doi.org/10.1145/3274653", "OA papers": [{"PaperId": "https://openalex.org/W2899298108", "PaperTitle": "Polyhedral Search Space Exploration in the ExaStencils Code Generator", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Passau": 2.0}, "Authors": ["Stefan Kronawitter", "Christian Lengauer"]}]}, {"DBLP title": "Performance Tuning and Analysis for Stencil-Based Applications on POWER8 Processor.", "DBLP authors": ["Jingheng Xu", "Haohuan Fu", "Wen Shi", "Lin Gan", "Yuxuan Li", "Wayne Luk", "Guangwen Yang"], "year": 2019, "doi": "https://doi.org/10.1145/3264422", "OA papers": [{"PaperId": "https://openalex.org/W2899342811", "PaperTitle": "Performance Tuning and Analysis for Stencil-Based Applications on POWER8 Processor", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tsinghua University": 6.0, "Imperial College London": 1.0}, "Authors": ["Jingheng Xu", "Haohuan Fu", "Wenzhong Shi", "Lin Gan", "Yuxuan Li", "Wayne Luk", "Guangwen Yang"]}]}, {"DBLP title": "SelSMaP: A Selective Stride Masking Prefetching Scheme.", "DBLP authors": ["Jiajun Wang", "Reena Panda", "Lizy K. John"], "year": 2019, "doi": "https://doi.org/10.1145/3274650", "OA papers": [{"PaperId": "https://openalex.org/W2898679695", "PaperTitle": "SelSMaP", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Jiajun Wang", "Reena Panda", "Lizy K. John"]}]}, {"DBLP title": "SCP: Shared Cache Partitioning for High-Performance GEMM.", "DBLP authors": ["Xing Su", "Xiangke Liao", "Hao Jiang", "Canqun Yang", "Jingling Xue"], "year": 2019, "doi": "https://doi.org/10.1145/3274654", "OA papers": [{"PaperId": "https://openalex.org/W2898890919", "PaperTitle": "SCP", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Defense Technology": 4.0, "UNSW Sydney": 1.0}, "Authors": ["Xing Su", "Xiangke Liao", "Hao Jiang", "Canqun Yang", "Jingling Xue"]}]}, {"DBLP title": "Static Prediction of Silent Stores.", "DBLP authors": ["Fernando Magno Quint\u00e3o Pereira", "Guilherme V. Leobas", "Abdoulaye Gamati\u00e9"], "year": 2019, "doi": "https://doi.org/10.1145/3280848", "OA papers": [{"PaperId": "https://openalex.org/W2900428612", "PaperTitle": "Static Prediction of Silent Stores", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"UFMG, Brazil 8 CNRS - LIRMM, France": 1.0, "Hospital das Cl\u00ednicas da Universidade Federal de Minas Gerais": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Fernando Lobo Pereira", "Guilherme Vieira Leobas", "Abdoulaye Gamati\u00e9"]}]}, {"DBLP title": "Exposing Memory Access Patterns to Improve Instruction and Memory Efficiency in GPUs.", "DBLP authors": ["Neal Clayton Crago", "Mark Stephenson", "Stephen W. Keckler"], "year": 2019, "doi": "https://doi.org/10.1145/3280851", "OA papers": [{"PaperId": "https://openalex.org/W2899396210", "PaperTitle": "Exposing Memory Access Patterns to Improve Instruction and Memory Efficiency in GPUs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nvidia (United States)": 3.0}, "Authors": ["Neal Crago", "Mark W. Stephenson", "Stephen W. Keckler"]}]}, {"DBLP title": "Poker: Permutation-Based SIMD Execution of Intensive Tree Search by Path Encoding.", "DBLP authors": ["Feng Zhang", "Jingling Xue"], "year": 2019, "doi": "https://doi.org/10.1145/3280850", "OA papers": [{"PaperId": "https://openalex.org/W2901007022", "PaperTitle": "P <scp>oker</scp>", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Feng Zhang", "Jingling Xue"]}]}, {"DBLP title": "Automated Software Protection for the Masses Against Side-Channel Attacks.", "DBLP authors": ["Nicolas Belleville", "Damien Courouss\u00e9", "Karine Heydemann", "Henri-Pierre Charles"], "year": 2019, "doi": "https://doi.org/10.1145/3281662", "OA papers": [{"PaperId": "https://openalex.org/W2901397262", "PaperTitle": "Automated Software Protection for the Masses Against Side-Channel Attacks", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Grenoble Alpes University": 3.0, "Universit\u00e9 Paris Cit\u00e9": 1.0}, "Authors": ["Nicolas Belleville", "Damien Courouss\u00e9", "Karine Heydemann", "Henri-Pierre Charles"]}]}, {"DBLP title": "Improving Thread-level Parallelism in GPUs Through Expanding Register File to Scratchpad Memory.", "DBLP authors": ["Chao Yu", "Yuebin Bai", "Qingxiao Sun", "Hailong Yang"], "year": 2019, "doi": "https://doi.org/10.1145/3280849", "OA papers": [{"PaperId": "https://openalex.org/W2900482429", "PaperTitle": "Improving Thread-level Parallelism in GPUs Through Expanding Register File to Scratchpad Memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Beihang University": 4.0}, "Authors": ["Chao Yu", "Yuebin Bai", "Qingxiao Sun", "Hailong Yang"]}]}, {"DBLP title": "AVPP: Address-first Value-next Predictor with Value Prefetching for Improving the Efficiency of Load Value Prediction.", "DBLP authors": ["Lois Orosa", "Rodolfo Azevedo", "Onur Mutlu"], "year": 2019, "doi": "https://doi.org/10.1145/3239567", "OA papers": [{"PaperId": "https://openalex.org/W2904519778", "PaperTitle": "AVPP", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ETH Zurich": 2.0, "Universidade Estadual de Campinas": 1.0}, "Authors": ["Lois Orosa", "Rodolfo Azevedo", "Onur Mutlu"]}]}, {"DBLP title": "RAGuard: An Efficient and User-Transparent Hardware Mechanism against ROP Attacks.", "DBLP authors": ["Jun Zhang", "Rui Hou", "Wei Song", "Sally A. McKee", "Zhen Jia", "Chen Zheng", "Mingyu Chen", "Lixin Zhang", "Dan Meng"], "year": 2019, "doi": "https://doi.org/10.1145/3280852", "OA papers": [{"PaperId": "https://openalex.org/W2901207456", "PaperTitle": "RAGuard", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hubei University of Arts and Science": 1.0, "Institute of Information Engineering": 1.5, "Chinese Academy of Sciences": 3.5, "Clemson University": 1.0, "Institute of Computing Technology": 2.0}, "Authors": ["Jun Zhang", "Rui Hou", "Wei Song", "Sally A. McKee", "Zhen Jia", "Chen Zheng", "Mingyu Chen", "Lixin Zhang", "Dan Meng"]}]}, {"DBLP title": "GenMatcher: A Generic Clustering-Based Arbitrary Matching Framework.", "DBLP authors": ["Ping Wang", "Luke McHale", "Paul V. Gratz", "Alex Sprintson"], "year": 2019, "doi": "https://doi.org/10.1145/3281663", "OA papers": [{"PaperId": "https://openalex.org/W2901083288", "PaperTitle": "GenMatcher", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Ping Wang", "Luke McHale", "Paul V. Gratz", "Alex Sprintson"]}]}, {"DBLP title": "Processor-Tracing Guided Region Formation in Dynamic Binary Translation.", "DBLP authors": ["Ding-Yong Hong", "Jan-Jan Wu", "Yu-Ping Liu", "Sheng-Yu Fu", "Wei-Chung Hsu"], "year": 2019, "doi": "https://doi.org/10.1145/3281664", "OA papers": [{"PaperId": "https://openalex.org/W2901146625", "PaperTitle": "Processor-Tracing Guided Region Formation in Dynamic Binary Translation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Information Science, Academia Sinica": 2.0, "National Taiwan University": 3.0}, "Authors": ["Ding-Yong Hong", "Jan-Jan Wu", "Yuping Liu", "Sheng-Yu Fu", "Wei-Chung Hsu"]}]}, {"DBLP title": "Predicting New Workload or CPU Performance by Analyzing Public Datasets.", "DBLP authors": ["Yu Wang", "Victor Lee", "Gu-Yeon Wei", "David M. Brooks"], "year": 2019, "doi": "https://doi.org/10.1145/3284127", "OA papers": [{"PaperId": "https://openalex.org/W2910377526", "PaperTitle": "Predicting New Workload or CPU Performance by Analyzing Public Datasets", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Harvard University Press": 3.0, "Intel (United States)": 1.0}, "Authors": ["Yu Wang", "Victor C. S. Lee", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Reusing the Optimized Code for JavaScript Ahead-of-Time Compilation.", "DBLP authors": ["Hyukwoo Park", "SungKook Kim", "Jung-Geun Park", "Soo-Mook Moon"], "year": 2019, "doi": "https://doi.org/10.1145/3291056", "OA papers": [{"PaperId": "https://openalex.org/W2904527437", "PaperTitle": "Reusing the Optimized Code for JavaScript Ahead-of-Time Compilation", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Hyukwoo Park", "Sung-Kook Kim", "Jung-Geun Park", "Soo-Mook Moon"]}]}, {"DBLP title": "Bandwidth and Locality Aware Task-stealing for Manycore Architectures with Bandwidth-Asymmetric Memory.", "DBLP authors": ["Han Zhao", "Quan Chen", "Yuxian Qiu", "Ming Wu", "Yao Shen", "Jingwen Leng", "Chao Li", "Minyi Guo"], "year": 2019, "doi": "https://doi.org/10.1145/3291058", "OA papers": [{"PaperId": "https://openalex.org/W2904487346", "PaperTitle": "Bandwidth and Locality Aware Task-stealing for Manycore Architectures with Bandwidth-Asymmetric Memory", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Jiao Tong University": 7.0, "Microsoft Research Asia (China)": 1.0}, "Authors": ["Han Zhao", "Quan Chen", "Yuxian Qiu", "Ming C. Wu", "Yao Shen", "Jingwen Leng", "Chao Li", "Minyi Guo"]}]}, {"DBLP title": "Speeding up Iterative Polyhedral Schedule Optimization with Surrogate Performance Models.", "DBLP authors": ["Stefan Ganser", "Armin Gr\u00f6\u00dflinger", "Norbert Siegmund", "Sven Apel", "Christian Lengauer"], "year": 2019, "doi": "https://doi.org/10.1145/3291773", "OA papers": [{"PaperId": "https://openalex.org/W2905538126", "PaperTitle": "Speeding up Iterative Polyhedral Schedule Optimization with Surrogate Performance Models", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Passau": 4.0, "Bauhaus University, Weimar": 1.0}, "Authors": ["Stefan Ganser", "Armin Gr\u00f6\u00dflinger", "Norbert Siegmund", "Sven Apel", "Christian Lengauer"]}]}, {"DBLP title": "Dual-Page Checkpointing: An Architectural Approach to Efficient Data Persistence for In-Memory Applications.", "DBLP authors": ["Song Wu", "Fang Zhou", "Xiang Gao", "Hai Jin", "Jinglei Ren"], "year": 2019, "doi": "https://doi.org/10.1145/3291057", "OA papers": [{"PaperId": "https://openalex.org/W2910726692", "PaperTitle": "Dual-Page Checkpointing", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Huazhong University of Science and Technology": 4.0, "Microsoft Research Asia (China)": 1.0}, "Authors": ["Song Wu", "Fang Jian Zhou", "Xiang Gao", "Hai Jin", "Jinglei Ren"]}]}, {"DBLP title": "Efficient Cache Performance Modeling in GPUs Using Reuse Distance Analysis.", "DBLP authors": ["Mohsen Kiani", "Amir Rajabzadeh"], "year": 2019, "doi": "https://doi.org/10.1145/3291051", "OA papers": [{"PaperId": "https://openalex.org/W2903738101", "PaperTitle": "Efficient Cache Performance Modeling in GPUs Using Reuse Distance Analysis", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Razi University": 2.0}, "Authors": ["Mohsen Kiani", "Amir Rajabzadeh"]}]}, {"DBLP title": "AUKE: Automatic Kernel Code Generation for an Analogue SIMD Focal-Plane Sensor-Processor Array.", "DBLP authors": ["Thomas Debrunner", "Sajad Saeedi", "Paul H. J. Kelly"], "year": 2019, "doi": "https://doi.org/10.1145/3291055", "OA papers": [{"PaperId": "https://openalex.org/W2910203559", "PaperTitle": "AUKE", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Thomas Debrunner", "Sajad Saeedi", "Paul Kelly"]}]}, {"DBLP title": "SCORE: A Novel Scheme to Efficiently Cache Overlong ECCs in NAND Flash Memory.", "DBLP authors": ["You Zhou", "Fei Wu", "Zhonghai Lu", "Xubin He", "Ping Huang", "Changsheng Xie"], "year": 2019, "doi": "https://doi.org/10.1145/3291052", "OA papers": [{"PaperId": "https://openalex.org/W2904679400", "PaperTitle": "SCORE", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Royal Institute of Technology": 1.0, "Temple University": 2.0}, "Authors": ["You Zhou", "Fei Wu", "Zhonghai Lu", "Xubin He", "Ping Huang", "Changsheng Xie"]}]}, {"DBLP title": "POWAR: Power-Aware Routing in HPC Networks with On/Off Links.", "DBLP authors": ["Francisco J. And\u00fajar", "Salvador Coll", "Marina Alonso", "Pedro L\u00f3pez", "Juan-Miguel Mart\u00ednez"], "year": 2019, "doi": "https://doi.org/10.1145/3293445", "OA papers": [{"PaperId": "https://openalex.org/W2909537693", "PaperTitle": "POWAR", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Valladolid": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 4.0}, "Authors": ["Franciso J. And\u00fajar", "Salvador Coll", "Marina Alonso", "Pedro J. T\u00e1rraga L\u00f3pez", "Juan-Miguel Mart\u00ednez"]}]}, {"DBLP title": "The Art of Getting Deep Neural Networks in Shape.", "DBLP authors": ["Rahim Mammadli", "Felix Wolf", "Ali Jannesari"], "year": 2019, "doi": "https://doi.org/10.1145/3291053", "OA papers": [{"PaperId": "https://openalex.org/W2908530716", "PaperTitle": "The Art of Getting Deep Neural Networks in Shape", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Darmstadt": 2.0, "Iowa State University": 1.0}, "Authors": ["Rahim Mammadli", "Felix Wolf", "Ali Jannesari"]}]}, {"DBLP title": "Energy-Efficient Runtime Management of Heterogeneous Multicores using Online Projection.", "DBLP authors": ["Stavros Tzilis", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2019, "doi": "https://doi.org/10.1145/3293446", "OA papers": [{"PaperId": "https://openalex.org/W2910338735", "PaperTitle": "Energy-Efficient Runtime Management of Heterogeneous Multicores using Online Projection", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chalmers University of Technology": 3.0}, "Authors": ["Stavros Tzilis", "Pedro Trancoso", "Ioannis Sourdis"]}]}, {"DBLP title": "A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips.", "DBLP authors": ["Matthew Kay Fei Lee", "Yingnan Cui", "Thannirmalai Somu", "Tao Luo", "Jun Zhou", "Wai Teng Tang", "Weng-Fai Wong", "Rick Siow Mong Goh"], "year": 2019, "doi": "https://doi.org/10.1145/3291054", "OA papers": [{"PaperId": "https://openalex.org/W2909633668", "PaperTitle": "A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Institute of High Performance Computing": 6.0, "National University of Singapore": 2.0}, "Authors": ["Matthew K. O. Lee", "Yingnan Cui", "Thannirmalai Somu", "Tao Luo", "Jun Zhou", "Wai Kwong Tang", "Weng-Fai Wong", "Rick Siow Mong Goh"]}]}, {"DBLP title": "Decoupled Fused Cache: Fusing a Decoupled LLC with a DRAM Cache.", "DBLP authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2019, "doi": "https://doi.org/10.1145/3293447", "OA papers": [{"PaperId": "https://openalex.org/W2911012662", "PaperTitle": "Decoupled Fused Cache", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chalmers University of Technology": 3.0, "Foundation for Research and Technology Hellas": 1.0}, "Authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"]}]}, {"DBLP title": "Blaze-Tasks: A Framework for Computing Parallel Reductions over Tasks.", "DBLP authors": ["Peter Pirkelbauer", "Amalee Wilson", "Christina L. Peterson", "Damian Dechev"], "year": 2019, "doi": "https://doi.org/10.1145/3293448", "OA papers": [{"PaperId": "https://openalex.org/W2910837860", "PaperTitle": "Blaze-Tasks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Alabama at Birmingham": 1.0, "Los Alamos National Laboratory": 1.0, "University of Central Florida": 2.0}, "Authors": ["Peter Pirkelbauer", "Amalee Wilson", "Christina Hamme Peterson", "Damian Dechev"]}]}, {"DBLP title": "An Autotuning Framework for Scalable Execution of Tiled Code via Iterative Polyhedral Compilation.", "DBLP authors": ["Yukinori Sato", "Tomoya Yuki", "Toshio Endo"], "year": 2019, "doi": "https://doi.org/10.1145/3293449", "OA papers": [{"PaperId": "https://openalex.org/W2908959276", "PaperTitle": "An Autotuning Framework for Scalable Execution of Tiled Code via Iterative Polyhedral Compilation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Toyohashi University of Technology": 1.0, "Tokyo Institute of Technology": 2.0}, "Authors": ["Yukinori Sato", "Tomoya Yuki", "Toshio Endo"]}]}, {"DBLP title": "Metric Selection for GPU Kernel Classification.", "DBLP authors": ["S. Kazem Shekofteh", "Hamid Noori", "Mahmoud Naghibzadeh", "Hadi Sadoghi Yazdi", "Holger Fr\u00f6ning"], "year": 2019, "doi": "https://doi.org/10.1145/3295690", "OA papers": [{"PaperId": "https://openalex.org/W2910063209", "PaperTitle": "Metric Selection for GPU Kernel Classification", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Ferdowsi University of Mashhad": 4.0, "Heidelberg University": 1.0}, "Authors": ["S. Kazem Shekofteh", "Hamid Noori", "Mahmoud Naghibzadeh", "Hadi Sadoghi Yazdi", "Holger Fr\u00f6ning"]}]}, {"DBLP title": "List of 2018 Distinguished Reviewers ACM TACO.", "DBLP authors": ["Angelos Bilas"], "year": 2019, "doi": "https://doi.org/10.1145/3293444", "OA papers": [{"PaperId": "https://openalex.org/W2909995108", "PaperTitle": "List of 2018 Distinguished Reviewers ACM TACO", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Crete": 1.0}, "Authors": ["Angelos Bilas"]}]}]