INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
