// Seed: 3598800969
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output wand id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    output wire id_16,
    input wire id_17,
    input supply0 id_18,
    input tri id_19,
    input tri id_20,
    input tri0 id_21,
    input tri1 id_22,
    output tri0 id_23
);
  wire id_25;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input wire id_2,
    output supply0 id_3,
    input wire id_4,
    output wire id_5,
    output tri id_6,
    output uwire id_7,
    inout wand id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wire id_11,
    output wor id_12,
    input supply0 id_13,
    input tri id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri id_17,
    output uwire id_18,
    output tri1 id_19,
    input tri id_20,
    input tri id_21
);
  always_latch @(posedge 1 or posedge 1) id_3 = 1;
  module_0(
      id_3,
      id_10,
      id_1,
      id_19,
      id_9,
      id_20,
      id_4,
      id_11,
      id_17,
      id_11,
      id_9,
      id_8,
      id_7,
      id_21,
      id_8,
      id_15,
      id_19,
      id_10,
      id_16,
      id_9,
      id_4,
      id_16,
      id_13,
      id_18
  );
  assign id_6 = 1;
endmodule
