// Seed: 101488592
module module_0 #(
    parameter id_8 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_1 = id_4;
  wire _id_8;
  assign id_2[id_8] = 1'b0;
  assign #id_9 id_9 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
  inout wire _id_2;
  inout wire id_1;
  wire id_6;
  logic id_7, id_8;
endmodule
