<stg><name>lenet_predict</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="16" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="24" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="25" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="32" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %i_023_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_023_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %max_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_1_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %sum_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_8_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %sum_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_5_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %sum_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_2_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %conv1_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_output"/><MemPortTyVec>2 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %pool1_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_output"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %conv2_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_output"/><MemPortTyVec>2 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %pool2_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool2_output"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %fc1_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="fc1_output"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %fc2_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="fc2_output"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %fc3_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="fc3_output"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32">
<![CDATA[
entry:24 %call_ln39 = call void @conv2d.3, i32 %gmem, i64 %input_r_read, i32 %conv1_output

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:28 %store_ln70 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32">
<![CDATA[
entry:24 %call_ln39 = call void @conv2d.3, i32 %gmem, i64 %input_r_read, i32 %conv1_output

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2, i32 %conv1_output, i32 %pool1_output

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2, i32 %conv1_output, i32 %pool1_output

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:26 %call_ln41 = call void @conv2d, i32 %pool1_output, i32 %conv2_output

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:26 %call_ln41 = call void @conv2d, i32 %pool1_output, i32 %conv2_output

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:27 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22, i32 %conv2_output, i32 %pool2_output

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:8 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %predicted_class

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:27 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22, i32 %conv2_output, i32 %pool2_output

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:29 %br_ln70 = br void %VITIS_LOOP_72_2.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i:0 %i_6 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.i:1 %icmp_ln70 = icmp_eq  i7 %i_6, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_72_2.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.i:3 %add_ln70 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i:4 %br_ln70 = br i1 %icmp_ln70, void %VITIS_LOOP_72_2.split.i, void %VITIS_LOOP_72_2.i21.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i:2 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_72_2, i32 %pool2_output, i32 %sum_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i:16 %store_ln70 = store i7 %add_ln70, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.i21.preheader:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.i21.preheader:1 %store_ln70 = store i7 0, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i21.preheader:2 %br_ln70 = br void %VITIS_LOOP_72_2.i21

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i:2 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_72_2, i32 %pool2_output, i32 %sum_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i:3 %sum_2_loc_load = load i32 %sum_2_loc

]]></Node>
<StgValue><ssdm name="sum_2_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:4 %x_assign_1 = fadd i32 %sum_2_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:4 %x_assign_1 = fadd i32 %sum_2_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:4 %x_assign_1 = fadd i32 %sum_2_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:4 %x_assign_1 = fadd i32 %sum_2_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="95" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:11 %tmp_17 = fcmp_ogt  i32 %x_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_72_2.split.i:0 %zext_ln70 = zext i7 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i:1 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:5 %bitcast_ln6 = bitcast i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:6 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:7 %trunc_ln6 = trunc i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_72_2.split.i:8 %icmp_ln6 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_72_2.split.i:9 %icmp_ln6_1 = icmp_eq  i23 %trunc_ln6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_1"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_72_2.split.i:10 %or_ln6 = or i1 %icmp_ln6_1, i1 %icmp_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:11 %tmp_17 = fcmp_ogt  i32 %x_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_72_2.split.i:12 %and_ln6 = and i1 %or_ln6, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i:13 %select_ln6 = select i1 %and_ln6, i32 %x_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_72_2.split.i:14 %fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="fc1_output_addr"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.split.i:15 %store_ln76 = store i32 %select_ln6, i7 %fc1_output_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i:17 %br_ln70 = br void %VITIS_LOOP_72_2.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i21:0 %i_8 = load i7 %i_5

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.i21:1 %icmp_ln70_1 = icmp_eq  i7 %i_8, i7 84

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_72_2.i21:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.i21:3 %add_ln70_1 = add i7 %i_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i21:4 %br_ln70 = br i1 %icmp_ln70_1, void %VITIS_LOOP_72_2.split.i22, void %fully_connected.1.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:2 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_72_23, i32 %fc1_output, i32 %sum_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i22:16 %store_ln70 = store i7 %add_ln70_1, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32">
<![CDATA[
fully_connected.1.exit:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fully_connected.1.exit:1 %fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fc3_output_addr"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fully_connected.1.exit:2 %store_ln70 = store i4 0, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
fully_connected.1.exit:3 %br_ln70 = br void %VITIS_LOOP_72_2.i42

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="121" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:2 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_72_23, i32 %fc1_output, i32 %sum_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i22:3 %sum_5_loc_load = load i32 %sum_5_loc

]]></Node>
<StgValue><ssdm name="sum_5_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:4 %x_assign_2 = fadd i32 %sum_5_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="124" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:4 %x_assign_2 = fadd i32 %sum_5_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="125" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:4 %x_assign_2 = fadd i32 %sum_5_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="126" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:4 %x_assign_2 = fadd i32 %sum_5_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:11 %tmp_19 = fcmp_ogt  i32 %x_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="128" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_72_2.split.i22:0 %zext_ln70_1 = zext i7 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i22:1 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:5 %bitcast_ln6_1 = bitcast i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln6_1"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:6 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:7 %trunc_ln6_1 = trunc i32 %bitcast_ln6_1

]]></Node>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_72_2.split.i22:8 %icmp_ln6_2 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6_2"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_72_2.split.i22:9 %icmp_ln6_3 = icmp_eq  i23 %trunc_ln6_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_3"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_72_2.split.i22:10 %or_ln6_1 = or i1 %icmp_ln6_3, i1 %icmp_ln6_2

]]></Node>
<StgValue><ssdm name="or_ln6_1"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:11 %tmp_19 = fcmp_ogt  i32 %x_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_72_2.split.i22:12 %and_ln6_1 = and i1 %or_ln6_1, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln6_1"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i22:13 %select_ln6_1 = select i1 %and_ln6_1, i32 %x_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln6_1"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_72_2.split.i22:14 %fc2_output_addr = getelementptr i32 %fc2_output, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="fc2_output_addr"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_72_2.split.i22:15 %store_ln76 = store i32 %select_ln6_1, i7 %fc2_output_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i22:17 %br_ln70 = br void %VITIS_LOOP_72_2.i21

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i42:0 %i_9 = load i4 %i_7

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="143" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2.i42:1 %icmp_ln70_2 = icmp_eq  i4 %i_9, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln70_2"/></StgValue>
</operation>

<operation id="144" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_72_2.i42:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2.i42:3 %add_ln70_2 = add i4 %i_9, i4 1

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i42:4 %br_ln70 = br i1 %icmp_ln70_2, void %VITIS_LOOP_72_2.split.i43, void %fully_connected.2.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:2 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_72_24, i32 %fc2_output, i32 %sum_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i43:16 %store_ln70 = store i4 %add_ln70_2, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="4">
<![CDATA[
fully_connected.2.exit:0 %max = load i4 %fc3_output_addr

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="150" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:2 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_72_24, i32 %fc2_output, i32 %sum_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i43:3 %sum_8_loc_load = load i32 %sum_8_loc

]]></Node>
<StgValue><ssdm name="sum_8_loc_load"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:4 %x_assign_3 = fadd i32 %sum_8_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="153" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:4 %x_assign_3 = fadd i32 %sum_8_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="154" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:4 %x_assign_3 = fadd i32 %sum_8_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="155" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:4 %x_assign_3 = fadd i32 %sum_8_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="156" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:11 %tmp_21 = fcmp_ogt  i32 %x_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="157" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_72_2.split.i43:0 %zext_ln70_2 = zext i4 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i43:1 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="159" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:5 %bitcast_ln6_2 = bitcast i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln6_2"/></StgValue>
</operation>

<operation id="160" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:6 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:7 %trunc_ln6_2 = trunc i32 %bitcast_ln6_2

]]></Node>
<StgValue><ssdm name="trunc_ln6_2"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_72_2.split.i43:8 %icmp_ln6_4 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6_4"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_72_2.split.i43:9 %icmp_ln6_5 = icmp_eq  i23 %trunc_ln6_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_5"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_72_2.split.i43:10 %or_ln6_2 = or i1 %icmp_ln6_5, i1 %icmp_ln6_4

]]></Node>
<StgValue><ssdm name="or_ln6_2"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:11 %tmp_21 = fcmp_ogt  i32 %x_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="166" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_72_2.split.i43:12 %and_ln6_2 = and i1 %or_ln6_2, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln6_2"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_72_2.split.i43:13 %select_ln6_2 = select i1 %and_ln6_2, i32 %x_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln6_2"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_72_2.split.i43:14 %fc3_output_addr_1 = getelementptr i32 %fc3_output, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="fc3_output_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2.split.i43:15 %store_ln76 = store i32 %select_ln6_2, i4 %fc3_output_addr_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_72_2.split.i43:17 %br_ln70 = br void %VITIS_LOOP_72_2.i42

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="171" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="4">
<![CDATA[
fully_connected.2.exit:0 %max = load i4 %fc3_output_addr

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="172" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
fully_connected.2.exit:1 %call_ln11 = call void @lenet_predict_Pipeline_VITIS_LOOP_12_1, i32 %max, i32 %fc3_output, i32 %max_1_loc

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="173" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
fully_connected.2.exit:1 %call_ln11 = call void @lenet_predict_Pipeline_VITIS_LOOP_12_1, i32 %max, i32 %fc3_output, i32 %max_1_loc

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="174" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fully_connected.2.exit:2 %max_1_loc_load = load i32 %max_1_loc

]]></Node>
<StgValue><ssdm name="max_1_loc_load"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fully_connected.2.exit:3 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_16_2, i32 %fc3_output, i32 %max_1_loc_load, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="176" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fully_connected.2.exit:3 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_16_2, i32 %fc3_output, i32 %max_1_loc_load, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="177" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fully_connected.2.exit:4 %sum_loc_load = load i32 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="178" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
fully_connected.2.exit:5 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_20_3, i32 %fc3_output, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="179" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
fully_connected.2.exit:5 %call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_20_3, i32 %fc3_output, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="180" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
fully_connected.2.exit:6 %max_prob = load i4 %fc3_output_addr

]]></Node>
<StgValue><ssdm name="max_prob"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="181" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
fully_connected.2.exit:6 %max_prob = load i4 %fc3_output_addr

]]></Node>
<StgValue><ssdm name="max_prob"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="182" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fully_connected.2.exit:7 %call_ln50 = call void @lenet_predict_Pipeline_VITIS_LOOP_51_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="183" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fully_connected.2.exit:7 %call_ln50 = call void @lenet_predict_Pipeline_VITIS_LOOP_51_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="184" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fully_connected.2.exit:8 %i_023_loc_load = load i32 %i_023_loc

]]></Node>
<StgValue><ssdm name="i_023_loc_load"/></StgValue>
</operation>

<operation id="185" st_id="44" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
fully_connected.2.exit:9 %write_ln54 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %predicted_class, i32 %i_023_loc_load

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="186" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
fully_connected.2.exit:10 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="237" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="238" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="239" name="predicted_class" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="predicted_class"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="241" from="StgValue_240" to="i" fromId="240" toId="45">
</dataflow>
<dataflow id="243" from="_ssdm_op_Read.s_axilite.i64" to="input_r_read" fromId="242" toId="46">
</dataflow>
<dataflow id="244" from="input_r" to="input_r_read" fromId="238" toId="46">
</dataflow>
<dataflow id="246" from="StgValue_245" to="i_023_loc" fromId="245" toId="47">
</dataflow>
<dataflow id="247" from="StgValue_245" to="sum_loc" fromId="245" toId="48">
</dataflow>
<dataflow id="248" from="StgValue_245" to="max_1_loc" fromId="245" toId="49">
</dataflow>
<dataflow id="249" from="StgValue_245" to="sum_8_loc" fromId="245" toId="50">
</dataflow>
<dataflow id="250" from="StgValue_245" to="sum_5_loc" fromId="245" toId="51">
</dataflow>
<dataflow id="251" from="StgValue_245" to="sum_2_loc" fromId="245" toId="52">
</dataflow>
<dataflow id="252" from="StgValue_245" to="conv1_output" fromId="245" toId="53">
</dataflow>
<dataflow id="253" from="StgValue_245" to="pool1_output" fromId="245" toId="54">
</dataflow>
<dataflow id="254" from="StgValue_245" to="conv2_output" fromId="245" toId="55">
</dataflow>
<dataflow id="255" from="StgValue_245" to="pool2_output" fromId="245" toId="56">
</dataflow>
<dataflow id="256" from="StgValue_245" to="fc1_output" fromId="245" toId="57">
</dataflow>
<dataflow id="257" from="StgValue_245" to="fc2_output" fromId="245" toId="58">
</dataflow>
<dataflow id="258" from="StgValue_245" to="fc3_output" fromId="245" toId="59">
</dataflow>
<dataflow id="260" from="conv2d.3" to="call_ln39" fromId="259" toId="60">
</dataflow>
<dataflow id="261" from="gmem" to="call_ln39" fromId="237" toId="60">
</dataflow>
<dataflow id="262" from="input_r_read" to="call_ln39" fromId="46" toId="60">
</dataflow>
<dataflow id="263" from="conv1_output" to="call_ln39" fromId="53" toId="60">
</dataflow>
<dataflow id="265" from="StgValue_264" to="store_ln70" fromId="264" toId="61">
</dataflow>
<dataflow id="266" from="i" to="store_ln70" fromId="45" toId="61">
</dataflow>
<dataflow id="267" from="conv2d.3" to="call_ln39" fromId="259" toId="62">
</dataflow>
<dataflow id="268" from="gmem" to="call_ln39" fromId="237" toId="62">
</dataflow>
<dataflow id="269" from="input_r_read" to="call_ln39" fromId="46" toId="62">
</dataflow>
<dataflow id="270" from="conv1_output" to="call_ln39" fromId="53" toId="62">
</dataflow>
<dataflow id="272" from="lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2" to="call_ln0" fromId="271" toId="63">
</dataflow>
<dataflow id="273" from="conv1_output" to="call_ln0" fromId="53" toId="63">
</dataflow>
<dataflow id="274" from="pool1_output" to="call_ln0" fromId="54" toId="63">
</dataflow>
<dataflow id="275" from="lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2" to="call_ln0" fromId="271" toId="64">
</dataflow>
<dataflow id="276" from="conv1_output" to="call_ln0" fromId="53" toId="64">
</dataflow>
<dataflow id="277" from="pool1_output" to="call_ln0" fromId="54" toId="64">
</dataflow>
<dataflow id="279" from="conv2d" to="call_ln41" fromId="278" toId="65">
</dataflow>
<dataflow id="280" from="pool1_output" to="call_ln41" fromId="54" toId="65">
</dataflow>
<dataflow id="281" from="conv2_output" to="call_ln41" fromId="55" toId="65">
</dataflow>
<dataflow id="282" from="conv2d" to="call_ln41" fromId="278" toId="66">
</dataflow>
<dataflow id="283" from="pool1_output" to="call_ln41" fromId="54" toId="66">
</dataflow>
<dataflow id="284" from="conv2_output" to="call_ln41" fromId="55" toId="66">
</dataflow>
<dataflow id="286" from="lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22" to="call_ln0" fromId="285" toId="67">
</dataflow>
<dataflow id="287" from="conv2_output" to="call_ln0" fromId="55" toId="67">
</dataflow>
<dataflow id="288" from="pool2_output" to="call_ln0" fromId="56" toId="67">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln13" fromId="289" toId="68">
</dataflow>
<dataflow id="292" from="empty_9" to="spectopmodule_ln13" fromId="291" toId="68">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="69">
</dataflow>
<dataflow id="295" from="gmem" to="specinterface_ln0" fromId="237" toId="69">
</dataflow>
<dataflow id="297" from="empty" to="specinterface_ln0" fromId="296" toId="69">
</dataflow>
<dataflow id="299" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="69">
</dataflow>
<dataflow id="300" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="69">
</dataflow>
<dataflow id="302" from="empty_0" to="specinterface_ln0" fromId="301" toId="69">
</dataflow>
<dataflow id="303" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="69">
</dataflow>
<dataflow id="304" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="69">
</dataflow>
<dataflow id="306" from="empty_1" to="specinterface_ln0" fromId="305" toId="69">
</dataflow>
<dataflow id="308" from="empty_2" to="specinterface_ln0" fromId="307" toId="69">
</dataflow>
<dataflow id="309" from="empty_0" to="specinterface_ln0" fromId="301" toId="69">
</dataflow>
<dataflow id="311" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="69">
</dataflow>
<dataflow id="312" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="69">
</dataflow>
<dataflow id="313" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="69">
</dataflow>
<dataflow id="314" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="69">
</dataflow>
<dataflow id="315" from="empty_0" to="specinterface_ln0" fromId="301" toId="69">
</dataflow>
<dataflow id="316" from="empty_0" to="specinterface_ln0" fromId="301" toId="69">
</dataflow>
<dataflow id="318" from="StgValue_317" to="specinterface_ln0" fromId="317" toId="69">
</dataflow>
<dataflow id="319" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="69">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="320" toId="70">
</dataflow>
<dataflow id="322" from="gmem" to="specbitsmap_ln0" fromId="237" toId="70">
</dataflow>
<dataflow id="323" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="71">
</dataflow>
<dataflow id="324" from="input_r" to="specinterface_ln0" fromId="238" toId="71">
</dataflow>
<dataflow id="326" from="empty_3" to="specinterface_ln0" fromId="325" toId="71">
</dataflow>
<dataflow id="327" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="328" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="329" from="empty_0" to="specinterface_ln0" fromId="301" toId="71">
</dataflow>
<dataflow id="330" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="331" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="333" from="empty_4" to="specinterface_ln0" fromId="332" toId="71">
</dataflow>
<dataflow id="335" from="empty_5" to="specinterface_ln0" fromId="334" toId="71">
</dataflow>
<dataflow id="336" from="empty_0" to="specinterface_ln0" fromId="301" toId="71">
</dataflow>
<dataflow id="337" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="338" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="339" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="340" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="341" from="empty_0" to="specinterface_ln0" fromId="301" toId="71">
</dataflow>
<dataflow id="343" from="empty_6" to="specinterface_ln0" fromId="342" toId="71">
</dataflow>
<dataflow id="344" from="StgValue_317" to="specinterface_ln0" fromId="317" toId="71">
</dataflow>
<dataflow id="345" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="71">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="72">
</dataflow>
<dataflow id="347" from="input_r" to="specinterface_ln0" fromId="238" toId="72">
</dataflow>
<dataflow id="349" from="empty_7" to="specinterface_ln0" fromId="348" toId="72">
</dataflow>
<dataflow id="350" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="351" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="352" from="empty_0" to="specinterface_ln0" fromId="301" toId="72">
</dataflow>
<dataflow id="353" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="354" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="355" from="empty_0" to="specinterface_ln0" fromId="301" toId="72">
</dataflow>
<dataflow id="356" from="empty_0" to="specinterface_ln0" fromId="301" toId="72">
</dataflow>
<dataflow id="357" from="empty_0" to="specinterface_ln0" fromId="301" toId="72">
</dataflow>
<dataflow id="358" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="359" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="360" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="361" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="362" from="empty_0" to="specinterface_ln0" fromId="301" toId="72">
</dataflow>
<dataflow id="363" from="empty_6" to="specinterface_ln0" fromId="342" toId="72">
</dataflow>
<dataflow id="364" from="StgValue_317" to="specinterface_ln0" fromId="317" toId="72">
</dataflow>
<dataflow id="365" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="72">
</dataflow>
<dataflow id="366" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="320" toId="73">
</dataflow>
<dataflow id="367" from="predicted_class" to="specbitsmap_ln0" fromId="239" toId="73">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="74">
</dataflow>
<dataflow id="369" from="predicted_class" to="specinterface_ln0" fromId="239" toId="74">
</dataflow>
<dataflow id="370" from="empty_3" to="specinterface_ln0" fromId="325" toId="74">
</dataflow>
<dataflow id="371" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="372" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="373" from="empty_0" to="specinterface_ln0" fromId="301" toId="74">
</dataflow>
<dataflow id="374" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="375" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="377" from="empty_8" to="specinterface_ln0" fromId="376" toId="74">
</dataflow>
<dataflow id="378" from="empty_5" to="specinterface_ln0" fromId="334" toId="74">
</dataflow>
<dataflow id="379" from="empty_0" to="specinterface_ln0" fromId="301" toId="74">
</dataflow>
<dataflow id="380" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="381" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="382" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="383" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="384" from="empty_0" to="specinterface_ln0" fromId="301" toId="74">
</dataflow>
<dataflow id="385" from="empty_0" to="specinterface_ln0" fromId="301" toId="74">
</dataflow>
<dataflow id="386" from="StgValue_317" to="specinterface_ln0" fromId="317" toId="74">
</dataflow>
<dataflow id="387" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="74">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="75">
</dataflow>
<dataflow id="389" from="predicted_class" to="specinterface_ln0" fromId="239" toId="75">
</dataflow>
<dataflow id="390" from="empty_7" to="specinterface_ln0" fromId="348" toId="75">
</dataflow>
<dataflow id="391" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="392" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="393" from="empty_0" to="specinterface_ln0" fromId="301" toId="75">
</dataflow>
<dataflow id="394" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="395" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="396" from="empty_0" to="specinterface_ln0" fromId="301" toId="75">
</dataflow>
<dataflow id="397" from="empty_0" to="specinterface_ln0" fromId="301" toId="75">
</dataflow>
<dataflow id="398" from="empty_0" to="specinterface_ln0" fromId="301" toId="75">
</dataflow>
<dataflow id="399" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="400" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="401" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="402" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="403" from="empty_0" to="specinterface_ln0" fromId="301" toId="75">
</dataflow>
<dataflow id="404" from="empty_0" to="specinterface_ln0" fromId="301" toId="75">
</dataflow>
<dataflow id="405" from="StgValue_317" to="specinterface_ln0" fromId="317" toId="75">
</dataflow>
<dataflow id="406" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="75">
</dataflow>
<dataflow id="407" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="76">
</dataflow>
<dataflow id="408" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="409" from="empty_3" to="specinterface_ln0" fromId="325" toId="76">
</dataflow>
<dataflow id="410" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="411" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="412" from="empty_0" to="specinterface_ln0" fromId="301" toId="76">
</dataflow>
<dataflow id="413" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="414" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="415" from="empty_8" to="specinterface_ln0" fromId="376" toId="76">
</dataflow>
<dataflow id="416" from="empty_0" to="specinterface_ln0" fromId="301" toId="76">
</dataflow>
<dataflow id="417" from="empty_0" to="specinterface_ln0" fromId="301" toId="76">
</dataflow>
<dataflow id="418" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="419" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="420" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="421" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="422" from="empty_0" to="specinterface_ln0" fromId="301" toId="76">
</dataflow>
<dataflow id="423" from="empty_0" to="specinterface_ln0" fromId="301" toId="76">
</dataflow>
<dataflow id="424" from="StgValue_317" to="specinterface_ln0" fromId="317" toId="76">
</dataflow>
<dataflow id="425" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="76">
</dataflow>
<dataflow id="426" from="lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22" to="call_ln0" fromId="285" toId="77">
</dataflow>
<dataflow id="427" from="conv2_output" to="call_ln0" fromId="55" toId="77">
</dataflow>
<dataflow id="428" from="pool2_output" to="call_ln0" fromId="56" toId="77">
</dataflow>
<dataflow id="429" from="i" to="i_6" fromId="45" toId="79">
</dataflow>
<dataflow id="430" from="i_6" to="icmp_ln70" fromId="79" toId="80">
</dataflow>
<dataflow id="432" from="StgValue_431" to="icmp_ln70" fromId="431" toId="80">
</dataflow>
<dataflow id="434" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="433" toId="81">
</dataflow>
<dataflow id="436" from="StgValue_435" to="speclooptripcount_ln0" fromId="435" toId="81">
</dataflow>
<dataflow id="437" from="StgValue_435" to="speclooptripcount_ln0" fromId="435" toId="81">
</dataflow>
<dataflow id="438" from="StgValue_435" to="speclooptripcount_ln0" fromId="435" toId="81">
</dataflow>
<dataflow id="439" from="i_6" to="add_ln70" fromId="79" toId="82">
</dataflow>
<dataflow id="441" from="StgValue_440" to="add_ln70" fromId="440" toId="82">
</dataflow>
<dataflow id="442" from="icmp_ln70" to="br_ln70" fromId="80" toId="83">
</dataflow>
<dataflow id="444" from="lenet_predict_Pipeline_VITIS_LOOP_72_2" to="call_ln0" fromId="443" toId="84">
</dataflow>
<dataflow id="445" from="pool2_output" to="call_ln0" fromId="56" toId="84">
</dataflow>
<dataflow id="446" from="sum_2_loc" to="call_ln0" fromId="52" toId="84">
</dataflow>
<dataflow id="447" from="add_ln70" to="store_ln70" fromId="82" toId="85">
</dataflow>
<dataflow id="448" from="i" to="store_ln70" fromId="45" toId="85">
</dataflow>
<dataflow id="449" from="StgValue_240" to="i_5" fromId="240" toId="86">
</dataflow>
<dataflow id="450" from="StgValue_264" to="store_ln70" fromId="264" toId="87">
</dataflow>
<dataflow id="451" from="i_5" to="store_ln70" fromId="86" toId="87">
</dataflow>
<dataflow id="452" from="lenet_predict_Pipeline_VITIS_LOOP_72_2" to="call_ln0" fromId="443" toId="89">
</dataflow>
<dataflow id="453" from="pool2_output" to="call_ln0" fromId="56" toId="89">
</dataflow>
<dataflow id="454" from="sum_2_loc" to="call_ln0" fromId="52" toId="89">
</dataflow>
<dataflow id="455" from="sum_2_loc" to="sum_2_loc_load" fromId="52" toId="90">
</dataflow>
<dataflow id="456" from="sum_2_loc_load" to="x_assign_1" fromId="90" toId="91">
</dataflow>
<dataflow id="458" from="StgValue_457" to="x_assign_1" fromId="457" toId="91">
</dataflow>
<dataflow id="459" from="sum_2_loc_load" to="x_assign_1" fromId="90" toId="92">
</dataflow>
<dataflow id="460" from="StgValue_457" to="x_assign_1" fromId="457" toId="92">
</dataflow>
<dataflow id="461" from="sum_2_loc_load" to="x_assign_1" fromId="90" toId="93">
</dataflow>
<dataflow id="462" from="StgValue_457" to="x_assign_1" fromId="457" toId="93">
</dataflow>
<dataflow id="463" from="sum_2_loc_load" to="x_assign_1" fromId="90" toId="94">
</dataflow>
<dataflow id="464" from="StgValue_457" to="x_assign_1" fromId="457" toId="94">
</dataflow>
<dataflow id="465" from="x_assign_1" to="tmp_17" fromId="94" toId="95">
</dataflow>
<dataflow id="466" from="StgValue_457" to="tmp_17" fromId="457" toId="95">
</dataflow>
<dataflow id="467" from="i_6" to="zext_ln70" fromId="79" toId="96">
</dataflow>
<dataflow id="469" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="468" toId="97">
</dataflow>
<dataflow id="471" from="empty_18" to="specloopname_ln70" fromId="470" toId="97">
</dataflow>
<dataflow id="472" from="x_assign_1" to="bitcast_ln6" fromId="94" toId="98">
</dataflow>
<dataflow id="474" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_s" fromId="473" toId="99">
</dataflow>
<dataflow id="475" from="bitcast_ln6" to="tmp_s" fromId="98" toId="99">
</dataflow>
<dataflow id="477" from="StgValue_476" to="tmp_s" fromId="476" toId="99">
</dataflow>
<dataflow id="479" from="StgValue_478" to="tmp_s" fromId="478" toId="99">
</dataflow>
<dataflow id="480" from="bitcast_ln6" to="trunc_ln6" fromId="98" toId="100">
</dataflow>
<dataflow id="481" from="tmp_s" to="icmp_ln6" fromId="99" toId="101">
</dataflow>
<dataflow id="483" from="StgValue_482" to="icmp_ln6" fromId="482" toId="101">
</dataflow>
<dataflow id="484" from="trunc_ln6" to="icmp_ln6_1" fromId="100" toId="102">
</dataflow>
<dataflow id="486" from="StgValue_485" to="icmp_ln6_1" fromId="485" toId="102">
</dataflow>
<dataflow id="487" from="icmp_ln6_1" to="or_ln6" fromId="102" toId="103">
</dataflow>
<dataflow id="488" from="icmp_ln6" to="or_ln6" fromId="101" toId="103">
</dataflow>
<dataflow id="489" from="x_assign_1" to="tmp_17" fromId="94" toId="104">
</dataflow>
<dataflow id="490" from="StgValue_457" to="tmp_17" fromId="457" toId="104">
</dataflow>
<dataflow id="491" from="or_ln6" to="and_ln6" fromId="103" toId="105">
</dataflow>
<dataflow id="492" from="tmp_17" to="and_ln6" fromId="104" toId="105">
</dataflow>
<dataflow id="493" from="and_ln6" to="select_ln6" fromId="105" toId="106">
</dataflow>
<dataflow id="494" from="x_assign_1" to="select_ln6" fromId="94" toId="106">
</dataflow>
<dataflow id="495" from="StgValue_457" to="select_ln6" fromId="457" toId="106">
</dataflow>
<dataflow id="496" from="fc1_output" to="fc1_output_addr" fromId="57" toId="107">
</dataflow>
<dataflow id="498" from="StgValue_497" to="fc1_output_addr" fromId="497" toId="107">
</dataflow>
<dataflow id="499" from="zext_ln70" to="fc1_output_addr" fromId="96" toId="107">
</dataflow>
<dataflow id="500" from="select_ln6" to="store_ln76" fromId="106" toId="108">
</dataflow>
<dataflow id="501" from="fc1_output_addr" to="store_ln76" fromId="107" toId="108">
</dataflow>
<dataflow id="502" from="i_5" to="i_8" fromId="86" toId="110">
</dataflow>
<dataflow id="503" from="i_8" to="icmp_ln70_1" fromId="110" toId="111">
</dataflow>
<dataflow id="505" from="StgValue_504" to="icmp_ln70_1" fromId="504" toId="111">
</dataflow>
<dataflow id="506" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="433" toId="112">
</dataflow>
<dataflow id="508" from="StgValue_507" to="speclooptripcount_ln0" fromId="507" toId="112">
</dataflow>
<dataflow id="509" from="StgValue_507" to="speclooptripcount_ln0" fromId="507" toId="112">
</dataflow>
<dataflow id="510" from="StgValue_507" to="speclooptripcount_ln0" fromId="507" toId="112">
</dataflow>
<dataflow id="511" from="i_8" to="add_ln70_1" fromId="110" toId="113">
</dataflow>
<dataflow id="512" from="StgValue_440" to="add_ln70_1" fromId="440" toId="113">
</dataflow>
<dataflow id="513" from="icmp_ln70_1" to="br_ln70" fromId="111" toId="114">
</dataflow>
<dataflow id="515" from="lenet_predict_Pipeline_VITIS_LOOP_72_23" to="call_ln0" fromId="514" toId="115">
</dataflow>
<dataflow id="516" from="fc1_output" to="call_ln0" fromId="57" toId="115">
</dataflow>
<dataflow id="517" from="sum_5_loc" to="call_ln0" fromId="51" toId="115">
</dataflow>
<dataflow id="518" from="add_ln70_1" to="store_ln70" fromId="113" toId="116">
</dataflow>
<dataflow id="519" from="i_5" to="store_ln70" fromId="86" toId="116">
</dataflow>
<dataflow id="520" from="StgValue_240" to="i_7" fromId="240" toId="117">
</dataflow>
<dataflow id="521" from="fc3_output" to="fc3_output_addr" fromId="59" toId="118">
</dataflow>
<dataflow id="522" from="StgValue_497" to="fc3_output_addr" fromId="497" toId="118">
</dataflow>
<dataflow id="523" from="StgValue_497" to="fc3_output_addr" fromId="497" toId="118">
</dataflow>
<dataflow id="525" from="StgValue_524" to="store_ln70" fromId="524" toId="119">
</dataflow>
<dataflow id="526" from="i_7" to="store_ln70" fromId="117" toId="119">
</dataflow>
<dataflow id="527" from="lenet_predict_Pipeline_VITIS_LOOP_72_23" to="call_ln0" fromId="514" toId="121">
</dataflow>
<dataflow id="528" from="fc1_output" to="call_ln0" fromId="57" toId="121">
</dataflow>
<dataflow id="529" from="sum_5_loc" to="call_ln0" fromId="51" toId="121">
</dataflow>
<dataflow id="530" from="sum_5_loc" to="sum_5_loc_load" fromId="51" toId="122">
</dataflow>
<dataflow id="531" from="sum_5_loc_load" to="x_assign_2" fromId="122" toId="123">
</dataflow>
<dataflow id="532" from="StgValue_457" to="x_assign_2" fromId="457" toId="123">
</dataflow>
<dataflow id="533" from="sum_5_loc_load" to="x_assign_2" fromId="122" toId="124">
</dataflow>
<dataflow id="534" from="StgValue_457" to="x_assign_2" fromId="457" toId="124">
</dataflow>
<dataflow id="535" from="sum_5_loc_load" to="x_assign_2" fromId="122" toId="125">
</dataflow>
<dataflow id="536" from="StgValue_457" to="x_assign_2" fromId="457" toId="125">
</dataflow>
<dataflow id="537" from="sum_5_loc_load" to="x_assign_2" fromId="122" toId="126">
</dataflow>
<dataflow id="538" from="StgValue_457" to="x_assign_2" fromId="457" toId="126">
</dataflow>
<dataflow id="539" from="x_assign_2" to="tmp_19" fromId="126" toId="127">
</dataflow>
<dataflow id="540" from="StgValue_457" to="tmp_19" fromId="457" toId="127">
</dataflow>
<dataflow id="541" from="i_8" to="zext_ln70_1" fromId="110" toId="128">
</dataflow>
<dataflow id="542" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="468" toId="129">
</dataflow>
<dataflow id="543" from="empty_18" to="specloopname_ln70" fromId="470" toId="129">
</dataflow>
<dataflow id="544" from="x_assign_2" to="bitcast_ln6_1" fromId="126" toId="130">
</dataflow>
<dataflow id="545" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_18" fromId="473" toId="131">
</dataflow>
<dataflow id="546" from="bitcast_ln6_1" to="tmp_18" fromId="130" toId="131">
</dataflow>
<dataflow id="547" from="StgValue_476" to="tmp_18" fromId="476" toId="131">
</dataflow>
<dataflow id="548" from="StgValue_478" to="tmp_18" fromId="478" toId="131">
</dataflow>
<dataflow id="549" from="bitcast_ln6_1" to="trunc_ln6_1" fromId="130" toId="132">
</dataflow>
<dataflow id="550" from="tmp_18" to="icmp_ln6_2" fromId="131" toId="133">
</dataflow>
<dataflow id="551" from="StgValue_482" to="icmp_ln6_2" fromId="482" toId="133">
</dataflow>
<dataflow id="552" from="trunc_ln6_1" to="icmp_ln6_3" fromId="132" toId="134">
</dataflow>
<dataflow id="553" from="StgValue_485" to="icmp_ln6_3" fromId="485" toId="134">
</dataflow>
<dataflow id="554" from="icmp_ln6_3" to="or_ln6_1" fromId="134" toId="135">
</dataflow>
<dataflow id="555" from="icmp_ln6_2" to="or_ln6_1" fromId="133" toId="135">
</dataflow>
<dataflow id="556" from="x_assign_2" to="tmp_19" fromId="126" toId="136">
</dataflow>
<dataflow id="557" from="StgValue_457" to="tmp_19" fromId="457" toId="136">
</dataflow>
<dataflow id="558" from="or_ln6_1" to="and_ln6_1" fromId="135" toId="137">
</dataflow>
<dataflow id="559" from="tmp_19" to="and_ln6_1" fromId="136" toId="137">
</dataflow>
<dataflow id="560" from="and_ln6_1" to="select_ln6_1" fromId="137" toId="138">
</dataflow>
<dataflow id="561" from="x_assign_2" to="select_ln6_1" fromId="126" toId="138">
</dataflow>
<dataflow id="562" from="StgValue_457" to="select_ln6_1" fromId="457" toId="138">
</dataflow>
<dataflow id="563" from="fc2_output" to="fc2_output_addr" fromId="58" toId="139">
</dataflow>
<dataflow id="564" from="StgValue_497" to="fc2_output_addr" fromId="497" toId="139">
</dataflow>
<dataflow id="565" from="zext_ln70_1" to="fc2_output_addr" fromId="128" toId="139">
</dataflow>
<dataflow id="566" from="select_ln6_1" to="store_ln76" fromId="138" toId="140">
</dataflow>
<dataflow id="567" from="fc2_output_addr" to="store_ln76" fromId="139" toId="140">
</dataflow>
<dataflow id="568" from="i_7" to="i_9" fromId="117" toId="142">
</dataflow>
<dataflow id="569" from="i_9" to="icmp_ln70_2" fromId="142" toId="143">
</dataflow>
<dataflow id="571" from="StgValue_570" to="icmp_ln70_2" fromId="570" toId="143">
</dataflow>
<dataflow id="572" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="433" toId="144">
</dataflow>
<dataflow id="574" from="StgValue_573" to="speclooptripcount_ln0" fromId="573" toId="144">
</dataflow>
<dataflow id="575" from="StgValue_573" to="speclooptripcount_ln0" fromId="573" toId="144">
</dataflow>
<dataflow id="576" from="StgValue_573" to="speclooptripcount_ln0" fromId="573" toId="144">
</dataflow>
<dataflow id="577" from="i_9" to="add_ln70_2" fromId="142" toId="145">
</dataflow>
<dataflow id="579" from="StgValue_578" to="add_ln70_2" fromId="578" toId="145">
</dataflow>
<dataflow id="580" from="icmp_ln70_2" to="br_ln70" fromId="143" toId="146">
</dataflow>
<dataflow id="582" from="lenet_predict_Pipeline_VITIS_LOOP_72_24" to="call_ln0" fromId="581" toId="147">
</dataflow>
<dataflow id="583" from="fc2_output" to="call_ln0" fromId="58" toId="147">
</dataflow>
<dataflow id="584" from="sum_8_loc" to="call_ln0" fromId="50" toId="147">
</dataflow>
<dataflow id="585" from="add_ln70_2" to="store_ln70" fromId="145" toId="148">
</dataflow>
<dataflow id="586" from="i_7" to="store_ln70" fromId="117" toId="148">
</dataflow>
<dataflow id="587" from="fc3_output_addr" to="max" fromId="118" toId="149">
</dataflow>
<dataflow id="588" from="lenet_predict_Pipeline_VITIS_LOOP_72_24" to="call_ln0" fromId="581" toId="150">
</dataflow>
<dataflow id="589" from="fc2_output" to="call_ln0" fromId="58" toId="150">
</dataflow>
<dataflow id="590" from="sum_8_loc" to="call_ln0" fromId="50" toId="150">
</dataflow>
<dataflow id="591" from="sum_8_loc" to="sum_8_loc_load" fromId="50" toId="151">
</dataflow>
<dataflow id="592" from="sum_8_loc_load" to="x_assign_3" fromId="151" toId="152">
</dataflow>
<dataflow id="593" from="StgValue_457" to="x_assign_3" fromId="457" toId="152">
</dataflow>
<dataflow id="594" from="sum_8_loc_load" to="x_assign_3" fromId="151" toId="153">
</dataflow>
<dataflow id="595" from="StgValue_457" to="x_assign_3" fromId="457" toId="153">
</dataflow>
<dataflow id="596" from="sum_8_loc_load" to="x_assign_3" fromId="151" toId="154">
</dataflow>
<dataflow id="597" from="StgValue_457" to="x_assign_3" fromId="457" toId="154">
</dataflow>
<dataflow id="598" from="sum_8_loc_load" to="x_assign_3" fromId="151" toId="155">
</dataflow>
<dataflow id="599" from="StgValue_457" to="x_assign_3" fromId="457" toId="155">
</dataflow>
<dataflow id="600" from="x_assign_3" to="tmp_21" fromId="155" toId="156">
</dataflow>
<dataflow id="601" from="StgValue_457" to="tmp_21" fromId="457" toId="156">
</dataflow>
<dataflow id="602" from="i_9" to="zext_ln70_2" fromId="142" toId="157">
</dataflow>
<dataflow id="603" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="468" toId="158">
</dataflow>
<dataflow id="604" from="empty_18" to="specloopname_ln70" fromId="470" toId="158">
</dataflow>
<dataflow id="605" from="x_assign_3" to="bitcast_ln6_2" fromId="155" toId="159">
</dataflow>
<dataflow id="606" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_20" fromId="473" toId="160">
</dataflow>
<dataflow id="607" from="bitcast_ln6_2" to="tmp_20" fromId="159" toId="160">
</dataflow>
<dataflow id="608" from="StgValue_476" to="tmp_20" fromId="476" toId="160">
</dataflow>
<dataflow id="609" from="StgValue_478" to="tmp_20" fromId="478" toId="160">
</dataflow>
<dataflow id="610" from="bitcast_ln6_2" to="trunc_ln6_2" fromId="159" toId="161">
</dataflow>
<dataflow id="611" from="tmp_20" to="icmp_ln6_4" fromId="160" toId="162">
</dataflow>
<dataflow id="612" from="StgValue_482" to="icmp_ln6_4" fromId="482" toId="162">
</dataflow>
<dataflow id="613" from="trunc_ln6_2" to="icmp_ln6_5" fromId="161" toId="163">
</dataflow>
<dataflow id="614" from="StgValue_485" to="icmp_ln6_5" fromId="485" toId="163">
</dataflow>
<dataflow id="615" from="icmp_ln6_5" to="or_ln6_2" fromId="163" toId="164">
</dataflow>
<dataflow id="616" from="icmp_ln6_4" to="or_ln6_2" fromId="162" toId="164">
</dataflow>
<dataflow id="617" from="x_assign_3" to="tmp_21" fromId="155" toId="165">
</dataflow>
<dataflow id="618" from="StgValue_457" to="tmp_21" fromId="457" toId="165">
</dataflow>
<dataflow id="619" from="or_ln6_2" to="and_ln6_2" fromId="164" toId="166">
</dataflow>
<dataflow id="620" from="tmp_21" to="and_ln6_2" fromId="165" toId="166">
</dataflow>
<dataflow id="621" from="and_ln6_2" to="select_ln6_2" fromId="166" toId="167">
</dataflow>
<dataflow id="622" from="x_assign_3" to="select_ln6_2" fromId="155" toId="167">
</dataflow>
<dataflow id="623" from="StgValue_457" to="select_ln6_2" fromId="457" toId="167">
</dataflow>
<dataflow id="624" from="fc3_output" to="fc3_output_addr_1" fromId="59" toId="168">
</dataflow>
<dataflow id="625" from="StgValue_497" to="fc3_output_addr_1" fromId="497" toId="168">
</dataflow>
<dataflow id="626" from="zext_ln70_2" to="fc3_output_addr_1" fromId="157" toId="168">
</dataflow>
<dataflow id="627" from="select_ln6_2" to="store_ln76" fromId="167" toId="169">
</dataflow>
<dataflow id="628" from="fc3_output_addr_1" to="store_ln76" fromId="168" toId="169">
</dataflow>
<dataflow id="629" from="fc3_output_addr" to="max" fromId="118" toId="171">
</dataflow>
<dataflow id="631" from="lenet_predict_Pipeline_VITIS_LOOP_12_1" to="call_ln11" fromId="630" toId="172">
</dataflow>
<dataflow id="632" from="max" to="call_ln11" fromId="171" toId="172">
</dataflow>
<dataflow id="633" from="fc3_output" to="call_ln11" fromId="59" toId="172">
</dataflow>
<dataflow id="634" from="max_1_loc" to="call_ln11" fromId="49" toId="172">
</dataflow>
<dataflow id="635" from="lenet_predict_Pipeline_VITIS_LOOP_12_1" to="call_ln11" fromId="630" toId="173">
</dataflow>
<dataflow id="636" from="max" to="call_ln11" fromId="171" toId="173">
</dataflow>
<dataflow id="637" from="fc3_output" to="call_ln11" fromId="59" toId="173">
</dataflow>
<dataflow id="638" from="max_1_loc" to="call_ln11" fromId="49" toId="173">
</dataflow>
<dataflow id="639" from="max_1_loc" to="max_1_loc_load" fromId="49" toId="174">
</dataflow>
<dataflow id="641" from="lenet_predict_Pipeline_VITIS_LOOP_16_2" to="call_ln0" fromId="640" toId="175">
</dataflow>
<dataflow id="642" from="fc3_output" to="call_ln0" fromId="59" toId="175">
</dataflow>
<dataflow id="643" from="max_1_loc_load" to="call_ln0" fromId="174" toId="175">
</dataflow>
<dataflow id="644" from="sum_loc" to="call_ln0" fromId="48" toId="175">
</dataflow>
<dataflow id="645" from="lenet_predict_Pipeline_VITIS_LOOP_16_2" to="call_ln0" fromId="640" toId="176">
</dataflow>
<dataflow id="646" from="fc3_output" to="call_ln0" fromId="59" toId="176">
</dataflow>
<dataflow id="647" from="max_1_loc_load" to="call_ln0" fromId="174" toId="176">
</dataflow>
<dataflow id="648" from="sum_loc" to="call_ln0" fromId="48" toId="176">
</dataflow>
<dataflow id="649" from="sum_loc" to="sum_loc_load" fromId="48" toId="177">
</dataflow>
<dataflow id="651" from="lenet_predict_Pipeline_VITIS_LOOP_20_3" to="call_ln0" fromId="650" toId="178">
</dataflow>
<dataflow id="652" from="fc3_output" to="call_ln0" fromId="59" toId="178">
</dataflow>
<dataflow id="653" from="sum_loc_load" to="call_ln0" fromId="177" toId="178">
</dataflow>
<dataflow id="654" from="lenet_predict_Pipeline_VITIS_LOOP_20_3" to="call_ln0" fromId="650" toId="179">
</dataflow>
<dataflow id="655" from="fc3_output" to="call_ln0" fromId="59" toId="179">
</dataflow>
<dataflow id="656" from="sum_loc_load" to="call_ln0" fromId="177" toId="179">
</dataflow>
<dataflow id="657" from="fc3_output_addr" to="max_prob" fromId="118" toId="180">
</dataflow>
<dataflow id="658" from="fc3_output_addr" to="max_prob" fromId="118" toId="181">
</dataflow>
<dataflow id="660" from="lenet_predict_Pipeline_VITIS_LOOP_51_1" to="call_ln50" fromId="659" toId="182">
</dataflow>
<dataflow id="661" from="max_prob" to="call_ln50" fromId="181" toId="182">
</dataflow>
<dataflow id="662" from="fc3_output" to="call_ln50" fromId="59" toId="182">
</dataflow>
<dataflow id="663" from="i_023_loc" to="call_ln50" fromId="47" toId="182">
</dataflow>
<dataflow id="664" from="lenet_predict_Pipeline_VITIS_LOOP_51_1" to="call_ln50" fromId="659" toId="183">
</dataflow>
<dataflow id="665" from="max_prob" to="call_ln50" fromId="181" toId="183">
</dataflow>
<dataflow id="666" from="fc3_output" to="call_ln50" fromId="59" toId="183">
</dataflow>
<dataflow id="667" from="i_023_loc" to="call_ln50" fromId="47" toId="183">
</dataflow>
<dataflow id="668" from="i_023_loc" to="i_023_loc_load" fromId="47" toId="184">
</dataflow>
<dataflow id="670" from="_ssdm_op_Write.s_axilite.i32P0A" to="write_ln54" fromId="669" toId="185">
</dataflow>
<dataflow id="671" from="predicted_class" to="write_ln54" fromId="239" toId="185">
</dataflow>
<dataflow id="672" from="i_023_loc_load" to="write_ln54" fromId="184" toId="185">
</dataflow>
<dataflow id="673" from="icmp_ln70" to="StgValue_9" fromId="80" toId="9">
</dataflow>
<dataflow id="674" from="icmp_ln70_1" to="StgValue_17" fromId="111" toId="17">
</dataflow>
<dataflow id="675" from="icmp_ln70_2" to="StgValue_25" fromId="143" toId="25">
</dataflow>
</dataflows>


</stg>
