# ArchLab
Labs for computer architecture course in Northwestern

CPU design for RISC-V ISA

## Test 
`Instruction.py` provides the Encoding for RISC-V ISA, `test.py` and `testgen.py` provide the automatic tests

## Lab2
Implement a Single Cycle CPU 

## Lab3 
Implement a 5-stage CPU, with data forwarding 