

================================================================
== Vivado HLS Report for 'systolic_array_k_64'
================================================================
* Date:           Thu Aug 31 03:10:37 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      339|      339| 3.390 us | 3.390 us |  326|  326| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |PE_1451_U0                |PE_1451                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1452_U0                |PE_1452                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1455_U0                |PE_1455                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1453_U0                |PE_1453                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1456_U0                |PE_1456                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1459_U0                |PE_1459                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1454_U0                |PE_1454                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1457_U0                |PE_1457                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1460_U0                |PE_1460                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1463_U0                |PE_1463                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1458_U0                |PE_1458                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1461_U0                |PE_1461                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1464_U0                |PE_1464                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1462_U0                |PE_1462                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1465_U0                |PE_1465                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |PE_1466_U0                |PE_1466                |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
        |systolic_array_k_64_U0    |systolic_array_k_64_s  |       66|       66| 0.660 us | 0.660 us |   66|   66|   none  |
        |systolic_array_k_64_1_U0  |systolic_array_k_64_1  |       66|       66| 0.660 us | 0.660 us |   66|   66|   none  |
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    246|    -|
|FIFO             |        0|      -|     200|   1760|    -|
|Instance         |        -|     80|    7549|  14341|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    306|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     80|    7800|  16653|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     36|       7|     31|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |PE_1451_U0                |PE_1451                |        0|      5|  470|  871|    0|
    |PE_1452_U0                |PE_1452                |        0|      5|  470|  871|    0|
    |PE_1453_U0                |PE_1453                |        0|      5|  470|  871|    0|
    |PE_1454_U0                |PE_1454                |        0|      5|  471|  880|    0|
    |PE_1455_U0                |PE_1455                |        0|      5|  470|  871|    0|
    |PE_1456_U0                |PE_1456                |        0|      5|  470|  871|    0|
    |PE_1457_U0                |PE_1457                |        0|      5|  470|  871|    0|
    |PE_1458_U0                |PE_1458                |        0|      5|  470|  871|    0|
    |PE_1459_U0                |PE_1459                |        0|      5|  470|  871|    0|
    |PE_1460_U0                |PE_1460                |        0|      5|  470|  871|    0|
    |PE_1461_U0                |PE_1461                |        0|      5|  470|  871|    0|
    |PE_1462_U0                |PE_1462                |        0|      5|  470|  871|    0|
    |PE_1463_U0                |PE_1463                |        0|      5|  470|  871|    0|
    |PE_1464_U0                |PE_1464                |        0|      5|  470|  871|    0|
    |PE_1465_U0                |PE_1465                |        0|      5|  470|  871|    0|
    |PE_1466_U0                |PE_1466                |        0|      5|  470|  871|    0|
    |systolic_array_k_64_1_U0  |systolic_array_k_64_1  |        0|      0|   14|  162|    0|
    |systolic_array_k_64_U0    |systolic_array_k_64_s  |        0|      0|   14|  234|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                     |                       |        0|     80| 7549|14341|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+-----+------+-----+---------+
    |A_fifo_0_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_0_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_0_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_0_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_0_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_2_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_2_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_2_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_2_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_2_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_3_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_3_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_3_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_3_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_3_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_2_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_2_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_2_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_2_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_2_4_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_3_0_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_3_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_3_2_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_3_3_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_3_4_U  |        0|  5|   0|    -|     2|   32|       64|
    +--------------+---------+---+----+-----+------+-----+---------+
    |Total         |        0|200|   0|    0|    80| 1280|     2560|
    +--------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |PE_1451_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1452_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1453_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1454_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1455_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1456_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1457_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1458_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1459_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1460_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1461_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1462_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1463_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1464_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1465_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |PE_1466_U0_ap_ready_count                |     +    |      0|  0|  10|           2|           1|
    |systolic_array_k_64_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |PE_1451_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1452_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1453_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1454_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1455_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1456_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1457_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1458_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1459_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1460_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1461_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1462_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1463_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1464_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1465_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |PE_1466_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                            |    and   |      0|  0|   2|           1|           1|
    |systolic_array_k_64_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_PE_1451_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1452_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1453_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1454_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1455_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1456_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1457_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1458_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1459_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1460_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1461_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1462_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1463_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1464_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1465_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_PE_1466_U0_ap_ready              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_systolic_array_k_64_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 246|          72|          55|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |PE_1451_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1452_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1453_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1454_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1455_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1456_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1457_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1458_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1459_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1460_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1461_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1462_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1463_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1464_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1465_U0_ap_ready_count                    |   9|          2|    2|          4|
    |PE_1466_U0_ap_ready_count                    |   9|          2|    2|          4|
    |ap_sync_reg_PE_1451_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1452_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1453_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1454_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1455_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1456_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1457_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1458_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1459_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1460_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1461_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1462_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1463_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1464_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1465_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_PE_1466_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_systolic_array_k_64_U0_ap_ready  |   9|          2|    1|          2|
    |systolic_array_k_64_U0_ap_ready_count        |   9|          2|    2|          4|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 306|         68|   51|        102|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |PE_1451_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1452_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1453_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1454_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1455_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1456_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1457_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1458_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1459_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1460_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1461_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1462_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1463_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1464_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1465_U0_ap_ready_count                    |  2|   0|    2|          0|
    |PE_1466_U0_ap_ready_count                    |  2|   0|    2|          0|
    |ap_sync_reg_PE_1451_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1452_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1453_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1454_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1455_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1456_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1457_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1458_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1459_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1460_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1461_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1462_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1463_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1464_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1465_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_PE_1466_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_systolic_array_k_64_U0_ap_ready  |  1|   0|    1|          0|
    |systolic_array_k_64_U0_ap_ready_count        |  2|   0|    2|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 51|   0|   51|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|A_loader_0_V_dout     |  in |   32|   ap_fifo  |     A_loader_0_V    |    pointer   |
|A_loader_0_V_empty_n  |  in |    1|   ap_fifo  |     A_loader_0_V    |    pointer   |
|A_loader_0_V_read     | out |    1|   ap_fifo  |     A_loader_0_V    |    pointer   |
|A_loader_1_V_dout     |  in |   32|   ap_fifo  |     A_loader_1_V    |    pointer   |
|A_loader_1_V_empty_n  |  in |    1|   ap_fifo  |     A_loader_1_V    |    pointer   |
|A_loader_1_V_read     | out |    1|   ap_fifo  |     A_loader_1_V    |    pointer   |
|A_loader_2_V_dout     |  in |   32|   ap_fifo  |     A_loader_2_V    |    pointer   |
|A_loader_2_V_empty_n  |  in |    1|   ap_fifo  |     A_loader_2_V    |    pointer   |
|A_loader_2_V_read     | out |    1|   ap_fifo  |     A_loader_2_V    |    pointer   |
|A_loader_3_V_dout     |  in |   32|   ap_fifo  |     A_loader_3_V    |    pointer   |
|A_loader_3_V_empty_n  |  in |    1|   ap_fifo  |     A_loader_3_V    |    pointer   |
|A_loader_3_V_read     | out |    1|   ap_fifo  |     A_loader_3_V    |    pointer   |
|B_loader_0_V_dout     |  in |   32|   ap_fifo  |     B_loader_0_V    |    pointer   |
|B_loader_0_V_empty_n  |  in |    1|   ap_fifo  |     B_loader_0_V    |    pointer   |
|B_loader_0_V_read     | out |    1|   ap_fifo  |     B_loader_0_V    |    pointer   |
|B_loader_1_V_dout     |  in |   32|   ap_fifo  |     B_loader_1_V    |    pointer   |
|B_loader_1_V_empty_n  |  in |    1|   ap_fifo  |     B_loader_1_V    |    pointer   |
|B_loader_1_V_read     | out |    1|   ap_fifo  |     B_loader_1_V    |    pointer   |
|B_loader_2_V_dout     |  in |   32|   ap_fifo  |     B_loader_2_V    |    pointer   |
|B_loader_2_V_empty_n  |  in |    1|   ap_fifo  |     B_loader_2_V    |    pointer   |
|B_loader_2_V_read     | out |    1|   ap_fifo  |     B_loader_2_V    |    pointer   |
|B_loader_3_V_dout     |  in |   32|   ap_fifo  |     B_loader_3_V    |    pointer   |
|B_loader_3_V_empty_n  |  in |    1|   ap_fifo  |     B_loader_3_V    |    pointer   |
|B_loader_3_V_read     | out |    1|   ap_fifo  |     B_loader_3_V    |    pointer   |
|C_0_0_i               |  in |   32|   ap_ovld  |        C_0_0        |    pointer   |
|C_0_0_o               | out |   32|   ap_ovld  |        C_0_0        |    pointer   |
|C_0_0_i_ap_vld        |  in |    1|   ap_ovld  |        C_0_0        |    pointer   |
|C_0_0_o_ap_vld        | out |    1|   ap_ovld  |        C_0_0        |    pointer   |
|C_0_1_i               |  in |   32|   ap_ovld  |        C_0_1        |    pointer   |
|C_0_1_o               | out |   32|   ap_ovld  |        C_0_1        |    pointer   |
|C_0_1_i_ap_vld        |  in |    1|   ap_ovld  |        C_0_1        |    pointer   |
|C_0_1_o_ap_vld        | out |    1|   ap_ovld  |        C_0_1        |    pointer   |
|C_0_2_i               |  in |   32|   ap_ovld  |        C_0_2        |    pointer   |
|C_0_2_o               | out |   32|   ap_ovld  |        C_0_2        |    pointer   |
|C_0_2_i_ap_vld        |  in |    1|   ap_ovld  |        C_0_2        |    pointer   |
|C_0_2_o_ap_vld        | out |    1|   ap_ovld  |        C_0_2        |    pointer   |
|C_0_3_i               |  in |   32|   ap_ovld  |        C_0_3        |    pointer   |
|C_0_3_o               | out |   32|   ap_ovld  |        C_0_3        |    pointer   |
|C_0_3_i_ap_vld        |  in |    1|   ap_ovld  |        C_0_3        |    pointer   |
|C_0_3_o_ap_vld        | out |    1|   ap_ovld  |        C_0_3        |    pointer   |
|C_1_0_i               |  in |   32|   ap_ovld  |        C_1_0        |    pointer   |
|C_1_0_o               | out |   32|   ap_ovld  |        C_1_0        |    pointer   |
|C_1_0_i_ap_vld        |  in |    1|   ap_ovld  |        C_1_0        |    pointer   |
|C_1_0_o_ap_vld        | out |    1|   ap_ovld  |        C_1_0        |    pointer   |
|C_1_1_i               |  in |   32|   ap_ovld  |        C_1_1        |    pointer   |
|C_1_1_o               | out |   32|   ap_ovld  |        C_1_1        |    pointer   |
|C_1_1_i_ap_vld        |  in |    1|   ap_ovld  |        C_1_1        |    pointer   |
|C_1_1_o_ap_vld        | out |    1|   ap_ovld  |        C_1_1        |    pointer   |
|C_1_2_i               |  in |   32|   ap_ovld  |        C_1_2        |    pointer   |
|C_1_2_o               | out |   32|   ap_ovld  |        C_1_2        |    pointer   |
|C_1_2_i_ap_vld        |  in |    1|   ap_ovld  |        C_1_2        |    pointer   |
|C_1_2_o_ap_vld        | out |    1|   ap_ovld  |        C_1_2        |    pointer   |
|C_1_3_i               |  in |   32|   ap_ovld  |        C_1_3        |    pointer   |
|C_1_3_o               | out |   32|   ap_ovld  |        C_1_3        |    pointer   |
|C_1_3_i_ap_vld        |  in |    1|   ap_ovld  |        C_1_3        |    pointer   |
|C_1_3_o_ap_vld        | out |    1|   ap_ovld  |        C_1_3        |    pointer   |
|C_2_0_i               |  in |   32|   ap_ovld  |        C_2_0        |    pointer   |
|C_2_0_o               | out |   32|   ap_ovld  |        C_2_0        |    pointer   |
|C_2_0_i_ap_vld        |  in |    1|   ap_ovld  |        C_2_0        |    pointer   |
|C_2_0_o_ap_vld        | out |    1|   ap_ovld  |        C_2_0        |    pointer   |
|C_2_1_i               |  in |   32|   ap_ovld  |        C_2_1        |    pointer   |
|C_2_1_o               | out |   32|   ap_ovld  |        C_2_1        |    pointer   |
|C_2_1_i_ap_vld        |  in |    1|   ap_ovld  |        C_2_1        |    pointer   |
|C_2_1_o_ap_vld        | out |    1|   ap_ovld  |        C_2_1        |    pointer   |
|C_2_2_i               |  in |   32|   ap_ovld  |        C_2_2        |    pointer   |
|C_2_2_o               | out |   32|   ap_ovld  |        C_2_2        |    pointer   |
|C_2_2_i_ap_vld        |  in |    1|   ap_ovld  |        C_2_2        |    pointer   |
|C_2_2_o_ap_vld        | out |    1|   ap_ovld  |        C_2_2        |    pointer   |
|C_2_3_i               |  in |   32|   ap_ovld  |        C_2_3        |    pointer   |
|C_2_3_o               | out |   32|   ap_ovld  |        C_2_3        |    pointer   |
|C_2_3_i_ap_vld        |  in |    1|   ap_ovld  |        C_2_3        |    pointer   |
|C_2_3_o_ap_vld        | out |    1|   ap_ovld  |        C_2_3        |    pointer   |
|C_3_0_i               |  in |   32|   ap_ovld  |        C_3_0        |    pointer   |
|C_3_0_o               | out |   32|   ap_ovld  |        C_3_0        |    pointer   |
|C_3_0_i_ap_vld        |  in |    1|   ap_ovld  |        C_3_0        |    pointer   |
|C_3_0_o_ap_vld        | out |    1|   ap_ovld  |        C_3_0        |    pointer   |
|C_3_1_i               |  in |   32|   ap_ovld  |        C_3_1        |    pointer   |
|C_3_1_o               | out |   32|   ap_ovld  |        C_3_1        |    pointer   |
|C_3_1_i_ap_vld        |  in |    1|   ap_ovld  |        C_3_1        |    pointer   |
|C_3_1_o_ap_vld        | out |    1|   ap_ovld  |        C_3_1        |    pointer   |
|C_3_2_i               |  in |   32|   ap_ovld  |        C_3_2        |    pointer   |
|C_3_2_o               | out |   32|   ap_ovld  |        C_3_2        |    pointer   |
|C_3_2_i_ap_vld        |  in |    1|   ap_ovld  |        C_3_2        |    pointer   |
|C_3_2_o_ap_vld        | out |    1|   ap_ovld  |        C_3_2        |    pointer   |
|C_3_3_i               |  in |   32|   ap_ovld  |        C_3_3        |    pointer   |
|C_3_3_o               | out |   32|   ap_ovld  |        C_3_3        |    pointer   |
|C_3_3_i_ap_vld        |  in |    1|   ap_ovld  |        C_3_3        |    pointer   |
|C_3_3_o_ap_vld        | out |    1|   ap_ovld  |        C_3_3        |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
|ap_done               | out |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | systolic_array_k_64 | return value |
+----------------------+-----+-----+------------+---------------------+--------------+

