# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Lab_3_Rachael_Wilson.srcs/sources_1/new/testbench.v" \

# Do not sort compile order
nosort
