Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  9 13:52:48 2023
| Host         : DESKTOP-EKRNG38 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DUC_DAC_control_sets_placed.rpt
| Design       : DUC_DAC
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   215 |
|    Minimum number of control sets                        |   215 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   529 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   215 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |             246 |          108 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2035 |          415 |
| Yes          | No                    | Yes                    |           10171 |         2454 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                               Enable Signal                                                                                               |                                         Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_32_0                                                                                                                                                                          | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/coeffTableRegP0_1[7]_i_1_n_0 |                1 |              1 |
|  clk[0]                              |                                                                                                                                                                                                           |                                                                                                 |                1 |              2 |
|  OFDM_UC1/clk_wiz_inst/inst/clk_out1 |                                                                                                                                                                                                           | rst_IBUF                                                                                        |                1 |              2 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/SDFCummutator_xX_vld_reg                                 | rst_IBUF                                                                                        |                2 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_SDFCOMMUTATOR_3/SDFCummutator_xX_vld_reg                                 | rst_IBUF                                                                                        |                2 |              4 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_count                                                                                                                | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_SDFCOMMUTATOR_3/SDFCummutator_rdCnt                                      | rst_IBUF                                                                                        |                2 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFCummutator_xX_vld_reg                                 | rst_IBUF                                                                                        |                2 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_CTRL1_3_1/SDFController_wrCount                                                     | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_CTRL1_3_1/SDFController_rdAddr_reg                                                  | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Generate_Preamble_Control_Signals/HDL_Counter_out1_reg[8]_0[0]                                                                         | rst_IBUF                                                                                        |                1 |              4 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_count                                                                                                              | rst_IBUF                                                                                        |                1 |              4 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_firRdyLogic/E[0]                                                                                                                        | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/Delay3_out1_reg[0]                                                                                                                                                                  | rst_IBUF                                                                                        |                3 |              4 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_firRdyLogic/rdCount_1_reg[3][0]                                                                                                       | rst_IBUF                                                                                        |                1 |              4 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_firRdyLogic/sharingCount_1_reg[2][0]                                                                                                    | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/Delay1_out1_reg[0]                                                                                                                                                                  | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/colIndex_1                                   | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt2out_0                                                            | rst_IBUF                                                                                        |                2 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt3out                                                              | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt5out                                                              | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt4out                                                              | rst_IBUF                                                                                        |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Simple_Dual_Port_RAM/ram_reg_0_127_0_0_i_1_n_0                                                                  |                                                                                                 |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Simple_Dual_Port_RAM/ram_reg_128_255_0_0_i_1_n_0                                                                |                                                                                                 |                1 |              4 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt3out                                                   | rst_IBUF                                                                                        |                1 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/rowIndex_2                                   | rst_IBUF                                                                                        |                2 |              5 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/u_firRdyLogic/E[0]                                                                                                                     | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/phase_0_1_reg_47[0]                                                                                                                                                                 | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFOutmux_btfPipe_vld_reg[0]                                                                                                                                                        | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt5out                                                   | rst_IBUF                                                                                        |                1 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_CTRL2_2_1/SDFController_wrCount                                                     | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/SDFCummutator_rdCnt                                      | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_CTRL2_2_1/SDFController_rdAddr_reg                                                  | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/colIndex_1                                                                   | rst_IBUF                                                                                        |                1 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt4out                                                   | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt2out_0                                                 | rst_IBUF                                                                                        |                2 |              5 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_regInd3[3]_i_1_n_0                                                                                   | rst_IBUF                                                                                        |                3 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Convolutional_Encoder/u_FrameController_inst/E[0]                                                                             | rst_IBUF                                                                                        |                1 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1[7]_i_1_n_0                             | rst_IBUF                                                                                        |                2 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Convolutional_Encoder/u_FrameController_inst/E[0]                                                                  | rst_IBUF                                                                                        |                1 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_regInd1                                                                                              | rst_IBUF                                                                                        |                2 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_CTRL1_1_1/SDFController_rdAddr_reg                                                  | rst_IBUF                                                                                        |                2 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_CTRL1_1_1/SDFController_wrCount                                                     | rst_IBUF                                                                                        |                2 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_LTE_Symbol_Modulator/obj_shiftReg_reg_reg[0]_i_1_n_0                                                               | rst_IBUF                                                                                        |                1 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFCummutator_rdCnt                                      | rst_IBUF                                                                                        |                2 |              6 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Serializer/u_Serialize_Start_and_End_Signals/E[0]                                                                             | rst_IBUF                                                                                        |                3 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Generate_Preamble_Control_Signals/E[0]                                                                                                 | rst_IBUF                                                                                        |                2 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Scrambler/LFSR_state[6]_i_1_n_0                                                                                    | rst_IBUF                                                                                        |                1 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Generate_Preamble_Control_Signals/Delay8_out1_reg_0[0]                                                                                 | rst_IBUF                                                                                        |                2 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/u_Generate_Current_Frame_Status/E[0]                                 | rst_IBUF                                                                                        |                4 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_MATLAB_Function/E[0]                                                                               | rst_IBUF                                                                                        |                2 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/blockLen[6]_i_1__0_n_0                                                                               | rst_IBUF                                                                                        |                1 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Store_Block_Lengths/w_d20                                                                                       | rst_IBUF                                                                                        |                1 |              7 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_CPAdditionObj_validInReg_reg[0]                                                                                                                                                 | rst_IBUF                                                                                        |                4 |              8 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/valid_1_reg[0]                                                                                                                                                                      | rst_IBUF                                                                                        |                2 |              8 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_inCount_1                                                  | rst_IBUF                                                                                        |                2 |              8 |
|  clk[1]                              |                                                                                                                                                                                                           |                                                                                                 |                3 |              8 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_outCount_2[7]_i_1_n_0                                                | rst_IBUF                                                                                        |                4 |              8 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_firRdyLogic/E[0]                                                                                                                      | rst_IBUF                                                                                        |                4 |              8 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/u_MATLAB_Function/E[0]                                               | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_readAddrRAM2_1                                                       | rst_IBUF                                                                                        |                4 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/E[0]                                                                                   | rst_IBUF                                                                                        |                2 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Store_Block_Lengths/w_d20                                                       | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_writeAddrRAM2_1                                                      | rst_IBUF                                                                                        |                2 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/blockLen[8]_i_1_n_0                                                  | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_writeAddrRAM2_1                                            | rst_IBUF                                                                                        |                2 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/E[0]                                 | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_writeEnbRAM1_reg_1[0]                                                | rst_IBUF                                                                                        |                2 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrState                                 | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/u_Generate_Current_Frame_Status/E[0] | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_symbolFormationObj_writeEnbRAM1_reg[0]                                                                                                                                          | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_CPAdditionObj_writeEnbRAM1_reg[0]                                                                                                                                               | rst_IBUF                                                                                        |                2 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_symbolFormationObj_startSymbForm_2_reg[0]                                                                                                                                       | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Split_Data_Into_Symbols/HDL_Counter_out1                                                      | rst_IBUF                                                                                        |                3 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_readAddrRAM1_1                                                       | rst_IBUF                                                                                        |                4 |              9 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/Delay8_out1_reg[0]                                                                                                                                                                  | rst_IBUF                                                                                        |                3 |             10 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay2_reg_reg[1]_1[0]                                                                                                                   | rst_IBUF                                                                                        |                4 |             10 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay10_reg_reg[1]_0[0]                                                                                                                  | rst_IBUF                                                                                        |                5 |             11 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Controller_and_Input_Sampler/u_Frame_Controller/u_Generate_Transmitter_Ready/HDL_Counter_out1                                                      | rst_IBUF                                                                                        |                3 |             14 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Controller_and_Input_Sampler/E[0]                                                                                                                  | rst_IBUF                                                                                        |                4 |             14 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_and_Control_Signal_Generation/HDL_Counter_out1_0                                                                           | rst_IBUF                                                                                        |                4 |             14 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_and_Control_Signal_Generation/HDL_Counter1_out1                                                                            | rst_IBUF                                                                                        |                4 |             14 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_2_0                                                                                                                                                                           |                                                                                                 |                5 |             14 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/E[0]                                                                 | rst_IBUF                                                                                        |                4 |             16 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt2out_reg[3]_0[0]                                                  | rst_IBUF                                                                                        |                5 |             16 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Store_Block_Lengths/u_Store_Block_Lengths_ram/p_0_in_0                                                          |                                                                                                 |                2 |             16 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Store_Block_Lengths/u_Store_Block_Lengths_ram_generic/p_0_in__1                 |                                                                                                 |                2 |             16 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Controller_and_Input_Sampler/u_Frame_Controller/u_Generate_OFDM_Modulator_Ready/u_MATLAB_Function1/E[0]                                            | rst_IBUF                                                                                        |                4 |             17 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_readCount_1                                                | rst_IBUF                                                                                        |                5 |             17 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_LTE_Symbol_Modulator/obj_Ireg                                                                                      | rst_IBUF                                                                                        |                6 |             28 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/dinReg2_0_re_0                                                                                                          | rst_IBUF                                                                                        |                5 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFOutmux_btf2Pipe_re                                    | rst_IBUF                                                                                        |                6 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_prevVecData_re                                                       | rst_IBUF                                                                                        |               11 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/rdStateMachineBitNatural_doutVldReg1_reg[0]                                                                                                                                         | rst_IBUF                                                                                        |                9 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFOutmux_btf2Pipe_re                                    | rst_IBUF                                                                                        |                5 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_RADIX2/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/p_0_in__0                                |                                                                                                 |                8 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_RADIX2/u_SDFCOMMUTATOR_7/SDFCummutator_wrXData_re_reg_0                             | rst_IBUF                                                                                        |                6 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_RADIX2/u_SDFCOMMUTATOR_7/SDFOutmux_btf2Pipe_re                                      | rst_IBUF                                                                                        |                7 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/Unit_Delay_Enabled_Synchronous_out1_reg_0[0]                                            | rst_IBUF                                                                                        |                7 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/SDFOutmux_btf2Pipe_re                                    | rst_IBUF                                                                                        |                7 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_4_1/u_SDFCOMMUTATOR_4/SDFOutmux_btf2Pipe_re                                    | rst_IBUF                                                                                        |                6 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_6_1/u_SDFCOMMUTATOR_6/SDFOutmux_btf2Pipe_re                                    | rst_IBUF                                                                                        |                6 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_6_1/u_SDFCOMMUTATOR_6/E[0]                                                     | rst_IBUF                                                                                        |                9 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_6_1/u_SDFCOMMUTATOR_6/SDFCummutator_wrAddr_reg_reg_0[0]                        | rst_IBUF                                                                                        |                7 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/E[0]                                                      | rst_IBUF                                                                                        |                6 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/cnt3out_reg[3]_1[0]                                       | rst_IBUF                                                                                        |                7 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrEnb_reg_reg_2[0]                                                                                                                                                    | rst_IBUF                                                                                        |               10 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine4/E[0]                                                                                                                       | rst_IBUF                                                                                        |                5 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_symbolFormationObj_startReadFromRAM_reg[0]                                                                                                                                      | rst_IBUF                                                                                        |                5 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_SDFCOMMUTATOR_3/SDFOutmux_btf2Pipe_re                                    | rst_IBUF                                                                                        |                6 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine0/E[0]                                                                                                                       | rst_IBUF                                                                                        |                8 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine1/E[0]                                                                                                                       | rst_IBUF                                                                                        |                9 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine2/E[0]                                                                                                                       | rst_IBUF                                                                                        |                7 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine3/E[0]                                                                                                                       | rst_IBUF                                                                                        |                7 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine2/E[0]                                                                                                                         | rst_IBUF                                                                                        |                7 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine0/E[0]                                                                                                                         | rst_IBUF                                                                                        |                8 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine1/E[0]                                                                                                                         | rst_IBUF                                                                                        |                7 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine3/E[0]                                                                                                                         | rst_IBUF                                                                                        |                7 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine4/E[0]                                                                                                                         | rst_IBUF                                                                                        |                7 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine5/E[0]                                                                                                                         | rst_IBUF                                                                                        |                8 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine6/E[0]                                                                                                                         | rst_IBUF                                                                                        |                5 |             32 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine7/E[0]                                                                                                                         | rst_IBUF                                                                                        |               10 |             32 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/SDFCummutator_wrxEnb_reg_0                               | rst_IBUF                                                                                        |                7 |             33 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFCummutator_wrxEnb_reg_0                               | rst_IBUF                                                                                        |               10 |             33 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_xdinVld                                                                                                              | rst_IBUF                                                                                        |               24 |             33 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_xdinVld                                                                                                            | rst_IBUF                                                                                        |               13 |             33 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_SDFCOMMUTATOR_3/SDFCummutator_wrxEnb_reg                                 | rst_IBUF                                                                                        |               12 |             33 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_6_1/u_SDFCOMMUTATOR_6/SDFCummutator_xX_vld_reg                                 | rst_IBUF                                                                                        |                6 |             34 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/obj_CPAdditionObj_numPrevVecSamples_1                                                  | rst_IBUF                                                                                        |                8 |             34 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_4_1/u_SDFCOMMUTATOR_4/SDFCummutator_xX_vld_reg                                 | rst_IBUF                                                                                        |                5 |             34 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_xX_vld_reg                                 | rst_IBUF                                                                                        |                6 |             34 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/vldOut_1_reg_1[0]                                                                                                                                                                   | rst_IBUF                                                                                        |               11 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_delayLine1/E[0]                                                                                                              | rst_IBUF                                                                                        |               10 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_delayLine0/E[0]                                                                                                              | rst_IBUF                                                                                        |                8 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_delayLine2/E[0]                                                                                                              | rst_IBUF                                                                                        |                7 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/vldOut_1_reg[0]                                                                                                                                                                     | rst_IBUF                                                                                        |                6 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/validOutLookahead_reg_reg[6]_1[0]                                                                                                                                                   | rst_IBUF                                                                                        |               11 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/E[0]                                                                                                                                                                                | rst_IBUF                                                                                        |                6 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/u_delayLine0/E[0]                                                                                                                      | rst_IBUF                                                                                        |                9 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/coeffTableRegP0_1_reg[16][0]                                                                                                                                                        | rst_IBUF                                                                                        |                7 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/validOutLookahead_reg_reg[6]_0[0]                                                                                                                                                   | rst_IBUF                                                                                        |                8 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_delayLine0/E[0]                                                                                                                | rst_IBUF                                                                                        |                6 |             36 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_SDFCOMMUTATOR_3/SDFCummutator_wrAddr_reg                                 | rst_IBUF                                                                                        |                8 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/validOutLookahead_reg_reg[6][0]                                                                                                                                                     | rst_IBUF                                                                                        |                8 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/validOutLookahead_reg_reg[4][0]                                                                                                                                                     | rst_IBUF                                                                                        |                6 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Interpolator_inst/u_cSection/cDelay_re1                                                                                                                                          | rst_IBUF                                                                                        |                6 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_delayLine1/E[0]                                                                                                                | rst_IBUF                                                                                        |               12 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/validOutLookahead_reg_reg[4]_0[0]                                                                                                                                                   | rst_IBUF                                                                                        |                6 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/vldOut_1_reg_0[0]                                                                                                                                                                   | rst_IBUF                                                                                        |                7 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_delayLine2/E[0]                                                                                                                | rst_IBUF                                                                                        |                8 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/intdelay_reg_reg[3][0]                                                                                                                                                              | rst_IBUF                                                                                        |                5 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/intdelay_reg_reg[2][0]                                                                                                                                                              | rst_IBUF                                                                                        |                5 |             36 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/vldOut_1_reg_2[0]                                                                                                                                                                   | rst_IBUF                                                                                        |                6 |             36 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_xdinVld                                                                                                     | rst_IBUF                                                                                        |               25 |             37 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_xdinVld                                                                                                             | rst_IBUF                                                                                        |               21 |             37 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_xdinVld                                                                                                           | rst_IBUF                                                                                        |               28 |             37 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/SDFCummutator_wrAddr_reg                                 | rst_IBUF                                                                                        |                6 |             37 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_xdinVld                                                                                                   | rst_IBUF                                                                                        |               23 |             37 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFCummutator_wrAddr_reg                                 | rst_IBUF                                                                                        |                6 |             38 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/cBuff_vout1_reg[0]                                                                                                                                                                  | rst_IBUF                                                                                        |                5 |             38 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/cBuff_vout2_reg[0]                                                                                                                                                                  | rst_IBUF                                                                                        |                6 |             40 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Interpolator_inst/u_usSection/upSampler_dataOutReg_re                                                                                                                            | rst_IBUF                                                                                        |                7 |             40 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/dinReg2Vld_reg                                                                           | rst_IBUF                                                                                        |               10 |             42 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_firRdyLogic/p_0_in                                                                                                             |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/p_0_in                                                                                      |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/p_0_in                                                                                      |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/p_0_in                                                                                      |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/u_firRdyLogic/p_0_in                                                                                                           |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/p_0_in                                                                                              |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/u_firRdyLogic/p_0_in                                                                                                                   |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine4_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/p_0_in                                                   |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/p_0_in                                                                                        |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/p_0_in                                                                                        |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/p_0_in                                                                                        |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrEnb_reg_reg_0                                                                                                                                                       |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrxEnb_reg_reg_0                                                                                                                                                      |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrEnb_reg_reg                                                                                                                                                         |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_firRdyLogic/p_0_in                                                                                                                    |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrxEnb_reg_reg_3                                                                                                                                                      |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrEnb_reg_reg_1                                                                                                                                                       |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrxEnb_reg_reg_1                                                                                                                                                      |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation/u_firRdyLogic/p_0_in                                                                                                                     |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrxEnb_reg_reg_2                                                                                                                                                      |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/SDFCummutator_wrxEnb_reg_reg                                                                                                                                                        |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_firRdyLogic/p_0_in                                                                                                                      |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine8_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine7_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine6_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF2_2_1/u_SDFCOMMUTATOR_2/u_dataXMEM_im_0_2/p_0_in                                 |                                                                                                 |                6 |             48 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/u_delayLine5_1/u_simpleDualPortRam/p_0_in                                                                                                 |                                                                                                 |                6 |             48 |
|  clk[0]                              |                                                                                                                                                                                                           | rst_IBUF                                                                                        |               20 |             60 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine6/E[0]                                                                                                                       | rst_IBUF                                                                                        |               11 |             64 |
|  clk[1]                              | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/dinReg2Vld_reg                                                                           |                                                                                                 |                4 |             64 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine8/E[0]                                                                                                                       | rst_IBUF                                                                                        |               11 |             64 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine7/E[0]                                                                                                                       | rst_IBUF                                                                                        |               10 |             64 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_symbolFormationObj_startSymbFormReg2_reg[0]                                                                                                                                     | rst_IBUF                                                                                        |               22 |             65 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/obj_CPAdditionObj_startOutputReg_reg[0]                                                                                                                                             | rst_IBUF                                                                                        |               33 |             66 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine9_1/u_simpleDualPortRam/p_0_in                                                                                               |                                                                                                 |               12 |             96 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine7_1/u_simpleDualPortRam/p_0_in                                                                                               |                                                                                                 |               12 |             96 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine8_1/u_simpleDualPortRam/p_0_in                                                                                               |                                                                                                 |               12 |             96 |
|  clk[0]                              | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine6_1/u_simpleDualPortRam/p_0_in                                                                                               |                                                                                                 |               12 |             96 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/upSampler_validOutReg_reg[0]                                                                                                                                                        | rst_IBUF                                                                                        |               30 |            120 |
|  clk[1]                              | clk_enable_IBUF                                                                                                                                                                                           |                                                                                                 |               22 |            137 |
|  clk[1]                              |                                                                                                                                                                                                           | rst_IBUF                                                                                        |               87 |            184 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_2_0                                                                                                                                                                           | rst_IBUF                                                                                        |              103 |            324 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/delayLineShiftEn5_1_reg[0]                                                                                                                                                          | rst_IBUF                                                                                        |               68 |            352 |
|  clk[1]                              | clk_enable_IBUF                                                                                                                                                                                           | rst_IBUF                                                                                        |              129 |            500 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_32_0                                                                                                                                                                          |                                                                                                 |              120 |            744 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_32_0                                                                                                                                                                          |                                                                                                 |              264 |           1488 |
|  clk[0]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_32_0                                                                                                                                                                          | rst_IBUF                                                                                        |              508 |           2416 |
|  clk[1]                              | OFDM_UC1/u_OFDM_UC_tc/enb_1_32_0                                                                                                                                                                          | rst_IBUF                                                                                        |              724 |           3057 |
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+


