HelpInfo,D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/53||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/55||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/57||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/59||polarfire_syn_comps.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/120
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/61||polarfire_syn_comps.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/63||polarfire_syn_comps.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/65||polarfire_syn_comps.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/238
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/67||polarfire_syn_comps.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/287
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/69||polarfire_syn_comps.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/341
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/71||polarfire_syn_comps.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/663
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/73||polarfire_syn_comps.v(767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/75||polarfire_syn_comps.v(803);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/803
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/77||polarfire_syn_comps.v(1067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/79||polarfire_syn_comps.v(1377);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1377
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/81||polarfire_syn_comps.v(1406);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1406
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/83||polarfire_syn_comps.v(1453);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1453
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/85||polarfire_syn_comps.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1486
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/87||polarfire_syn_comps.v(1504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/89||polarfire_syn_comps.v(1530);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1530
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/91||polarfire_syn_comps.v(1571);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1571
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/93||polarfire_syn_comps.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1593
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/95||polarfire_syn_comps.v(1611);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1611
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/97||polarfire_syn_comps.v(1628);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1628
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/99||polarfire_syn_comps.v(1647);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/101||polarfire_syn_comps.v(1664);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1664
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/103||polarfire_syn_comps.v(1693);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1693
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/105||polarfire_syn_comps.v(1724);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1724
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/107||polarfire_syn_comps.v(1814);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1814
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/109||polarfire_syn_comps.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2038
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||polarfire_syn_comps.v(2199);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2199
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/113||polarfire_syn_comps.v(2215);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2215
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/115||polarfire_syn_comps.v(2231);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/117||polarfire_syn_comps.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2247
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/119||polarfire_syn_comps.v(2279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/121||polarfire_syn_comps.v(2660);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/123||polarfire_syn_comps.v(3673);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3673
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/125||polarfire_syn_comps.v(3744);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3744
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/127||polarfire_syn_comps.v(3873);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3873
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/129||polarfire_syn_comps.v(3891);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3891
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/131||polarfire_syn_comps.v(3908);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3908
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/133||polarfire_syn_comps.v(3923);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3923
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/135||polarfire_syn_comps.v(3938);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3938
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/137||polarfire_syn_comps.v(3965);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3965
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/139||polarfire_syn_comps.v(4076);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4076
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/141||polarfire_syn_comps.v(4108);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4108
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/143||polarfire_syn_comps.v(4156);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4156
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/145||polarfire_syn_comps.v(4266);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/147||polarfire_syn_comps.v(4450);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4450
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/149||polarfire_syn_comps.v(4491);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/151||polarfire_syn_comps.v(4519);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4519
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/153||polarfire_syn_comps.v(4538);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4538
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/155||polarfire_syn_comps.v(4617);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4617
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/157||polarfire_syn_comps.v(5381);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5381
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/159||polarfire_syn_comps.v(6191);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6191
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/161||polarfire_syn_comps.v(6300);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6300
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/163||polarfire_syn_comps.v(6338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/165||polarfire_syn_comps.v(6411);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6411
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/167||polarfire_syn_comps.v(7300);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7300
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/169||polarfire_syn_comps.v(8357);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8357
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/171||polarfire_syn_comps.v(9316);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9316
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/173||polarfire_syn_comps.v(10052);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10052
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/175||polarfire_syn_comps.v(10767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/177||polarfire_syn_comps.v(10801);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/179||polarfire_syn_comps.v(10837);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10837
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/181||polarfire_syn_comps.v(10884);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10884
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/183||polarfire_syn_comps.v(10918);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10918
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/185||polarfire_syn_comps.v(11784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/187||polarfire_syn_comps.v(12827);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12827
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/189||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/191||polarfire_syn_comps.v(12856);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12856
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/218||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/221||AXI4_Write_Ctrl.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v'/linenumber/260
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/246||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/247||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/248||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/499||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/503||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/504||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/505||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/509||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/510||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/511||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/512||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/517||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/518||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/519||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/520||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/521||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/522||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/523||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/524||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/525||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/526||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/527||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/528||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/529||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/531||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/532||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/533||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/534||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/535||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/536||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/537||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/538||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/541||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/542||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/543||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/565||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/585||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/593||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||AXI4_Interconnect.v(5677);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5677
Implementation;Synthesis||CL169||@W:Pruning unused register currTransID_d[5:0]. Make sure that there are no unused intermediate registers.||top.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/772||DependenceChecker.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register masterValid_d. Make sure that there are no unused intermediate registers.||top.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/773||DependenceChecker.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/226
Implementation;Synthesis||CL169||@W:Pruning unused register openTransInc_d. Make sure that there are no unused intermediate registers.||top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/774||DependenceChecker.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/220
Implementation;Synthesis||CL169||@W:Pruning unused register currTransID_d[5:0]. Make sure that there are no unused intermediate registers.||top.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/912||DependenceChecker.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register masterValid_d. Make sure that there are no unused intermediate registers.||top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/913||DependenceChecker.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/226
Implementation;Synthesis||CL169||@W:Pruning unused register openTransInc_d. Make sure that there are no unused intermediate registers.||top.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/914||DependenceChecker.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=3||top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1031||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1035||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/175
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1072||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/175
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1094||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/175
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=2||top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1220||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1322||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[9:0]. Make sure that there are no unused intermediate registers.||top.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3721||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=10||top.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3722||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3725||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[72:0]. Make sure that there are no unused intermediate registers.||top.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3747||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=73||top.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3748||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3751||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3782||SlvAxi4ProtConvWrite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||top.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3784||SlvAxi4ProtConvWrite.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3785||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3786||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||top.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3787||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[13:0]. Make sure that there are no unused intermediate registers.||top.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3809||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=14||top.srr(3810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3810||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3813||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[71:0]. Make sure that there are no unused intermediate registers.||top.srr(3835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3835||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=72||top.srr(3836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3836||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3839||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register latARID[5:0]. Make sure that there are no unused intermediate registers.||top.srr(3857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3857||SlvAxi4ProtConvRead.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||top.srr(3858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3858||SlvAxi4ProtConvRead.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/442
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=69||top.srr(3900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3900||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3951||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=74||top.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3962||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3971||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=9||top.srr(3982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3982||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3991||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=80||top.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4002||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4011||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=6||top.srr(4123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4123||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||top.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4392||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||top.srr(4393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4393||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||top.srr(4394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4394||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||top.srr(4395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4395||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||top.srr(4396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4396||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_AWREADY, as there is no assignment to it.||top.srr(4397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4397||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_AWREADY, as there is no assignment to it.||top.srr(4398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4398||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_AWREADY, as there is no assignment to it.||top.srr(4399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4399||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_AWREADY, as there is no assignment to it.||top.srr(4400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4400||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_AWREADY, as there is no assignment to it.||top.srr(4401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4401||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_AWREADY, as there is no assignment to it.||top.srr(4402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4402||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_AWREADY, as there is no assignment to it.||top.srr(4403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4403||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_AWREADY, as there is no assignment to it.||top.srr(4404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4404||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||top.srr(4405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4405||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||top.srr(4406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4406||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||top.srr(4407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4407||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||top.srr(4408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4408||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||top.srr(4409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4409||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_WREADY, as there is no assignment to it.||top.srr(4410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4410||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_WREADY, as there is no assignment to it.||top.srr(4411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4411||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_WREADY, as there is no assignment to it.||top.srr(4412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4412||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_WREADY, as there is no assignment to it.||top.srr(4413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4413||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_WREADY, as there is no assignment to it.||top.srr(4414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4414||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_WREADY, as there is no assignment to it.||top.srr(4415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4415||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_WREADY, as there is no assignment to it.||top.srr(4416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4416||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_WREADY, as there is no assignment to it.||top.srr(4417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4417||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BID, as there is no assignment to it.||top.srr(4418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4418||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||top.srr(4419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4419||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||top.srr(4420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4420||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||top.srr(4421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4421||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BID, as there is no assignment to it.||top.srr(4422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4422||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||top.srr(4423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4423||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||top.srr(4424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4424||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||top.srr(4425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4425||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BID, as there is no assignment to it.||top.srr(4426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4426||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||top.srr(4427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4427||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||top.srr(4428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4428||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||top.srr(4429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4429||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BID, as there is no assignment to it.||top.srr(4430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4430||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||top.srr(4431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4431||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||top.srr(4432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4432||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||top.srr(4433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4433||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BID, as there is no assignment to it.||top.srr(4434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4434||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||top.srr(4435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4435||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||top.srr(4436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4436||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||top.srr(4437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4437||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BID, as there is no assignment to it.||top.srr(4438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4438||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BRESP, as there is no assignment to it.||top.srr(4439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4439||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BUSER, as there is no assignment to it.||top.srr(4440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4440||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BVALID, as there is no assignment to it.||top.srr(4441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4441||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BID, as there is no assignment to it.||top.srr(4442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4442||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BRESP, as there is no assignment to it.||top.srr(4443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4443||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BUSER, as there is no assignment to it.||top.srr(4444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4444||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BVALID, as there is no assignment to it.||top.srr(4445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4445||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BID, as there is no assignment to it.||top.srr(4446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4446||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BRESP, as there is no assignment to it.||top.srr(4447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4447||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BUSER, as there is no assignment to it.||top.srr(4448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4448||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BVALID, as there is no assignment to it.||top.srr(4449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4449||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BID, as there is no assignment to it.||top.srr(4450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4450||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BRESP, as there is no assignment to it.||top.srr(4451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4451||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BUSER, as there is no assignment to it.||top.srr(4452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4452||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BVALID, as there is no assignment to it.||top.srr(4453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4453||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BID, as there is no assignment to it.||top.srr(4454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4454||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BRESP, as there is no assignment to it.||top.srr(4455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4455||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BUSER, as there is no assignment to it.||top.srr(4456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4456||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BVALID, as there is no assignment to it.||top.srr(4457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4457||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BID, as there is no assignment to it.||top.srr(4458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4458||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BRESP, as there is no assignment to it.||top.srr(4459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4459||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BUSER, as there is no assignment to it.||top.srr(4460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4460||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BVALID, as there is no assignment to it.||top.srr(4461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4461||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BID, as there is no assignment to it.||top.srr(4462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4462||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BRESP, as there is no assignment to it.||top.srr(4463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4463||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BUSER, as there is no assignment to it.||top.srr(4464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4464||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BVALID, as there is no assignment to it.||top.srr(4465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4465||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BID, as there is no assignment to it.||top.srr(4466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4466||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BRESP, as there is no assignment to it.||top.srr(4467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4467||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BUSER, as there is no assignment to it.||top.srr(4468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4468||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BVALID, as there is no assignment to it.||top.srr(4469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4469||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_ARREADY, as there is no assignment to it.||top.srr(4470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4470||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_ARREADY, as there is no assignment to it.||top.srr(4471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4471||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_ARREADY, as there is no assignment to it.||top.srr(4472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4472||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_ARREADY, as there is no assignment to it.||top.srr(4473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4473||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_ARREADY, as there is no assignment to it.||top.srr(4474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4474||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_ARREADY, as there is no assignment to it.||top.srr(4475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4475||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_ARREADY, as there is no assignment to it.||top.srr(4476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4476||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_ARREADY, as there is no assignment to it.||top.srr(4477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4477||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_ARREADY, as there is no assignment to it.||top.srr(4478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4478||CoreAxi4Interconnect.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/705
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_ARREADY, as there is no assignment to it.||top.srr(4479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4479||CoreAxi4Interconnect.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/719
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_ARREADY, as there is no assignment to it.||top.srr(4480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4480||CoreAxi4Interconnect.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/733
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_ARREADY, as there is no assignment to it.||top.srr(4481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4481||CoreAxi4Interconnect.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/747
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_ARREADY, as there is no assignment to it.||top.srr(4482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4482||CoreAxi4Interconnect.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/761
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RID, as there is no assignment to it.||top.srr(4483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4483||CoreAxi4Interconnect.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/788
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RDATA, as there is no assignment to it.||top.srr(4484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4484||CoreAxi4Interconnect.v(789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/789
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RRESP, as there is no assignment to it.||top.srr(4485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4485||CoreAxi4Interconnect.v(790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/790
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RLAST, as there is no assignment to it.||top.srr(4486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4486||CoreAxi4Interconnect.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/791
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RUSER, as there is no assignment to it.||top.srr(4487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4487||CoreAxi4Interconnect.v(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/792
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RVALID, as there is no assignment to it.||top.srr(4488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4488||CoreAxi4Interconnect.v(793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/793
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RID, as there is no assignment to it.||top.srr(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4489||CoreAxi4Interconnect.v(796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/796
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RDATA, as there is no assignment to it.||top.srr(4490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4490||CoreAxi4Interconnect.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/797
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RRESP, as there is no assignment to it.||top.srr(4491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4491||CoreAxi4Interconnect.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/798
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4495||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4496||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4497||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4498||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4499||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4500||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4501||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4502||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4503||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CL318||@W:*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4504||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4505||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4506||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CL318||@W:*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4507||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4508||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4509||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4510||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4511||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4512||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CL318||@W:*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4513||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CL318||@W:*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4514||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CL318||@W:*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4515||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CL318||@W:*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4516||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CL318||@W:*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4517||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CL318||@W:*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4518||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CL318||@W:*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4519||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CL318||@W:*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4520||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4521||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4522||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4523||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4524||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4525||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4526||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4527||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4528||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4529||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4530||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4531||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4532||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4533||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4534||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4535||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4536||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4537||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4538||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4539||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4540||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CL318||@W:*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4541||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CL318||@W:*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4542||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4543||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CL318||@W:*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4544||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CL318||@W:*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4545||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CL318||@W:*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4546||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CL318||@W:*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4547||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CL318||@W:*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4548||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CL318||@W:*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4549||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CL318||@W:*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4550||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CL318||@W:*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4551||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CL318||@W:*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4552||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CL318||@W:*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4553||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CL318||@W:*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4554||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CL318||@W:*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4555||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CL318||@W:*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4556||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CL318||@W:*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4557||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CL318||@W:*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4558||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CL318||@W:*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4559||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CL318||@W:*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4560||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CL318||@W:*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4561||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CL318||@W:*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4562||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CL318||@W:*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4563||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CL318||@W:*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4564||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CL318||@W:*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4565||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CL318||@W:*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4566||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CL318||@W:*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4567||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CL318||@W:*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4568||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CL318||@W:*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4569||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CL318||@W:*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4570||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CL318||@W:*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4571||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CL318||@W:*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4572||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CL318||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4573||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CL318||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4574||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CL318||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4575||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CL318||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4576||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CL318||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4577||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CL318||@W:*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4578||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CL318||@W:*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4579||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CL318||@W:*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4580||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CL318||@W:*Output MASTER11_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4581||CoreAxi4Interconnect.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/705
Implementation;Synthesis||CL318||@W:*Output MASTER12_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4582||CoreAxi4Interconnect.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/719
Implementation;Synthesis||CL318||@W:*Output MASTER13_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4583||CoreAxi4Interconnect.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/733
Implementation;Synthesis||CL318||@W:*Output MASTER14_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4584||CoreAxi4Interconnect.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/747
Implementation;Synthesis||CL318||@W:*Output MASTER15_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4585||CoreAxi4Interconnect.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/761
Implementation;Synthesis||CL318||@W:*Output MASTER3_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4586||CoreAxi4Interconnect.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/788
Implementation;Synthesis||CL318||@W:*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4587||CoreAxi4Interconnect.v(789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/789
Implementation;Synthesis||CL318||@W:*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4588||CoreAxi4Interconnect.v(790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/790
Implementation;Synthesis||CL318||@W:*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4589||CoreAxi4Interconnect.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/791
Implementation;Synthesis||CL318||@W:*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4590||CoreAxi4Interconnect.v(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/792
Implementation;Synthesis||CL318||@W:*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4591||CoreAxi4Interconnect.v(793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/793
Implementation;Synthesis||CL318||@W:*Output MASTER4_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4592||CoreAxi4Interconnect.v(796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/796
Implementation;Synthesis||CL318||@W:*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4593||CoreAxi4Interconnect.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/797
Implementation;Synthesis||CL318||@W:*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4594||CoreAxi4Interconnect.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||top.srr(4600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4600||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4634||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL169||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||top.srr(4704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4704||CoreAXItoAHBL_AHBMasterCtrl.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/273
Implementation;Synthesis||CL190||@W:Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4705||CoreAXItoAHBL_AHBMasterCtrl.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/299
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4706||CoreAXItoAHBL_AHBMasterCtrl.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/299
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=64||top.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4729||CoreAXItoAHBL_RAM_infer_uSRAM.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||CG775||@N: Component Core_AHBL_Core_AHBL_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||top.srr(4735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4735||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4780||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4819||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||top.srr(4986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4986||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||top.srr(5078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5078||CoreAXI4_Lite.v(4575);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXI4_Lite\CoreAXI4_Lite.v'/linenumber/4575
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5113||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[11:0]. Make sure that there are no unused intermediate registers.||top.srr(7372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7372||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=12||top.srr(7373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7373||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(7376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7376||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[36:0]. Make sure that there are no unused intermediate registers.||top.srr(7396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7396||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=37||top.srr(7397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7397||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(7400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7400||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||top.srr(7424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7424||SlvAxi4ProtConvWrite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||top.srr(7426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7426||SlvAxi4ProtConvWrite.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7427||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7428||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||top.srr(7429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7429||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[37:0]. Make sure that there are no unused intermediate registers.||top.srr(7449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7449||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=38||top.srr(7450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7450||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(7453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7453||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register latARID[3:0]. Make sure that there are no unused intermediate registers.||top.srr(7469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7469||SlvAxi4ProtConvRead.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||top.srr(7470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7470||SlvAxi4ProtConvRead.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/442
Implementation;Synthesis||CG781||@W:Input int_slaveWID on instance u_AXILtePC is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(7486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7486||SlvProtocolConverter.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit ctrlAddrReg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7538||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/545
Implementation;Synthesis||CL190||@W:Optimizing register bit ctrlAddrReg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7539||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/545
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of ctrlAddrReg[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7540||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/545
Implementation;Synthesis||CL271||@W:Pruning unused bits 3 to 2 of rmrDscrptrNum[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7603||coreaxi4dmacontroller_buffer_descriptors.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/347
Implementation;Synthesis||CL190||@W:Optimizing register bit dscrptrData[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7604||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL190||@W:Optimizing register bit dscrptrData[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7605||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL190||@W:Optimizing register bit dscrptrData[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7606||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL190||@W:Optimizing register bit dscrptrData[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7607||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL190||@W:Optimizing register bit dscrptrData[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7608||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL190||@W:Optimizing register bit dscrptrData[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7609||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 4 of dscrptrData[133:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7610||coreaxi4dmacontroller_buffer_descriptors.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/437
Implementation;Synthesis||CL169||@W:Pruning unused register grantFPA[0]. Make sure that there are no unused intermediate registers.||top.srr(7671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7671||coreaxi4dmacontroller_fixed_priority_arbiter.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v'/linenumber/113
Implementation;Synthesis||CL207||@W:All reachable assignments to rdEn_intext_reg assign 1, register removed by optimization.||top.srr(7709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7709||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/137
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 0||top.srr(7734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7734||coreaxi4dmacontroller_dma_arbiter.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/239
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri1RRA, as it has the load but no drivers.||top.srr(7740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7740||coreaxi4dmacontroller_arbiter_mapping.v(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/12
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri2RRA, as it has the load but no drivers.||top.srr(7741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7741||coreaxi4dmacontroller_arbiter_mapping.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/16
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri3RRA, as it has the load but no drivers.||top.srr(7742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7742||coreaxi4dmacontroller_arbiter_mapping.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri4RRA, as it has the load but no drivers.||top.srr(7743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7743||coreaxi4dmacontroller_arbiter_mapping.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/24
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri5RRA, as it has the load but no drivers.||top.srr(7744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7744||coreaxi4dmacontroller_arbiter_mapping.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/28
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri6RRA, as it has the load but no drivers.||top.srr(7745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7745||coreaxi4dmacontroller_arbiter_mapping.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/32
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri7RRA, as it has the load but no drivers.||top.srr(7746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7746||coreaxi4dmacontroller_arbiter_mapping.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register strDscrptrValid[1:0]. Make sure that there are no unused intermediate registers.||top.srr(7748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7748||coreaxi4dmacontroller_dma_arbiter.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/569
Implementation;Synthesis||CL134||@N: Found RAM strDscrptrNonMod, depth=2, width=34||top.srr(7749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7749||coreaxi4dmacontroller_dma_arbiter.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/646
Implementation;Synthesis||CL134||@N: Found RAM strDscrptrMod, depth=2, width=56||top.srr(7750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7750||coreaxi4dmacontroller_dma_arbiter.v(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/631
Implementation;Synthesis||CL134||@N: Found RAM strDscrptrMod, depth=2, width=56||top.srr(7751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7751||coreaxi4dmacontroller_dma_arbiter.v(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/631
Implementation;Synthesis||CL134||@N: Found RAM strDscrptrNonMod, depth=2, width=34||top.srr(7752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7752||coreaxi4dmacontroller_dma_arbiter.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/646
Implementation;Synthesis||CL207||@W:All reachable assignments to strDscrptrReg assign 0, register removed by optimization.||top.srr(7827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7827||coreaxi4dmacontroller_trans_ack.v(523);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v'/linenumber/523
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 4 of strtOpReg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7918||coreaxi4dmacontroller_control_registers.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object reqForStaReg_reg is declared but not assigned. Either assign a value or remove the declaration.||top.srr(7943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7943||coreaxi4dmacontroller_int_x_ctrl.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/180
Implementation;Synthesis||CL169||@W:Pruning unused register error_flag_db_cache_str_reg. Make sure that there are no unused intermediate registers.||top.srr(7945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7945||coreaxi4dmacontroller_int_x_ctrl.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register error_flag_sb_cache_str_reg. Make sure that there are no unused intermediate registers.||top.srr(7946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7946||coreaxi4dmacontroller_int_x_ctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/286
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7947||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7948||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7949||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7950||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7951||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7952||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7953||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7954||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7955||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit intXStaReg[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7956||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL279||@W:Pruning register bits 51 to 42 of intXStaReg[51:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7957||coreaxi4dmacontroller_int_x_ctrl.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/466
Implementation;Synthesis||CL169||@W:Pruning unused register rdAddr_reg[1:0]. Make sure that there are no unused intermediate registers.||top.srr(7978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7978||CoreAXI4DMAController_int_0_ControllerFIFO.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v'/linenumber/88
Implementation;Synthesis||CL169||@W:Pruning unused register rdAddr_reg[1:0]. Make sure that there are no unused intermediate registers.||top.srr(7999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7999||CoreAXI4DMAController_int_1_ControllerFIFO.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v'/linenumber/88
Implementation;Synthesis||CG184||@W:Removing wire rdDataInt2, as it has the load but no drivers.||top.srr(8001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8001||coreaxi4dmacontroller_int_controller.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v'/linenumber/139
Implementation;Synthesis||CG184||@W:Removing wire rdDataInt3, as it has the load but no drivers.||top.srr(8002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8002||coreaxi4dmacontroller_int_controller.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register dstStrDscrptrReg. Make sure that there are no unused intermediate registers.||top.srr(8044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8044||coreaxi4dmacontroller_axi4_master_ctrl.v(1883);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1883
Implementation;Synthesis||CL169||@W:Pruning unused register rdAddrReg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(8045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8045||coreaxi4dmacontroller_axi4_master_ctrl.v(1837);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1837
Implementation;Synthesis||CL169||@W:Pruning unused register rdEnReg. Make sure that there are no unused intermediate registers.||top.srr(8046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8046||coreaxi4dmacontroller_axi4_master_ctrl.v(1785);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1785
Implementation;Synthesis||CL169||@W:Pruning unused register WLASTReg. Make sure that there are no unused intermediate registers.||top.srr(8047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8047||coreaxi4dmacontroller_axi4_master_ctrl.v(1737);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1737
Implementation;Synthesis||CL169||@W:Pruning unused register WDATAReg[63:0]. Make sure that there are no unused intermediate registers.||top.srr(8048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8048||coreaxi4dmacontroller_axi4_master_ctrl.v(1721);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1721
Implementation;Synthesis||CL169||@W:Pruning unused register WVALIDReg. Make sure that there are no unused intermediate registers.||top.srr(8049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8049||coreaxi4dmacontroller_axi4_master_ctrl.v(1705);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1705
Implementation;Synthesis||CL207||@W:All reachable assignments to ARIDReg[3:0] assign 0, register removed by optimization.||top.srr(8050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8050||coreaxi4dmacontroller_axi4_master_ctrl.v(2585);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/2585
Implementation;Synthesis||CL207||@W:All reachable assignments to strRdyToAckReg assign 0, register removed by optimization.||top.srr(8051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8051||coreaxi4dmacontroller_axi4_master_ctrl.v(1898);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1898
Implementation;Synthesis||CL207||@W:All reachable assignments to AWIDReg[3:0] assign 0, register removed by optimization.||top.srr(8052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8052||coreaxi4dmacontroller_axi4_master_ctrl.v(1689);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1689
Implementation;Synthesis||CL190||@W:Optimizing register bit AWSIZEReg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8053||coreaxi4dmacontroller_axi4_master_ctrl.v(1641);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1641
Implementation;Synthesis||CL190||@W:Optimizing register bit ARSIZEReg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8054||coreaxi4dmacontroller_axi4_master_ctrl.v(2553);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/2553
Implementation;Synthesis||CL190||@W:Optimizing register bit ARBURSTReg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8055||coreaxi4dmacontroller_axi4_master_ctrl.v(2569);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/2569
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ARBURSTReg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8056||coreaxi4dmacontroller_axi4_master_ctrl.v(2569);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/2569
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of AWSIZEReg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8057||coreaxi4dmacontroller_axi4_master_ctrl.v(1641);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1641
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of ARSIZEReg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8058||coreaxi4dmacontroller_axi4_master_ctrl.v(2553);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/2553
Implementation;Synthesis||CS101||@W:Index 2 is out of range for variable INTERRUPT||top.srr(8195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8195||coreaxi4dmacontroller.v(782);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/782
Implementation;Synthesis||CG878||@W:Bypassing assignment to array location due to out of bounds indexing||top.srr(8196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8196||coreaxi4dmacontroller.v(782);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/782
Implementation;Synthesis||CS101||@W:Index 3 is out of range for variable INTERRUPT||top.srr(8197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8197||coreaxi4dmacontroller.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/783
Implementation;Synthesis||CG878||@W:Bypassing assignment to array location due to out of bounds indexing||top.srr(8198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8198||coreaxi4dmacontroller.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/783
Implementation;Synthesis||CG184||@W:Removing wire rdData_strCache, as it has the load but no drivers.||top.srr(8199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8199||coreaxi4dmacontroller.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/403
Implementation;Synthesis||CG184||@W:Removing wire noOfBytesInCurrRdCache_StrCache, as it has the load but no drivers.||top.srr(8200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8200||coreaxi4dmacontroller.v(404);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/404
Implementation;Synthesis||CG184||@W:Removing wire strDscrptrAddr, as it has the load but no drivers.||top.srr(8201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8201||coreaxi4dmacontroller.v(419);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/419
Implementation;Synthesis||CG184||@W:Removing wire ctrlRdData_AXI4StreamSlaveCtrl, as it has the load but no drivers.||top.srr(8202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8202||coreaxi4dmacontroller.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/420
Implementation;Synthesis||CG184||@W:Removing wire ctrlRdValid_AXI4StreamSlaveCtrl, as it has the load but no drivers.||top.srr(8203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8203||coreaxi4dmacontroller.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/421
Implementation;Synthesis||CG184||@W:Removing wire error_flag_sb_cache_str, as it has the load but no drivers.||top.srr(8204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8204||coreaxi4dmacontroller.v(439);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/439
Implementation;Synthesis||CG184||@W:Removing wire error_flag_db_cache_str, as it has the load but no drivers.||top.srr(8205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8205||coreaxi4dmacontroller.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/440
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||top.srr(8229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8229||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||top.srr(8230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8230||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8233||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top.srr(8234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8234||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8247||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top.srr(8258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8258||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||top.srr(8260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8260||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||top.srr(8261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8261||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top.srr(8262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8262||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(8263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8263||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||top.srr(8264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8264||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||top.srr(8265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8265||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||top.srr(8266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8266||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||top.srr(8267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8267||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||top.srr(8268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8268||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||top.srr(8269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8269||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8288||PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v'/linenumber/25
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8289||PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v'/linenumber/24
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8308||OSC_160MHz_OSC_160MHz_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||CG781||@W:Input DRI_CLK on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8343||PCIe_EP_PCIex4_0_PF_PCIE.v(1870);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1870
Implementation;Synthesis||CG781||@W:Input DRI_ARST_N on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8344||PCIe_EP_PCIex4_0_PF_PCIE.v(1875);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1875
Implementation;Synthesis||CG781||@W:Input DRI_BRIDGE_CLK on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8345||PCIe_EP_PCIex4_0_PF_PCIE.v(1879);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1879
Implementation;Synthesis||CG781||@W:Input DRI_BRIDGE_ARST_N on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8346||PCIe_EP_PCIex4_0_PF_PCIE.v(1885);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1885
Implementation;Synthesis||CG781||@W:Input RX_N on instance PCIESS_LANE3_Pipe_AXI0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8347||PCIe_EP_PCIex4_0_PF_PCIE.v(2845);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/2845
Implementation;Synthesis||CG781||@W:Input RX_P on instance PCIESS_LANE3_Pipe_AXI0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8348||PCIe_EP_PCIex4_0_PF_PCIE.v(2845);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/2845
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8664||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8665||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8666||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8667||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8668||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8669||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8670||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8671||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8672||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8673||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8674||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8675||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8676||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8677||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8678||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8679||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8680||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8681||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8682||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8683||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8684||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8685||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8686||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8687||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8688||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8689||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8690||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8691||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8692||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8693||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8694||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8695||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8696||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8697||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8698||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8699||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8700||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8701||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8702||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8703||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8704||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8705||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8706||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8707||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8708||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8709||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8710||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8711||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8713||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8715||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8716||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8717||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8719||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8721||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8722||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8723||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8724||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8726||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8728||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8729||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8730||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8731||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8733||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8735||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8736||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8737||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8738||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8739||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8740||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8741||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8742||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8744||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8746||PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8747||PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8749||PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8751||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8752||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8753||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8754||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8755||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8756||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8757||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8758||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8760||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8762||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8763||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8764||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8765||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8767||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8769||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8770||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8771||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8772||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8774||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8776||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8777||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8778||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8779||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8781||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8783||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8784||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8785||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8786||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8788||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8793||PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(8798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8798||PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||top.srr(8806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8806||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||CL134||@N: Found RAM outdly, depth=8, width=8||top.srr(8819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8819||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CL134||@N: Found RAM indly, depth=8, width=8||top.srr(8820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8820||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CG1340||@W:Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.||top.srr(8846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8846||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(8874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8874||gate_training.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis||CG290||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||top.srr(8875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8875||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||top.srr(8878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8878||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||top.srr(8879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8879||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8881||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8882||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8883||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8884||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8885||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8886||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8887||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||top.srr(8890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8890||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8895||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8896||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8897||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8898||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8899||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8900||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8901||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8902||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8958||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8959||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8960||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8961||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8962||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8963||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8964||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8965||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8966||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8967||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8968||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8969||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8970||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8971||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8972||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8973||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8974||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8975||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8976||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8977||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8978||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8979||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8980||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8981||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8982||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8983||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8984||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8985||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8986||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8987||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8988||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8989||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8990||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8991||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8992||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8993||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8994||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8995||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8996||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8997||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8998||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(8999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8999||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9000||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9001||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9002||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9003||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9004||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9005||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9006||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9007||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9008||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9009||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9010||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9011||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9012||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9013||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9014||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9015||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9016||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9017||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9018||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9019||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9020||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9021||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9022||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9023||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9024||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9025||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL271||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9067||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9068||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9069||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9070||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9071||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9072||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9073||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9074||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9075||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9076||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9077||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9078||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9079||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9080||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9081||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9082||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9083||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9084||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9087||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9088||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9089||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9090||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CG1340||@W:Index into variable data_match could be out of range ; a simulation mismatch is possible.||top.srr(9114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9114||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis||CL207||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||top.srr(9119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9119||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=3, width=64||top.srr(9157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9157||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[0].fifo_reset_n and merging genblk1[1].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9166||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9210||PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9217||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9218||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9219||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9227||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9232||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9237||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9242||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9247||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9248||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9249||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9255||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9258||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9261||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(9266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9266||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9271||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9272||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9273||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.||top.srr(9282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9282||PF_DDR4_SS_DDRPHY_BLK.v(15794);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15794
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.||top.srr(9283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9283||PF_DDR4_SS_DDRPHY_BLK.v(15795);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15795
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.||top.srr(9284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9284||PF_DDR4_SS_DDRPHY_BLK.v(15796);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15796
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.||top.srr(9285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9285||PF_DDR4_SS_DDRPHY_BLK.v(15797);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15797
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1515_unconnected, as it has the load but no drivers.||top.srr(9286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9286||PF_DDR4_SS_DDRPHY_BLK.v(15798);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15798
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1414_unconnected, as it has the load but no drivers.||top.srr(9287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9287||PF_DDR4_SS_DDRPHY_BLK.v(15799);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15799
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.||top.srr(9288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9288||PF_DDR4_SS_DDRPHY_BLK.v(15801);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15801
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.||top.srr(9289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9289||PF_DDR4_SS_DDRPHY_BLK.v(15802);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15802
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.||top.srr(9290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9290||PF_DDR4_SS_DDRPHY_BLK.v(15803);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15803
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.||top.srr(9291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9291||PF_DDR4_SS_DDRPHY_BLK.v(15804);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15804
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1515_unconnected, as it has the load but no drivers.||top.srr(9292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9292||PF_DDR4_SS_DDRPHY_BLK.v(15805);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15805
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1414_unconnected, as it has the load but no drivers.||top.srr(9293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9293||PF_DDR4_SS_DDRPHY_BLK.v(15806);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15806
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.||top.srr(9294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9294||PF_DDR4_SS_DDRPHY_BLK.v(15808);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15808
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.||top.srr(9295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9295||PF_DDR4_SS_DDRPHY_BLK.v(15809);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15809
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.||top.srr(9296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9296||PF_DDR4_SS_DDRPHY_BLK.v(15810);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15810
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.||top.srr(9297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9297||PF_DDR4_SS_DDRPHY_BLK.v(15811);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15811
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1515_unconnected, as it has the load but no drivers.||top.srr(9298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9298||PF_DDR4_SS_DDRPHY_BLK.v(15812);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15812
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1414_unconnected, as it has the load but no drivers.||top.srr(9299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9299||PF_DDR4_SS_DDRPHY_BLK.v(15813);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15813
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.||top.srr(9300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9300||PF_DDR4_SS_DDRPHY_BLK.v(15815);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15815
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.||top.srr(9301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9301||PF_DDR4_SS_DDRPHY_BLK.v(15816);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15816
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.||top.srr(9302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9302||PF_DDR4_SS_DDRPHY_BLK.v(15817);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15817
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.||top.srr(9303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9303||PF_DDR4_SS_DDRPHY_BLK.v(15818);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15818
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1515_unconnected, as it has the load but no drivers.||top.srr(9304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9304||PF_DDR4_SS_DDRPHY_BLK.v(15819);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15819
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1414_unconnected, as it has the load but no drivers.||top.srr(9305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9305||PF_DDR4_SS_DDRPHY_BLK.v(15820);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15820
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P0_22_unconnected, as it has the load but no drivers.||top.srr(9306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9306||PF_DDR4_SS_DDRPHY_BLK.v(15827);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15827
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P1_22_unconnected, as it has the load but no drivers.||top.srr(9307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9307||PF_DDR4_SS_DDRPHY_BLK.v(15829);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15829
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P2_22_unconnected, as it has the load but no drivers.||top.srr(9308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9308||PF_DDR4_SS_DDRPHY_BLK.v(15831);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15831
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P3_22_unconnected, as it has the load but no drivers.||top.srr(9309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9309||PF_DDR4_SS_DDRPHY_BLK.v(15833);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15833
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9572||PF_DDR4_SS.v(1514);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1514
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9573||PF_DDR4_SS.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1554
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9574||PF_DDR4_SS.v(1592);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1592
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9575||PF_DDR4_SS.v(1631);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1631
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9576||PF_DDR4_SS.v(1670);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1670
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9577||PF_DDR4_SS.v(1709);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1709
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9578||PF_DDR4_SS.v(1746);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1746
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9579||PF_DDR4_SS.v(1785);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1785
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9580||PF_DDR4_SS.v(1824);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1824
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9651||CoreAXI4SRAM_MAINCTRL.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/148
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9652||CoreAXI4SRAM_MAINCTRL.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AWADDR_slvif is unused.||top.srr(9653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9653||CoreAXI4SRAM_MAINCTRL.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input AWSIZE_slvif is unused.||top.srr(9654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9654||CoreAXI4SRAM_MAINCTRL.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input AWLEN_slvif is unused.||top.srr(9655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9655||CoreAXI4SRAM_MAINCTRL.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input ARBURST_slvif is unused.||top.srr(9656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9656||CoreAXI4SRAM_MAINCTRL.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input ARADDR_slvif is unused.||top.srr(9657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9657||CoreAXI4SRAM_MAINCTRL.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input ARBURST is unused.||top.srr(9658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9658||CoreAXI4SRAM_MAINCTRL.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input ARLEN is unused.||top.srr(9659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9659||CoreAXI4SRAM_MAINCTRL.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input ARSIZE_slvif is unused.||top.srr(9660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9660||CoreAXI4SRAM_MAINCTRL.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AWCACHE is unused.||top.srr(9663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9663||CoreAXI4SRAM.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input AWPROT is unused.||top.srr(9664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9664||CoreAXI4SRAM.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input AWLOCK is unused.||top.srr(9665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9665||CoreAXI4SRAM.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input ARCACHE is unused.||top.srr(9666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9666||CoreAXI4SRAM.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input ARPROT is unused.||top.srr(9667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9667||CoreAXI4SRAM.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input ARLOCK is unused.||top.srr(9668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9668||CoreAXI4SRAM.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/168
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(9675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9675||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P0[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9686||PF_DDR4_SS_DDRPHY_BLK.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/233
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P1[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9687||PF_DDR4_SS_DDRPHY_BLK.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P2[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9688||PF_DDR4_SS_DDRPHY_BLK.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/235
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P3[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9689||PF_DDR4_SS_DDRPHY_BLK.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/236
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9690||PF_DDR4_SS_DDRPHY_BLK.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9691||PF_DDR4_SS_DDRPHY_BLK.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/281
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9692||PF_DDR4_SS_DDRPHY_BLK.v(282);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/282
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9693||PF_DDR4_SS_DDRPHY_BLK.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/283
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9694||PF_DDR4_SS_DDRPHY_BLK.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/299
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9695||PF_DDR4_SS_DDRPHY_BLK.v(300);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/300
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9696||PF_DDR4_SS_DDRPHY_BLK.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/301
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9697||PF_DDR4_SS_DDRPHY_BLK.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/302
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9698||PF_DDR4_SS_DDRPHY_BLK.v(15800);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15800
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9699||PF_DDR4_SS_DDRPHY_BLK.v(15807);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15807
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9700||PF_DDR4_SS_DDRPHY_BLK.v(15814);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15814
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9701||PF_DDR4_SS_DDRPHY_BLK.v(15821);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15821
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9702||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9703||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9704||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(9705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9705||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_BG_PATTERN is unused.||top.srr(9706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9706||PF_DDR4_SS_DDRPHY_BLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/245
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_CAPTURE is unused.||top.srr(9707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9707||PF_DDR4_SS_DDRPHY_BLK.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/246
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_EN is unused.||top.srr(9708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9708||PF_DDR4_SS_DDRPHY_BLK.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/247
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_START is unused.||top.srr(9709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9709||PF_DDR4_SS_DDRPHY_BLK.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/248
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_TRN_COMMAND is unused.||top.srr(9710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9710||PF_DDR4_SS_DDRPHY_BLK.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/249
Implementation;Synthesis||CL159||@N: Input DFI_CTRLR_BUSY is unused.||top.srr(9711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9711||PF_DDR4_SS_DDRPHY_BLK.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/262
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PATTERN is unused.||top.srr(9712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9712||PF_DDR4_SS_DDRPHY_BLK.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/265
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PERIODIC is unused.||top.srr(9713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9713||PF_DDR4_SS_DDRPHY_BLK.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/266
Implementation;Synthesis||CL159||@N: Input DFI_PHYUPD_ACK is unused.||top.srr(9714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9714||PF_DDR4_SS_DDRPHY_BLK.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/271
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(9723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9723||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(9724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9724||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(9739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9739||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(9740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9740||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(9761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9761||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(9762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9762||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||top.srr(9771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9771||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||top.srr(9772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9772||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P0 is unused.||top.srr(9773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9773||CoreDDR_TIP_INT.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/653
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P1 is unused.||top.srr(9774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9774||CoreDDR_TIP_INT.v(654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/654
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P2 is unused.||top.srr(9775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9775||CoreDDR_TIP_INT.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/655
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P3 is unused.||top.srr(9776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9776||CoreDDR_TIP_INT.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/656
Implementation;Synthesis||CL159||@N: Input dqsw_delay_line_oor is unused.||top.srr(9789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9789||TIP_CTRL_BLK.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/447
Implementation;Synthesis||CL279||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9792||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9793||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9794||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9795||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9796||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9797||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9798||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9799||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(9800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9800||write_callibrator.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/465
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9817||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9820||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9821||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(9822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9822||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9834||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9835||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9836||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9837||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9838||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9839||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9840||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9841||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9842||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9843||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9844||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9845||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9846||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9847||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9848||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9849||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9850||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9851||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9852||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9853||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9854||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_en is unused.||top.srr(9855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9855||PHY_SIG_MOD.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_gate_en is unused.||top.srr(9856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9856||PHY_SIG_MOD.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p0 is unused.||top.srr(9857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9857||PHY_SIG_MOD.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p1 is unused.||top.srr(9858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9858||PHY_SIG_MOD.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p2 is unused.||top.srr(9859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9859||PHY_SIG_MOD.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p0 is unused.||top.srr(9860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9860||PHY_SIG_MOD.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p1 is unused.||top.srr(9861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9861||PHY_SIG_MOD.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p2 is unused.||top.srr(9862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9862||PHY_SIG_MOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/137
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p0 is unused.||top.srr(9863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9863||PHY_SIG_MOD.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p1 is unused.||top.srr(9864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9864||PHY_SIG_MOD.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p2 is unused.||top.srr(9865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9865||PHY_SIG_MOD.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p3 is unused.||top.srr(9866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9866||PHY_SIG_MOD.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p0 is unused.||top.srr(9867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9867||PHY_SIG_MOD.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p1 is unused.||top.srr(9868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9868||PHY_SIG_MOD.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p2 is unused.||top.srr(9869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9869||PHY_SIG_MOD.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p3 is unused.||top.srr(9870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9870||PHY_SIG_MOD.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9875||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9878||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_trn_compl_current.||top.srr(9879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9879||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9894||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.||top.srr(9897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9897||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL177||@W:Sharing sequential element move and merging visual_APB_IOG_CONTROLLER_current. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9898||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9899||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input vref_out_of_range is unused.||top.srr(9902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9902||VREF_TR.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input apb_addr is unused.||top.srr(9903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9903||VREF_TR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/47
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(9904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9904||VREF_TR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(9905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9905||VREF_TR.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input dfi_rddata is unused.||top.srr(9906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9906||VREF_TR.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_cs_0_n is unused.||top.srr(9907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9907||VREF_TR.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_cs_1_n is unused.||top.srr(9908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9908||VREF_TR.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/60
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9911||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9912||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(9913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9913||WRLVL_BOT.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/114
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9935||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9936||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9937||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(9938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9938||WRLVL.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(9939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9939||WRLVL.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input dfi_wrlvl_cs_1_n is unused.||top.srr(9940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9940||WRLVL.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(9945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9945||RDLVL_TRAIN.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(9946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9946||RDLVL_TRAIN.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/104
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9949||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9950||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Lane_Fifo_Protect_current.||top.srr(9951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9951||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_rx_valid_current.||top.srr(9957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9957||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_dq_dqs_optimisation_current.||top.srr(9965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9965||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(9966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9966||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input dfi_rddata_en is unused.||top.srr(9967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9967||dq_align_dqs_optimization.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_2_current.||top.srr(9970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9970||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_1_current.||top.srr(9976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9976||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_0_current.||top.srr(9982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9982||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_gate_training_current.||top.srr(9988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9988||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10020||gate_training.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input SCLK is unused.||top.srr(10025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10025||DLL_MON.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/19
Implementation;Synthesis||CL159||@N: Input reset_n is unused.||top.srr(10026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10026||DLL_MON.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input dll_dly_diff is unused.||top.srr(10027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10027||DLL_MON.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/25
Implementation;Synthesis||CL159||@N: Input dfi_ctrlupd_req is unused.||top.srr(10028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10028||DLL_MON.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/28
Implementation;Synthesis||CL134||@N: Found RAM late, depth=8, width=1||top.srr(10031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10031||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL134||@N: Found RAM early, depth=8, width=1||top.srr(10032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10032||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10033||trn_bclksclk.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/316
Implementation;Synthesis||CL159||@N: Input eye_monitor_early is unused.||top.srr(10052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10052||trn_bclksclk.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input eye_monitor_late is unused.||top.srr(10053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10053||trn_bclksclk.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input apb_addr is unused.||top.srr(10054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10054||trn_bclksclk.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10057||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10058||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10061||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10062||TRN_CLK.v(328);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/328
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||top.srr(10070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10070||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||top.srr(10072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10072||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||top.srr(10074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10074||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||top.srr(10076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10076||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_early is unused.||top.srr(10078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10078||TRN_CLK.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_late is unused.||top.srr(10079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10079||TRN_CLK.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input dqsw_eye_monitor_early is unused.||top.srr(10080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10080||TRN_CLK.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input dqsw_eye_monitor_late is unused.||top.srr(10081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10081||TRN_CLK.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input dqsw270_eye_monitor_early is unused.||top.srr(10082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10082||TRN_CLK.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input dqsw270_eye_monitor_late is unused.||top.srr(10083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10083||TRN_CLK.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input cmd_eye_monitor_early is unused.||top.srr(10084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10084||TRN_CLK.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input cmd_eye_monitor_late is unused.||top.srr(10085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10085||TRN_CLK.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input dqsw270_igear_rx8 is unused.||top.srr(10086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10086||TRN_CLK.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10095||trn_cmdaddr.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/353
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10127||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_early is unused.||top.srr(10128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10128||trn_cmdaddr.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/33
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_late is unused.||top.srr(10129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10129||trn_cmdaddr.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/34
Implementation;Synthesis||CL189||@N: Register bit wait_cnt[2] is always 0.||top.srr(10132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10132||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(10133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10133||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Start_current.||top.srr(10134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10134||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL156||@W:*Input un1_nc76[10:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10765||PCIe_EP_PCIex4_0_PF_PCIE.v(1870);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1870
Implementation;Synthesis||CL156||@W:*Input un1_nc109[32:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10766||PCIe_EP_PCIex4_0_PF_PCIE.v(1871);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1871
Implementation;Synthesis||CL156||@W:*Input un1_nc153[10:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10767||PCIe_EP_PCIex4_0_PF_PCIE.v(1880);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1880
Implementation;Synthesis||CL156||@W:*Input un1_nc186[32:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10768||PCIe_EP_PCIex4_0_PF_PCIE.v(1881);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1881
Implementation;Synthesis||CL156||@W:*Input un1_nc394[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10769||PCIe_EP_PCIex4_0_PF_PCIE.v(3783);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/3783
Implementation;Synthesis||CL156||@W:*Input un1_nc405[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10770||PCIe_EP_PCIex4_0_PF_PCIE.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/3786
Implementation;Synthesis||CL156||@W:*Input un1_nc416[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10771||PCIe_EP_PCIex4_0_PF_PCIE.v(3809);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/3809
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register lnk_m_cs.||top.srr(10780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10780||g5_apblink_master.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v'/linenumber/130
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine lnk_m_cs||top.srr(10803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10803||g5_apblink_master.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v'/linenumber/130
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rdata_state.||top.srr(10856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10856||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register raddr_state.||top.srr(10863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10863||PATTERN_GEN_CHECKER.v(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/368
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wdata_state.||top.srr(10869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10869||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register waddr_state.||top.srr(10876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10876||PATTERN_GEN_CHECKER.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top.srr(10893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10893||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top.srr(10902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10902||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_state.||top.srr(10915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10915||CMD_CTRLR.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||CL156||@W:*Input ctrlRdData_AXI4StreamSlaveCtrl[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10954||coreaxi4dmacontroller.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/420
Implementation;Synthesis||CL156||@W:*Input ctrlRdValid_AXI4StreamSlaveCtrl to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10955||coreaxi4dmacontroller.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/421
Implementation;Synthesis||CL156||@W:*Input fetchStrDscrptr to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10956||coreaxi4dmacontroller.v(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/631
Implementation;Synthesis||CL156||@W:*Input strDscrptrAddr[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10957||coreaxi4dmacontroller.v(419);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/419
Implementation;Synthesis||CL156||@W:*Input error_flag_sb_cache_str to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10958||coreaxi4dmacontroller.v(439);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/439
Implementation;Synthesis||CL156||@W:*Input error_flag_db_cache_str to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10959||coreaxi4dmacontroller.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/440
Implementation;Synthesis||CL156||@W:*Input rdData_strCache[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10960||coreaxi4dmacontroller.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/403
Implementation;Synthesis||CL156||@W:*Input noOfBytesInCurrRdCache_StrCache[11:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10961||coreaxi4dmacontroller.v(404);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v'/linenumber/404
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateRd.||top.srr(10970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10970||coreaxi4dmacontroller_axi4_master_ctrl.v(1941);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1941
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateWr.||top.srr(10982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10982||coreaxi4dmacontroller_axi4_master_ctrl.v(920);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/920
Implementation;Synthesis||CL247||@W:Input port bit 0 of RRESP[1:0] is unused||top.srr(10998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10998||coreaxi4dmacontroller_axi4_master_ctrl.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/203
Implementation;Synthesis||CL156||@W:*Input rdDataInt2[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11016||coreaxi4dmacontroller_int_controller.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v'/linenumber/139
Implementation;Synthesis||CL156||@W:*Input rdDataInt3[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11017||coreaxi4dmacontroller_int_controller.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v'/linenumber/141
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11026||coreaxi4dmacontroller_wr_tran_ctrl.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/207
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of dstMaxAXINumBeatsReg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(11038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11038||coreaxi4dmacontroller_wr_tran_ctrl.v(583);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/583
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11043||coreaxi4dmacontroller_trans_ack.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v'/linenumber/178
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of srcMaxAXINumBeatsReg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(11051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11051||coreaxi4dmacontroller_rd_tran_ctrl.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/663
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11052||coreaxi4dmacontroller_rd_tran_ctrl.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/201
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11067||coreaxi4dmacontroller_int_error_ctrl_fsm.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/639
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11086||coreaxi4dmacontroller_int_status_mux.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v'/linenumber/100
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11095||coreaxi4dmacontroller_dma_arbiter.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/437
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri1RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11101||coreaxi4dmacontroller_arbiter_mapping.v(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/12
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri2RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11102||coreaxi4dmacontroller_arbiter_mapping.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/16
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri3RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11103||coreaxi4dmacontroller_arbiter_mapping.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/20
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri4RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11104||coreaxi4dmacontroller_arbiter_mapping.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/24
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri5RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11105||coreaxi4dmacontroller_arbiter_mapping.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/28
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri6RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11106||coreaxi4dmacontroller_arbiter_mapping.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/32
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri7RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11107||coreaxi4dmacontroller_arbiter_mapping.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/36
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11128||coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v'/linenumber/149
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11141||coreaxi4dmacontroller_dscrptr_src_mux.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/214
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11151||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/173
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11160||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/173
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currRdState.||top.srr(11167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11167||coreaxi4dmacontroller_buffer_descriptors.v(636);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/636
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currWrState.||top.srr(11192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11192||coreaxi4dmacontroller_buffer_descriptors.v(452);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/452
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11213||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/150
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||top.srr(11235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11235||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||top.srr(11246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11246||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11265||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11274||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11283||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11302||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11311||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11320||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11329||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL247||@W:Input port bit 3 of SLAVE_BID[3:0] is unused||top.srr(11342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11342||Axi4CrossBar.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/166
Implementation;Synthesis||CL247||@W:Input port bit 3 of SLAVE_RID[3:0] is unused||top.srr(11344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11344||Axi4CrossBar.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/188
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wstate.||top.srr(11348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11348||AXI_IO_CTRL.v(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/171
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register dma_status_state.||top.srr(11356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11356||AXI4DMA_INIT.v(532);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/532
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register axi_write_state.||top.srr(11362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11362||AXI4DMA_INIT.v(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register dmainit_state.||top.srr(11369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11369||AXI4DMA_INIT.v(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||top.srr(11399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11399||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||top.srr(11401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11401||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||top.srr(11403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11403||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||top.srr(11405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11405||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||top.srr(11407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11407||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||top.srr(11409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11409||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||top.srr(11411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11411||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||top.srr(11413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11413||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||top.srr(11415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11415||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||top.srr(11417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11417||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||top.srr(11419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11419||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||top.srr(11421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11421||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||top.srr(11423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11423||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||top.srr(11425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11425||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||top.srr(11427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11427||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||top.srr(11429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11429||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||top.srr(11431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11431||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(11439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11439||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11476||CoreAXItoAHBL_AHBMasterCtrl.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/456
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11481||CoreAXItoAHBL_AXISlaveCtrl.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/483
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||top.srr(11505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11505||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||top.srr(11511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11511||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||top.srr(11519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11519||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||top.srr(11601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11601||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||top.srr(11616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11616||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11635||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11644||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11653||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11662||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11693||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11702||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11711||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11720||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11733||DERR_Slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(11866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11866||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z70.||top.srr(11867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11867||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z71.||top.srr(11868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11868||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z74.||top.srr(11869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11869||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(11870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11870||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(11871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11871||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z67.||top.srr(11872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11872||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z68.||top.srr(11873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11873||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11874||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||top.srr(11875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11875||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||top.srr(11876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11876||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(11877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11877||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11878||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47.||top.srr(11879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11879||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48.||top.srr(11880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11880||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49.||top.srr(11881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11881||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11882||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51.||top.srr(11883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11883||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52.||top.srr(11884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11884||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(11885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11885||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11886||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54.||top.srr(11887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11887||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55.||top.srr(11888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11888||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(11889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11889||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11890||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||top.srr(11891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11891||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||top.srr(11892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11892||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z41.||top.srr(11893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11893||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(11894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11894||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(11895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11895||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z30.||top.srr(11896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11896||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(11897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11897||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(11898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11898||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(11899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11899||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z33.||top.srr(11900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11900||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(11901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11901||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(11902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11902||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||top.srr(11903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11903||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z35.||top.srr(11904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11904||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(11905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11905||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(11906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11906||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(11907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11907||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(11908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11908||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(11909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11909||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(11910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11910||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(11911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11911||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(11912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11912||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(11913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11913||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(11914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11914||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(11915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11915||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25.||top.srr(11916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11916||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25.||top.srr(11917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11917||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z21.||top.srr(11918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11918||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22.||top.srr(11919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11919||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22.||top.srr(11920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11920||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(11921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11921||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||top.srr(11922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11922||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10.||top.srr(11923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11923||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(11924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11924||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||top.srr(11925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11925||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(11926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11926||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z17.||top.srr(11927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11927||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.||top.srr(11928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11928||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.||top.srr(11929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11929||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(11930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11930||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(11931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11931||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||top.srr(11932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11932||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(11933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11933||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15.||top.srr(11934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11934||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15.||top.srr(11935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11935||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(11936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11936||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||top.srr(11937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11937||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10.||top.srr(11938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11938||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(11939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11939||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||top.srr(11940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11940||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(11941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11941||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(11985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11985||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z70.||top.srr(11986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11986||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z71.||top.srr(11987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11987||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z74.||top.srr(11988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11988||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(11989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11989||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(11990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11990||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z67.||top.srr(11991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11991||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z68.||top.srr(11992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11992||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11993||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||top.srr(11994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11994||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||top.srr(11995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11995||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(11996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11996||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(11997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11997||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47.||top.srr(11998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11998||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48.||top.srr(11999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11999||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49.||top.srr(12000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12000||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12001||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51.||top.srr(12002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12002||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52.||top.srr(12003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12003||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(12004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12004||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12005||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54.||top.srr(12006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12006||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55.||top.srr(12007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12007||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(12008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12008||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12009||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||top.srr(12010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12010||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||top.srr(12011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12011||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z41.||top.srr(12012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12012||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12013||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(12014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12014||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z30.||top.srr(12015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12015||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(12016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12016||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12017||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(12018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12018||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z33.||top.srr(12019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12019||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(12020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12020||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12021||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||top.srr(12022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12022||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z35.||top.srr(12023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12023||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(12024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12024||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12025||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12026||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12027||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12028||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12029||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12030||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12031||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12032||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12033||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12034||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25.||top.srr(12035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12035||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25.||top.srr(12036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12036||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z21.||top.srr(12037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12037||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22.||top.srr(12038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12038||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22.||top.srr(12039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12039||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12040||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||top.srr(12041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12041||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10.||top.srr(12042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12042||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12043||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||top.srr(12044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12044||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12045||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z17.||top.srr(12046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12046||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.||top.srr(12047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12047||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.||top.srr(12048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12048||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12049||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12050||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||top.srr(12051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12051||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(12052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12052||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15.||top.srr(12053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12053||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15.||top.srr(12054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12054||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12055||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||top.srr(12056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12056||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10.||top.srr(12057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12057||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12058||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||top.srr(12059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12059||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12060||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||MF499||@W:Found issues with constraints. Check report file D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top_scck.rpt.||top.srr(12098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12098||null;null
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||top.srr(12099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12099||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/12
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(12100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12100||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(12110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12110||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z70.||top.srr(12111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12111||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z71.||top.srr(12112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12112||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z74.||top.srr(12113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12113||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(12114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12114||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(12115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12115||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z67.||top.srr(12116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12116||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z68.||top.srr(12117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12117||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12118||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||top.srr(12119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12119||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||top.srr(12120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12120||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(12121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12121||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12122||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47.||top.srr(12123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12123||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48.||top.srr(12124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12124||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49.||top.srr(12125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12125||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12126||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51.||top.srr(12127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12127||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52.||top.srr(12128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12128||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(12129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12129||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12130||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54.||top.srr(12131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12131||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55.||top.srr(12132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12132||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45.||top.srr(12133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12133||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12134||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||top.srr(12135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12135||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||top.srr(12136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12136||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z41.||top.srr(12137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12137||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12138||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(12139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12139||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z30.||top.srr(12140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12140||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(12141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12141||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12142||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(12143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12143||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z33.||top.srr(12144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12144||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(12145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12145||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12146||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||top.srr(12147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12147||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z35.||top.srr(12148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12148||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31.||top.srr(12149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12149||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12150||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12151||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12152||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12153||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12154||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12155||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12156||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12157||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12158||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||top.srr(12159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12159||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25.||top.srr(12160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12160||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25.||top.srr(12161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12161||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z21.||top.srr(12162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12162||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22.||top.srr(12163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12163||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22.||top.srr(12164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12164||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12165||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||top.srr(12166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12166||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10.||top.srr(12167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12167||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12168||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||top.srr(12169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12169||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12170||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z17.||top.srr(12171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12171||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.||top.srr(12172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12172||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.||top.srr(12173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12173||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12174||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12175||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||top.srr(12176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12176||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(12177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12177||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15.||top.srr(12178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12178||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15.||top.srr(12179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12179||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12180||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||top.srr(12181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12181||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10.||top.srr(12182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12182||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12183||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||top.srr(12184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12184||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12185||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_16 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12192||coreahblite_matrix4x16.v(3892);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3892
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12193||coreahblite_matrix4x16.v(3841);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3841
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12194||coreahblite_matrix4x16.v(3790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3790
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12195||coreahblite_matrix4x16.v(3739);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3739
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12196||coreahblite_matrix4x16.v(3688);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3688
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12197||coreahblite_matrix4x16.v(3637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3637
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_9 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12198||coreahblite_matrix4x16.v(3535);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3535
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_8 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12199||coreahblite_matrix4x16.v(3484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3484
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_7 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12200||coreahblite_matrix4x16.v(3433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3433
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_6 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12201||coreahblite_matrix4x16.v(3382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3382
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_5 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12202||coreahblite_matrix4x16.v(3331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3331
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_4 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12203||coreahblite_matrix4x16.v(3280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3280
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_3 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12204||coreahblite_matrix4x16.v(3229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3229
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_2 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12205||coreahblite_matrix4x16.v(3178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3178
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12206||coreahblite_matrix4x16.v(3586);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3586
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.axi4dma_init_0.axi_read_state because it is equivalent to instance CoreDMA_IO_CTRL_0.axi4dma_init_0.rready_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12207||axi4dma_init.v(616);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/616
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rvalid_o because it is equivalent to instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rlast_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12208||axi_io_ctrl.v(277);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/277
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance PF_RESET_0.PF_RESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(12209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12209||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12210||coreaxi4sram_mainctrl.v(1141);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1141
Implementation;Synthesis||BN132||@W:Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12211||coreaxi4sram_mainctrl.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/285
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(12212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12212||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z70.||top.srr(12213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12213||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z71.||top.srr(12214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12214||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z74.||top.srr(12215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12215||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(12216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12216||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(12217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12217||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z67.||top.srr(12218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12218||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z68.||top.srr(12219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12219||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.||top.srr(12220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12220||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||top.srr(12221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12221||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||top.srr(12222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12222||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_2.||top.srr(12223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12223||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.||top.srr(12224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12224||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47.||top.srr(12225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12225||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48.||top.srr(12226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12226||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49.||top.srr(12227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12227||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.||top.srr(12228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12228||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51.||top.srr(12229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12229||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52.||top.srr(12230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12230||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_1.||top.srr(12231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12231||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.||top.srr(12232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12232||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54.||top.srr(12233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12233||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55.||top.srr(12234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12234||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_0.||top.srr(12235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12235||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_ARREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_ARREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12242||coreaxi4interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_AWREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_AWREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12243||coreaxi4interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_1 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BID_1 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12244||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_2 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BID_2 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12245||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_3 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BID_3 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12246||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_4 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BID_4 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12247||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12248||coreaxi4interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12249||coreaxi4interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12250||coreaxi4interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BVALID (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net MASTER3_BVALID (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(12251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12251||coreaxi4interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.strDscrptrRdSel is reduced to a combinational gate by constant propagation.||top.srr(12252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12252||coreaxi4dmacontroller_dma_arbiter.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/639
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12253||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12254||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12255||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12256||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z11_0(verilog) because it does not drive other instances.||top.srr(12257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12257||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0(verilog) because it does not drive other instances.||top.srr(12258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12258||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_1_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z11_1_0(verilog) because it does not drive other instances.||top.srr(12259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12259||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_1_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_4(verilog) because it does not drive other instances.||top.srr(12260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12260||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_1_1(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z11_1_1(verilog) because it does not drive other instances.||top.srr(12261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12261||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_1_1(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_5(verilog) because it does not drive other instances.||top.srr(12262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12262||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_1_2(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z11_1_2(verilog) because it does not drive other instances.||top.srr(12263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12263||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_1_2(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_6(verilog) because it does not drive other instances.||top.srr(12264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12264||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_Z28(verilog)) of type view:work.caxi4interconnect_revision(verilog) because it does not drive other instances.||top.srr(12265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12265||derr_slave.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/106
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z36(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(12266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12266||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z36(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z31_0(verilog) because it does not drive other instances.||top.srr(12267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12267||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z36(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z35(verilog) because it does not drive other instances.||top.srr(12268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12268||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z34(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(12269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12269||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z34(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z31_1(verilog) because it does not drive other instances.||top.srr(12270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12270||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z34(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z33(verilog) because it does not drive other instances.||top.srr(12271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12271||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z32(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(12272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12272||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z32(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z31_2(verilog) because it does not drive other instances.||top.srr(12273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12273||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z32(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z30(verilog) because it does not drive other instances.||top.srr(12274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12274||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z37(verilog) because it does not drive other instances.||top.srr(12275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12275||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z45_0(verilog) because it does not drive other instances.||top.srr(12276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12276||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z54(verilog) because it does not drive other instances.||top.srr(12277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12277||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z45_1(verilog) because it does not drive other instances.||top.srr(12278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12278||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z51(verilog) because it does not drive other instances.||top.srr(12279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12279||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance fifo_ctrl_inst (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog)) of type view:work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_4(verilog) because it does not drive other instances.||top.srr(12280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12280||fifo.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.ram (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4(verilog) because it does not drive other instances.||top.srr(12281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12281||fifo.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/98
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.rdata_interleave_fifo (in view: work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_5(verilog)) of type view:work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog) because it does not drive other instances.||top.srr(12282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12282||slvaxi4protconvaxi4id.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v'/linenumber/81
Implementation;Synthesis||BN115||@N: Removing instance fifo_ctrl_inst (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog)) of type view:work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_5(verilog) because it does not drive other instances.||top.srr(12283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12283||fifo.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.ram (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_5(verilog) because it does not drive other instances.||top.srr(12284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12284||fifo.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/98
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.rdata_interleave_fifo (in view: work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_4(verilog)) of type view:work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog) because it does not drive other instances.||top.srr(12285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12285||slvaxi4protconvaxi4id.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v'/linenumber/81
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.u_SlvAxi4ReadID (in view: work.caxi4interconnect_SlvProtocolConverter_Z48(verilog)) of type view:work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_5(verilog) because it does not drive other instances.||top.srr(12286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12286||slvprotocolconverter.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/219
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.u_SlvAxi4WriteID (in view: work.caxi4interconnect_SlvProtocolConverter_Z48(verilog)) of type view:work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_4(verilog) because it does not drive other instances.||top.srr(12287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12287||slvprotocolconverter.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/259
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_0(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_9(verilog) because it does not drive other instances.||top.srr(12288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12288||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_rdCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:work.caxi4interconnect_CDC_rdCtrl_3s_0(verilog) because it does not drive other instances.||top.srr(12289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12289||cdc_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/200
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_14(verilog) because it does not drive other instances.||top.srr(12290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12290||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_rdCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_rdCtrl_3s_2(verilog) because it does not drive other instances.||top.srr(12291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12291||cdc_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/200
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_8(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_0_9(verilog) because it does not drive other instances.||top.srr(12292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12292||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_rdCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_rdCtrl_3s_3_4(verilog) because it does not drive other instances.||top.srr(12293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12293||cdc_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/200
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_11(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_0_10(verilog) because it does not drive other instances.||top.srr(12294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12294||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_wrCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_wrCtrl_3s_3_5(verilog) because it does not drive other instances.||top.srr(12295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12295||cdc_fifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/140
Implementation;Synthesis||BN115||@N: Removing instance ram (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_2(verilog) because it does not drive other instances.||top.srr(12296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12296||cdc_fifo.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_12(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_0_12(verilog) because it does not drive other instances.||top.srr(12297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12297||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_wrCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_wrCtrl_3s_3_6(verilog) because it does not drive other instances.||top.srr(12298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12298||cdc_fifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/140
Implementation;Synthesis||BN115||@N: Removing instance ram (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_1(verilog) because it does not drive other instances.||top.srr(12299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12299||cdc_fifo.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance slvProtConv (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)) of type view:work.caxi4interconnect_SlvProtocolConverter_Z48(verilog) because it does not drive other instances.||top.srr(12300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12300||slaveconvertor.v(643);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/643
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z47(verilog) because it does not drive other instances.||top.srr(12301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12301||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z45_2(verilog) because it does not drive other instances.||top.srr(12302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12302||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z43(verilog) because it does not drive other instances.||top.srr(12303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12303||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.||top.srr(12304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12304||coreahblite_masterstage.v(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/648
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z61_0(verilog) because it does not drive other instances.||top.srr(12305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12305||coreahblite_masterstage.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/218
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.||top.srr(12306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12306||coreahblite_masterstage.v(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/648
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z61_1(verilog) because it does not drive other instances.||top.srr(12307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12307||coreahblite_masterstage.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/218
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.||top.srr(12308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12308||coreahblite_masterstage.v(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/648
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z61_2(verilog) because it does not drive other instances.||top.srr(12309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12309||coreahblite_masterstage.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/218
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||top.srr(12310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12310||coreahblite_matrix4x16.v(2883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2883
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||top.srr(12311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12311||coreahblite_matrix4x16.v(2949);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2949
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||top.srr(12312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12312||coreahblite_matrix4x16.v(3015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3015
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z68(verilog) because it does not drive other instances.||top.srr(12313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12313||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z67(verilog) because it does not drive other instances.||top.srr(12314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12314||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z74(verilog) because it does not drive other instances.||top.srr(12315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12315||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z70(verilog) because it does not drive other instances.||top.srr(12316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12316||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z66(verilog)) of type view:work.caxi4interconnect_Axi4CrossBar_Z65(verilog) because it does not drive other instances.||top.srr(12317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12317||coreaxi4interconnect.v(9615);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/9615
Implementation;Synthesis||BN362||@N: Removing sequential instance rdEn_f2 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12318||coreaxi4dmacontroller_ram_1k20_wrapper.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance rdEn_f2 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12319||coreaxi4dmacontroller_ram_1k20_wrapper.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance rdEn_f2 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12320||coreaxi4dmacontroller_ram_1k20_wrapper.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance rdEn_f2 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12321||coreaxi4dmacontroller_ram_1k20_wrapper.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance rdEn_f2 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12322||coreaxi4dmacontroller_ram_1k20_wrapper.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance rdEn_f2 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intExtDscrptrCache_4s_2s_24s_134s_167s_26s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12323||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/150
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12324||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12325||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12326||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12327||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12328||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12329||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12330||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) of type view:work.flag_generator_1s_1(verilog) because it does not drive other instances.||top.srr(12331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12331||trn_clk.v(583);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/583
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12332||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12333||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12334||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12335||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12336||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12337||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12338||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12339||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12340||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12341||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12342||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12343||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12344||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12345||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12346||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12347||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12348||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12349||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12350||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12351||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12352||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12353||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12354||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12355||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12356||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z145(verilog)) of type view:work.DLL_MON(verilog) because it does not drive other instances.||top.srr(12357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12357||tip_ctrl_blk.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z145(verilog)) of type view:work.APB_IF(verilog) because it does not drive other instances.||top.srr(12358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12358||tip_ctrl_blk.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) of type view:work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(12359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12359||pf_ddr4_ss_ddrphy_blk_lane_0_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) of type view:work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(12360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12360||pf_ddr4_ss_ddrphy_blk_lane_1_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.PF_DDR4_SS(verilog)) of type view:work.PF_DDR_CFG_INIT_Z148(verilog) because it does not drive other instances.||top.srr(12361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12361||pf_ddr4_ss.v(2906);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/2906
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12362||rdfifodualport.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12363||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12364||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12365||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12366||rdfifodualport.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12367||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12368||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12369||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12370||rdfifodualport.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12371||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12372||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12373||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12374||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12375||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12376||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12377||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12378||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12379||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12380||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12381||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12382||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12383||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12384||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12385||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12386||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12387||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12388||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12389||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12390||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12391||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12392||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12393||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12394||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12395||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12396||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12397||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12398||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12399||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12400||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12401||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12402||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12403||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12404||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12405||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12406||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12407||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12408||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12409||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12410||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12411||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12412||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12413||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12414||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12415||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12416||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12417||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_0(verilog) because it does not drive other instances.||top.srr(12418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12418||cdc_fifo.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance wrPtr_s2[2:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12419||cdc_fifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/186
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4(verilog) because it does not drive other instances.||top.srr(12420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12420||cdc_fifo.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance wrPtr_s2[2:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12421||cdc_fifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/186
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_8(verilog) because it does not drive other instances.||top.srr(12422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12422||cdc_fifo.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance wrPtr_s2[2:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12423||cdc_fifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/186
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP2 (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_5(verilog) because it does not drive other instances.||top.srr(12424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12424||cdc_fifo.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/116
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_11(verilog) because it does not drive other instances.||top.srr(12425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12425||cdc_fifo.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/100
Implementation;Synthesis||BN362||@N: Removing sequential instance rdPtr_s2[2:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12426||cdc_fifo.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/126
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP2 (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_6(verilog) because it does not drive other instances.||top.srr(12427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12427||cdc_fifo.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/116
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_12(verilog) because it does not drive other instances.||top.srr(12428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12428||cdc_fifo.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/100
Implementation;Synthesis||BN362||@N: Removing sequential instance rdPtr_s2[2:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12429||cdc_fifo.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/126
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12430||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_0(verilog) because it does not drive other instances.||top.srr(12433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12433||cdc_fifo.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/160
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4(verilog) because it does not drive other instances.||top.srr(12434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12434||cdc_fifo.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/160
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_8(verilog) because it does not drive other instances.||top.srr(12435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12435||cdc_fifo.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/160
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_11(verilog) because it does not drive other instances.||top.srr(12436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12436||cdc_fifo.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/84
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_12(verilog) because it does not drive other instances.||top.srr(12437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12437||cdc_fifo.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/84
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog) because it does not drive other instances.||top.srr(12438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12438||coreahblite_matrix4x16.v(3127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3127
Implementation;Synthesis||BN115||@N: Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.noisy_data_detector_1s_4(verilog) because it does not drive other instances.||top.srr(12439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12439||flag_generator.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/71
Implementation;Synthesis||BN115||@N: Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.data_transition_detector_1s_4(verilog) because it does not drive other instances.||top.srr(12440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12440||flag_generator.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/72
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_0(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_10(verilog) because it does not drive other instances.||top.srr(12441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12441||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_15(verilog) because it does not drive other instances.||top.srr(12442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12442||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_8(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_1_9(verilog) because it does not drive other instances.||top.srr(12443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12443||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_5(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_17_5(verilog) because it does not drive other instances.||top.srr(12444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12444||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_11(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_1_10(verilog) because it does not drive other instances.||top.srr(12445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12445||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_6(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_0(verilog) because it does not drive other instances.||top.srr(12446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12446||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_12(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_1_12(verilog) because it does not drive other instances.||top.srr(12447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12447||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z62_1(verilog) because it does not drive other instances.||top.srr(12448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12448||coreahblite_slavestage.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/92
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=352 on top level netlist top ||top.srr(12449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12449||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(12527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12527||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(12528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12528||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(12529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12529||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(12530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12530||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(12531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12531||pf_ddr4_ss_ddrphy_blk_iod_a_11_0_pf_iod.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including PF_DDR4_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(12532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12532||pf_ddr4_ss_ccc_0_pf_ccc.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v'/linenumber/59
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(12534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12534||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12556||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12563||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12570||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12577||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12584||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(12591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12591||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(12598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12598||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12605||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12612||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12619||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_6(verilog)); safe FSM implementation is not required.||top.srr(12626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12626||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12633||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12640||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12647||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12654||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12661||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12668||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12675||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12682||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12689||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39(verilog)); safe FSM implementation is not required.||top.srr(12694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12694||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)); safe FSM implementation is not required.||top.srr(12699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12699||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(12706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12706||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12713||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12720||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12727||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12734||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_9(verilog)); safe FSM implementation is not required.||top.srr(12741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12741||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12748||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12755||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12762||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12769||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_10(verilog)); safe FSM implementation is not required.||top.srr(12776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12776||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_7(verilog)); safe FSM implementation is not required.||top.srr(12783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12783||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(12790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12790||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(12797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12797||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(12804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12804||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_6(verilog)); safe FSM implementation is not required.||top.srr(12811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12811||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(12818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12818||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(12825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12825||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(12832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12832||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(12839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12839||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.||top.srr(12909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12909||axi4dma_init.v(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12921||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12928||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12935||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_41s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12942||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12949||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(12956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12956||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(12963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12963||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12970||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_42s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(12977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12977||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(12984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12984||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)); safe FSM implementation is not required.||top.srr(12989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12989||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)); safe FSM implementation is not required.||top.srr(12994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12994||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currWrState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors_Z76(verilog)); safe FSM implementation is not required.||top.srr(13034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13034||coreaxi4dmacontroller_buffer_descriptors.v(452);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/452
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_4s_1_2(verilog)); safe FSM implementation is not required.||top.srr(13039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13039||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/173
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_3s_1_2(verilog)); safe FSM implementation is not required.||top.srr(13044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13044||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/173
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux_2s_1_2(verilog)); safe FSM implementation is not required.||top.srr(13071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13071||coreaxi4dmacontroller_int_status_mux.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v'/linenumber/100
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(13188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13188||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(13195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13195||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(13202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13202||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(13214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13214||pattern_gen_checker.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top_cck.rpt" .||top.srr(13741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13741||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(13791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13791||null;null
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13796||coreaxi4interconnect.v(2737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2737
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13797||coreaxi4interconnect.v(2729);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2729
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13798||coreaxi4interconnect.v(2721);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2721
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13799||coreaxi4interconnect.v(2713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2713
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13800||coreaxi4interconnect.v(2705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2705
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13801||coreaxi4interconnect.v(2697);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2697
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13802||coreaxi4interconnect.v(2689);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2689
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13803||coreaxi4interconnect.v(2681);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2681
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13804||coreaxi4interconnect.v(2673);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2673
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.||top.srr(13805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13805||coreaxi4interconnect.v(2665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2665
Implementation;Synthesis||MO160||@W:Register bit rx_parity_calc (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(13806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13806||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN132||@W:Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[1].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13807||sw_debounce.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SW_Debounce.v'/linenumber/41
Implementation;Synthesis||BN132||@W:Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[2].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13808||sw_debounce.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SW_Debounce.v'/linenumber/41
Implementation;Synthesis||BN132||@W:Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[3].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13809||sw_debounce.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SW_Debounce.v'/linenumber/41
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13810||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13811||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.rsync.sysReset_f1 (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13837||resetsycnc.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.rsync.sysReset (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13838||resetsycnc.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v'/linenumber/52
Implementation;Synthesis||BN362||@N: Removing sequential instance countWrData[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13839||slvaxi4protconvwrite.v(641);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/641
Implementation;Synthesis||BN362||@N: Removing sequential instance dataValidStrDscrptrReg[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter_Z79(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13840||coreaxi4dmacontroller_dma_arbiter.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/668
Implementation;Synthesis||BN362||@N: Removing sequential instance strDscrptrWrSel (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter_Z79(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13841||coreaxi4dmacontroller_dma_arbiter.v(650);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/650
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13842||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13843||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13844||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||FA239||@W:ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(13849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13849||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||FA239||@W:ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(13850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13850||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) with 15 words by 2 bits.||top.srr(13851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13851||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||FA239||@W:ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(13852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13852||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) with 15 words by 1 bit.||top.srr(13853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13853||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.un1_wrCacheSelDMAArbiter because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.un1_wrCacheSelDMAArbiter. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13854||coreaxi4dmacontroller_wr_tran_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/273
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.wrCacheSelDMAArbiter because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.wrCacheSelDMAArbiter. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13855||coreaxi4dmacontroller_wr_tran_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/233
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.strDscrptr_wrTranQueue05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue05. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13856||coreaxi4dmacontroller_wr_tran_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/273
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.strDscrptr_wrTranQueue15 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13857||coreaxi4dmacontroller_wr_tran_queue.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/318
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrNxt_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrNxt_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13858||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.intDscrptrNum_wrTranQueue1[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue1[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13859||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.dataValid_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.dataValid_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13860||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.priLvl_wrTranQueue0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.priLvl_rdTranQueue0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13861||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.intDscrptrNum_wrTranQueue0[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13862||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.priLvl_wrTranQueue1[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.priLvl_rdTranQueue1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13863||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrAddr_wrTranQueue0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrAddr_rdTranQueue0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13864||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.nxtDscrptrNumAddr_WrTranQueue0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.nxtDscrptrNumAddr_rdTranQueue0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13865||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptr_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptr_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13866||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptr_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptr_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13867||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.nxtDscrptrNumAddr_WrTranQueue1[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.nxtDscrptrNumAddr_rdTranQueue1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13868||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrAddr_wrTranQueue1[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrAddr_rdTranQueue1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13869||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.numOfBytes_wrTranQueue0[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.numOfBytes_rdTranQueue0[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13870||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.numOfBytes_wrTranQueue1[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.numOfBytes_rdTranQueue1[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13871||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.chain_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.chain_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13872||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.dataValid_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.dataValid_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13873||coreaxi4dmacontroller_wr_tran_queue.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/250
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.chain_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.chain_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13874||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrNxt_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrNxt_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13875||coreaxi4dmacontroller_wr_tran_queue.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/295
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13876||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13877||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13878||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13879||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13880||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13881||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13882||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13883||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13884||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(13885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13885||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13886||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13887||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13888||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13889||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13890||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13891||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13892||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(13893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13893||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||FX107||@W:RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(13898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13898||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(13900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13900||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(13901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13901||coreahblite_masterstage.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/238
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13902||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13903||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(13904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13904||coreddr_tip_int.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13911||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13918||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13925||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13932||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13939||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13946||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13953||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13960||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13967||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13974||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13981||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13988||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(13995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13995||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14002||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14009||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14010||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14011||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14012||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14013||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14014||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14015||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14016||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14017||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14018||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14019||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14020||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14021||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14022||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14023||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14024||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14025||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14026||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14027||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14028||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14029||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14030||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14031||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14032||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14033||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14034||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14035||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14036||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14037||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14038||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14039||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14040||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14041||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14042||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14043||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14044||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14045||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14046||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14047||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14048||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14049||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14050||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14051||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14052||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14053||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14054||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14055||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14056||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14057||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14058||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14059||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14060||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14061||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14062||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14063||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14064||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14065||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14066||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14067||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14068||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14069||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14070||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14071||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14072||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14073||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14074||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14075||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14076||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14077||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14078||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14079||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14080||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14081||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14082||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14083||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14084||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14085||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14086||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14087||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14088||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14089||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14090||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14091||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14092||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14093||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14094||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14095||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14096||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14097||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14098||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14099||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14100||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14101||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14102||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14103||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14104||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14105||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14106||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14107||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14108||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14109||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14110||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14111||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14112||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14113||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14114||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14115||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14116||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14117||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14118||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14119||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14120||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14121||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14122||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14123||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14124||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14125||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14126||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14127||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14128||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14129||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14130||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14131||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14132||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14133||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14134||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14135||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14136||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14137||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14138||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14139||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14140||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14141||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14142||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14143||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14144||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14145||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14146||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14147||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14148||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14149||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14150||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14151||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14152||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14153||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14154||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14155||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14156||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14159||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14160||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14161||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14162||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14163||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14164||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14165||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14166||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14167||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14168||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14169||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14170||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14171||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14172||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14173||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14174||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14175||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14176||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14177||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14178||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14179||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14180||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14181||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14182||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14183||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14184||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14185||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14186||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14187||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14188||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14189||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14190||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14191||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14192||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14193||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14194||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14195||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14196||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14197||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14198||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14199||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14200||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14201||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14202||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14203||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14204||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14205||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14206||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14207||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14208||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14209||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14210||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14211||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14212||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14213||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14214||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14215||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14216||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14217||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14218||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14219||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14220||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14221||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14222||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14223||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14224||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[0] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14227||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[1] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14228||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[2] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14229||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[3] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14230||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[2\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16(verilog)) is 4 words by 3 bits.||top.srr(14231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14231||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[1\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16(verilog)) is 4 words by 3 bits.||top.srr(14232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14232||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[0\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16(verilog)) is 4 words by 3 bits.||top.srr(14233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14233||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[0] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14234||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[1] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14235||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[2] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14236||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[3] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14237||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.||top.srr(14238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14238||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[5\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.||top.srr(14239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14239||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[4\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.||top.srr(14240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14240||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.||top.srr(14241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14241||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.||top.srr(14242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14242||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.||top.srr(14243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14243||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_DERR_Slave_Z28(verilog) instance rxCount[7:0] ||top.srr(14254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14254||derr_slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||top.srr(14261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14261||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||top.srr(14268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14268||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||top.srr(14275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14275||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||top.srr(14282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14282||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||top.srr(14289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14289||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39(verilog)); safe FSM implementation is not required.||top.srr(14294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14294||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14295||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM genblk1\.DPRam.mem[9:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14296||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)); safe FSM implementation is not required.||top.srr(14301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14301||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog) instance numCombRd[7:0] ||top.srr(14302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14302||slvaxi4protconvread.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/512
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14303||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM rdIdFif.genblk1\.DPRam.mem[13:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14304||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM ram.mem[59:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14305||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14306||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14307||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[7:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14308||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.||top.srr(14315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14315||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.||top.srr(14322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14322||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.||top.srr(14329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14329||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.||top.srr(14336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14336||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.||top.srr(14343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14343||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14344||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14345||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14346||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[77] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14347||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[78] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14348||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[79] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14349||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14350||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14351||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14352||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[77] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14353||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[78] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14354||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[79] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14355||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14356||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14357||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.||top.srr(14364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14364||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.||top.srr(14371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14371||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.||top.srr(14378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14378||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.||top.srr(14385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14385||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.||top.srr(14392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14392||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14393||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14394||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14395||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[77] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14396||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[78] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14397||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[79] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14398||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14399||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14400||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.holdDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14401||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.||top.srr(14410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14410||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.||top.srr(14417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14417||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.||top.srr(14424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14424||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.||top.srr(14431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14431||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.||top.srr(14438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14438||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM ram.mem[62:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14439||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14440||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.||top.srr(14447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14447||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.||top.srr(14454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14454||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.||top.srr(14461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14461||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.||top.srr(14468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14468||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.||top.srr(14475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14475||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM INFER_USRAM\.U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_Z59(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14488||coreaxitoahbl_ram_infer_usram.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||FX107||@W:RAM INFER_USRAM\.U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_Z59(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14489||coreaxitoahbl_ram_infer_usram.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z57(verilog) instance beatCnt[7:0] ||top.srr(14503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14503||coreaxitoahbl_axislavectrl.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/348
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') beatCnt_d8 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z57(verilog))||top.srr(14504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14504||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.||top.srr(14549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14549||axi4dma_init.v(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance clk_count2[31:0] ||top.srr(14555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14555||axi_io_ctrl.v(459);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/459
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance clk_count1[31:0] ||top.srr(14556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14556||axi_io_ctrl.v(417);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/417
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance dma0_data_cnt[23:0] ||top.srr(14557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14557||axi_io_ctrl.v(401);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/401
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') pcie_dma0_end (in view: work.axi_io_ctrl(verilog))||top.srr(14558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14558||axi_io_ctrl.v(161);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/161
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.||top.srr(14565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14565||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.||top.srr(14572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14572||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.||top.srr(14579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14579||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.||top.srr(14586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14586||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.||top.srr(14593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14593||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.||top.srr(14600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14600||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.||top.srr(14607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14607||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.||top.srr(14614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14614||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.||top.srr(14621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14621||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.||top.srr(14628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14628||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)); safe FSM implementation is not required.||top.srr(14633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14633||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog) instance numTrans[7:0] ||top.srr(14634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14634||slvaxi4protconvwrite.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog) instance countResp[7:0] ||top.srr(14635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14635||slvaxi4protconvwrite.v(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/781
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[35:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14636||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM wrLenFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14637||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') currentAddrW121 (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog))||top.srr(14638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14638||slvaxi4protconvwrite.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/335
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)); safe FSM implementation is not required.||top.srr(14643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14643||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog) instance numTransRd[7:0] ||top.srr(14644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14644||slvaxi4protconvread.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/233
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog) instance numCombRd[7:0] ||top.srr(14645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14645||slvaxi4protconvread.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/512
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[33:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14646||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM rdIdFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14647||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') newAddrRd120 (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog))||top.srr(14648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14648||slvaxi4protconvread.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currWrState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors_Z76(verilog)); safe FSM implementation is not required.||top.srr(14688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14688||coreaxi4dmacontroller_buffer_descriptors.v(452);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/452
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_4s_1_2(verilog)); safe FSM implementation is not required.||top.srr(14693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14693||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/173
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_3s_1_2(verilog)); safe FSM implementation is not required.||top.srr(14705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14705||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/173
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux_2s_1_2(verilog)); safe FSM implementation is not required.||top.srr(14725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14725||coreaxi4dmacontroller_int_status_mux.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v'/linenumber/100
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') clrExtDscrptrDataValidReg_d9 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl_Z80(verilog))||top.srr(14742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14742||coreaxi4dmacontroller_int_error_ctrl_fsm.v(837);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/837
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') clrRdTranQueue96 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl_Z80(verilog))||top.srr(14743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14743||coreaxi4dmacontroller_int_error_ctrl_fsm.v(916);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/916
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') fetchIntDscrptrReg_d18 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck_2s_24s_12s_0s_1_2_4_1(verilog))||top.srr(14759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14759||coreaxi4dmacontroller_trans_ack.v(276);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v'/linenumber/276
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranCtrl_inst.strWrDoneReg is reduced to a combinational gate by constant propagation.||top.srr(14771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14771||coreaxi4dmacontroller_wr_tran_ctrl.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/479
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranCtrl_inst.strWrErrorReg is reduced to a combinational gate by constant propagation.||top.srr(14772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14772||coreaxi4dmacontroller_wr_tran_ctrl.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/492
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance rdAddr_1[7:0] ||top.srr(14799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14799||coreaxi4dmacontroller_axi4_master_ctrl.v(868);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/868
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance ram_rdreq_cntr[8:0] ||top.srr(14800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14800||coreaxi4dmacontroller_axi4_master_ctrl.v(841);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/841
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance rdbeat_cnt[8:0] ||top.srr(14801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14801||coreaxi4dmacontroller_axi4_master_ctrl.v(673);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/673
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance wrAddrReg[7:0] ||top.srr(14802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14802||coreaxi4dmacontroller_axi4_master_ctrl.v(2633);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/2633
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance beatCntReg[8:0] ||top.srr(14803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14803||coreaxi4dmacontroller_axi4_master_ctrl.v(1853);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1853
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') nextStateWr38 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))||top.srr(14804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14804||null;null
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') ren_sc8 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))||top.srr(14805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14805||null;null
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') rdAddrReg_d20 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))||top.srr(14806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14806||coreaxi4dmacontroller_axi4_master_ctrl.v(1319);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1319
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') WLASTReg_d5 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))||top.srr(14807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14807||coreaxi4dmacontroller_axi4_master_ctrl.v(1178);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/1178
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmd_ctrlr(verilog) instance ram_addr_reg[12:0] ||top.srr(14842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14842||cmd_ctrlr.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||MO231||@N: Found counter in view:work.Core_UART_Core_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||top.srr(14843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14843||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(14858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14858||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO161||@W:Register bit samples[2] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14859||rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||MO161||@W:Register bit last_bit[3] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14860||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||MO161||@W:Register bit samples[1] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14861||rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||MO161||@W:Register bit samples[0] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14862||rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(14869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14869||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(14876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14876||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(14888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14888||pattern_gen_checker.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance waddr_ram[8:0] ||top.srr(14889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14889||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance rdburst_cnt[16:0] ||top.srr(14890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14890||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wdburst_cnt[16:0] ||top.srr(14891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14891||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance rburst_cnt[16:0] ||top.srr(14892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14892||pattern_gen_checker.v(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wburst_cnt[16:0] ||top.srr(14893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14893||pattern_gen_checker.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wdata_cnt[7:0] ||top.srr(14894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14894||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_1 (in view: work.pattern_gen_checker(verilog))||top.srr(14895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14895||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_2 (in view: work.pattern_gen_checker(verilog))||top.srr(14896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14896||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_3 (in view: work.pattern_gen_checker(verilog))||top.srr(14897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14897||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_0 (in view: work.pattern_gen_checker(verilog))||top.srr(14898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14898||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') waddr_state21 (in view: work.pattern_gen_checker(verilog))||top.srr(14899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14899||pattern_gen_checker.v(193);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/193
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') mem_init_done_o11 (in view: work.pattern_gen_checker(verilog))||top.srr(14900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14900||pattern_gen_checker.v(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/274
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') raddr_state18 (in view: work.pattern_gen_checker(verilog))||top.srr(14901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14901||pattern_gen_checker.v(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/406
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') mem_test_done_o16 (in view: work.pattern_gen_checker(verilog))||top.srr(14902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14902||pattern_gen_checker.v(498);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/498
Implementation;Synthesis||MO231||@N: Found counter in view:work.PCIe_EP(verilog) instance sw_debounce_0.switch_debounce\[0\]\.deb.q_reg[12:0] ||top.srr(14903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14903||debounce.v(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Debounce.v'/linenumber/69
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') un2_match (in view: work.G5_APBLINK_MASTER(verilog))||top.srr(14926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14926||g5_apblink_master.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] ||top.srr(15200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15200||trn_bclksclk.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] ||top.srr(15201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15201||trn_bclksclk.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] ||top.srr(15202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15202||trn_bclksclk.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/238
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] ||top.srr(15234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15234||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] ||top.srr(15235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15235||trn_cmdaddr.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/509
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] ||top.srr(15236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15236||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||FX107||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15237||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||FX107||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15238||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] ||top.srr(15239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15239||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] ||top.srr(15240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15240||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] ||top.srr(15241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15241||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance read_count[11:0] ||top.srr(15288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15288||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] ||top.srr(15289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15289||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] ||top.srr(15290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15290||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] ||top.srr(15303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15303||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] ||top.srr(15304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15304||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] ||top.srr(15305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15305||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] ||top.srr(15306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15306||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] ||top.srr(15326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15326||wrlvl_bot.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:work.IOG_IF_2s_18s_0_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] ||top.srr(15327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15327||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:DECOMP.PM_top_ADD__3_4__mpf100tfcg484(DECOMP) because it does not drive other instances.||top.srr(15328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15328||apb_iog_ctrl_sm.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/411
Implementation;Synthesis||MO231||@N: Found counter in view:work.write_callibrator_Z144(verilog) instance write_counter[7:0] ||top.srr(15366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15366||write_callibrator.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/449
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match32_0 (in view: work.write_callibrator_Z144(verilog))||top.srr(15367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15367||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match32_1 (in view: work.write_callibrator_Z144(verilog))||top.srr(15368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15368||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match32_2 (in view: work.write_callibrator_Z144(verilog))||top.srr(15369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15369||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match32_3 (in view: work.write_callibrator_Z144(verilog))||top.srr(15370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15370||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] ||top.srr(15371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15371||ddr_init_iterator.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v'/linenumber/34
Implementation;Synthesis||MO231||@N: Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150(verilog) instance genblk2\.rdbeat_cnt[8:0] ||top.srr(15372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15372||coreaxi4sram_mainctrl.v(1666);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1666
Implementation;Synthesis||MO231||@N: Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150(verilog) instance genblk2\.genblk2\.ram_rdreq_cntr[8:0] ||top.srr(15373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15373||coreaxi4sram_mainctrl.v(1398);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1398
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') genblk2\.genblk2\.ren_sc8 (in view: work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150(verilog))||top.srr(15374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15374||null;null
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15387||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15388||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15389||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15390||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15391||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15392||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15393||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15394||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15395||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15396||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15397||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15398||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15399||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15400||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15401||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15402||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15403||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15404||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15405||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15412||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(15413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15413||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MO106||@N: Found ROM CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.un402_ctrlAddrDec_0[1:0] (in view: work.top(verilog)) with 31 words by 2 bits.||top.srr(15426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15426||coreaxi4dmacontroller_buffer_descriptors.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/207
Implementation;Synthesis||MO106||@N: Found ROM AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0[7:0] (in view: work.top(verilog)) with 64 words by 8 bits.||top.srr(15427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15427||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||MO106||@N: Found ROM AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00[7:0] (in view: work.top(verilog)) with 64 words by 8 bits.||top.srr(15428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15428||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat28 (in view: work.top(verilog)) with 73 loads 3 times to improve timing.||top.srr(15441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15441||regslicefull.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.N_9111_i (in view: work.top(verilog)) with 73 loads 3 times to improve timing.||top.srr(15442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15442||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.N_9145_i (in view: work.top(verilog)) with 71 loads 3 times to improve timing.||top.srr(15443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15443||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.ren_sc_d2 (in view: work.top(verilog)) with 75 loads 3 times to improve timing.||top.srr(15444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15444||coreaxi4dmacontroller_axi4_master_ctrl.v(619);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/619
Implementation;Synthesis||FX271||@N: Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.intErrorCtrl_inst.clrExtDscrptrDataValidReg_d (in view: work.top(verilog)) with 89 loads 3 times to improve timing.||top.srr(15445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15445||coreaxi4dmacontroller_int_error_ctrl_fsm.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/705
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat6 (in view: work.top(verilog)) with 42 loads 2 times to improve timing.||top.srr(15453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15453||regslicefull.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.N_9213_i (in view: work.top(verilog)) with 42 loads 2 times to improve timing.||top.srr(15454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15454||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.N_9179_i (in view: work.top(verilog)) with 44 loads 3 times to improve timing.||top.srr(15455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15455||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat6 (in view: work.top(verilog)) with 44 loads 3 times to improve timing.||top.srr(15456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15456||regslicefull.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.wrData_d_sn_m2 (in view: work.top(verilog)) with 40 loads 2 times to improve timing.||top.srr(15457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15457||coreaxi4dmacontroller_buffer_descriptors.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/474
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.reset_n_int_arst on CLKINT  I_4314 ||top.srr(15467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15467||null;null
Implementation;Synthesis||FP130||@N: Promoting Net dff_arst on CLKINT  I_4315 ||top.srr(15468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15468||null;null
Implementation;Synthesis||FP130||@N: Promoting Net sdram_sys_top.s1_arst on CLKINT  I_2802 ||top.srr(15469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15469||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.arst_aclk_sync.sysReset on CLKINT  I_4316 ||top.srr(15470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15470||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_4317 ||top.srr(15471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15471||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_4318 ||top.srr(15472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15472||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_4319 ||top.srr(15473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15473||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_4320 ||top.srr(15474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15474||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_4321 ||top.srr(15475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15475||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(15541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15541||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(15542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15542||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(15543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15543||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(15544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15544||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(15545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15545||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(15546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15546||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_PAD_P with period 10.00ns ||top.srr(15563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15563||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns ||top.srr(15564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15564||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_0 with period 30.00ns ||top.srr(15565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15565||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK with period 6.25ns ||top.srr(15566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15566||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV with period 12.50ns ||top.srr(15567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15567||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 20.00ns ||top.srr(15568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15568||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 with period 1.25ns ||top.srr(15569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15569||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 with period 5.00ns ||top.srr(15570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15570||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 with period 1.25ns ||top.srr(15571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15571||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 with period 1.25ns ||top.srr(15572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15572||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.||top.srr(15573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15573||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||top.srr(15574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15574||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.||top.srr(15575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15575||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||top.srr(15576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15576||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.||top.srr(15577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15577||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].||top.srr(15578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15578||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16079||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(16080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16080||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(16081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16081||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16082||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[0] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[1] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[2] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[3] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[4] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[5] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[6] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[7] PCIe_EP_0.PCIex4_0.PCIE_1.WAKEREQ PCIe_EP_0.PCIex4_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16083||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin ||top.srr(16084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16084||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16085||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16086||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16087||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16088||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16089||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16090||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16091||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16092||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16093||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16094||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16095||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16096||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16097||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16098||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16099||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16100||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16101||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16102||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16103||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16104||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/43
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16105||synthesis.fdc(45);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/45
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16106||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/46
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16107||synthesis.fdc(47);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/47
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16108||synthesis.fdc(48);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/48
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16109||synthesis.fdc(49);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/49
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16110||synthesis.fdc(50);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/50
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16111||synthesis.fdc(51);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/51
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16112||synthesis.fdc(52);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/52
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16113||synthesis.fdc(53);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/53
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16114||synthesis.fdc(54);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/54
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16115||synthesis.fdc(55);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/55
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16116||synthesis.fdc(56);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/56
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16117||synthesis.fdc(57);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/57
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16118||synthesis.fdc(58);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/58
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(16119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16119||synthesis.fdc(68);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/68
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(16120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16120||synthesis.fdc(69);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/69
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(16121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16121||synthesis.fdc(70);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/70
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 11 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
