//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Aug 25 23:01:49 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output w_bus_valid;
output slot_data_dir_d;
output p_slot_data_0_7;
output [1:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_active;
wire n71_3;
wire n212_5;
wire ff_write_9;
wire ff_ioreq_6;
wire n71_4;
wire n71_5;
wire ff_write_10;
wire n71_6;
wire n83_8;
wire n20_11;
wire n23_7;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire n86_8;
wire [7:2] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(n71_4),
    .I1(ff_ioreq_6),
    .I2(w_active),
    .I3(n71_5) 
);
defparam n71_s0.INIT=16'hFF80;
  LUT2 n212_s2 (
    .F(n212_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n212_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_6),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s3 (
    .F(ff_ioreq_6),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s3.INIT=4'h1;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n71_6) 
);
defparam n71_s1.INIT=8'h40;
  LUT4 n71_s2 (
    .F(n71_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n71_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n71_s3 (
    .F(n71_6),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n71_s3.INIT=16'h0100;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n83_s2 (
    .F(n83_8),
    .I0(n71_4),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n83_s2.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n83_8),
    .CLK(clk85m),
    .CE(ff_ioreq_6),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n212_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFRE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n86_8),
    .CLK(clk85m),
    .CE(n71_3),
    .RESET(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV n86_s3 (
    .O(n86_8),
    .I(w_bus_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1177_7,
  w_sprite_collision,
  w_pre_vram_refresh,
  ff_vram_refresh,
  ff_v_active_8,
  n127_6,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y,
  ff_half_count,
  w_pulse0,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n1628_4,
  n1638_4,
  n1662_4,
  n1668_4,
  n954_39,
  ff_vram_valid_10,
  n1043_20,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1177_7;
input w_sprite_collision;
input w_pre_vram_refresh;
input ff_vram_refresh;
input ff_v_active_8;
input n127_6;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_pulse0;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n1628_4;
output n1638_4;
output n1662_4;
output n1668_4;
output n954_39;
output ff_vram_valid_10;
output n1043_20;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n959_28;
wire n959_29;
wire n16_3;
wire n19_5;
wire n21_4;
wire n23_4;
wire n24_3;
wire n89_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n193_3;
wire n194_3;
wire n195_3;
wire n196_3;
wire n197_3;
wire n198_3;
wire n370_3;
wire n371_3;
wire n372_3;
wire n373_3;
wire n374_3;
wire n375_3;
wire n376_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n872_3;
wire n912_3;
wire n913_3;
wire n914_3;
wire n915_3;
wire n997_3;
wire n998_3;
wire n999_3;
wire n1000_3;
wire n1001_3;
wire n1002_3;
wire n1003_3;
wire n1004_3;
wire n1503_4;
wire n1523_3;
wire n952_36;
wire n953_35;
wire n956_39;
wire n957_32;
wire n957_34;
wire n959_37;
wire n959_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1043_8;
wire n1046_8;
wire n223_6;
wire n222_6;
wire n221_6;
wire n220_6;
wire n219_6;
wire n218_6;
wire n217_6;
wire n216_6;
wire n959_41;
wire n1043_10;
wire n1046_10;
wire n1005_6;
wire n193_4;
wire n196_4;
wire n370_4;
wire n371_4;
wire n372_4;
wire n373_4;
wire n374_4;
wire n375_4;
wire n376_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n381_4;
wire n1618_4;
wire n384_4;
wire n386_4;
wire n1621_4;
wire n1635_4;
wire n1703_4;
wire n1727_4;
wire n912_4;
wire n913_4;
wire n997_4;
wire n997_5;
wire n998_4;
wire n999_4;
wire n1000_4;
wire n1001_4;
wire n1002_4;
wire n1003_4;
wire n1004_4;
wire n952_37;
wire n952_38;
wire n953_36;
wire n953_37;
wire n954_40;
wire n955_39;
wire n956_40;
wire n957_35;
wire n957_36;
wire n958_42;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1043_12;
wire n1046_11;
wire n1046_12;
wire n1046_13;
wire n370_5;
wire n384_5;
wire n952_39;
wire n953_38;
wire n954_41;
wire n954_42;
wire n955_40;
wire n955_41;
wire n956_41;
wire n956_42;
wire n958_43;
wire n1043_13;
wire n1043_14;
wire n1043_15;
wire n1043_16;
wire n1046_14;
wire n1046_15;
wire n1043_17;
wire n1043_18;
wire n1046_16;
wire ff_vram_valid_12;
wire n380_6;
wire n385_6;
wire n1777_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n1646_6;
wire n195_6;
wire n194_6;
wire n1691_5;
wire n1654_6;
wire ff_vram_address_16_10;
wire n1662_6;
wire n1719_5;
wire n1699_5;
wire n1668_6;
wire n958_45;
wire n955_43;
wire n954_44;
wire ff_vram_valid_16;
wire n89_6;
wire n874_5;
wire n212_5;
wire n1497_7;
wire n872_6;
wire n1676_5;
wire n1618_7;
wire n1727_6;
wire n1679_5;
wire n1621_6;
wire n1732_5;
wire n1703_6;
wire n1635_6;
wire n1628_6;
wire n1738_5;
wire n1711_5;
wire n1652_5;
wire n1638_6;
wire n40_8;
wire n247_10;
wire n248_11;
wire n916_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n959_31;
wire n959_33;
wire n959_35;
wire n124_5;
wire n236_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n959_s29 (
    .F(n959_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s29.INIT=8'hCA;
  LUT3 n959_s30 (
    .F(n959_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s30.INIT=8'hCA;
  LUT2 n16_s0 (
    .F(n16_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n16_s0.INIT=4'h8;
  LUT2 n19_s2 (
    .F(n19_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n19_s2.INIT=4'h1;
  LUT2 n21_s1 (
    .F(n21_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n21_s1.INIT=4'h4;
  LUT2 n23_s1 (
    .F(n23_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n23_s1.INIT=4'h4;
  LUT2 n24_s0 (
    .F(n24_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n24_s0.INIT=4'h8;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1497_7) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1497_7) 
);
defparam n116_s0.INIT=8'hAC;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1497_7) 
);
defparam n117_s0.INIT=8'hAC;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1497_7) 
);
defparam n118_s0.INIT=8'hAC;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1497_7) 
);
defparam n119_s0.INIT=8'hAC;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1497_7) 
);
defparam n120_s0.INIT=8'hAC;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1497_7) 
);
defparam n121_s0.INIT=8'hAC;
  LUT3 n193_s0 (
    .F(n193_3),
    .I0(n193_4),
    .I1(w_register_data[5]),
    .I2(n89_6) 
);
defparam n193_s0.INIT=8'hAC;
  LUT4 n194_s0 (
    .F(n194_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n194_6),
    .I3(n89_6) 
);
defparam n194_s0.INIT=16'h3CAA;
  LUT3 n195_s0 (
    .F(n195_3),
    .I0(n195_6),
    .I1(w_register_data[3]),
    .I2(n89_6) 
);
defparam n195_s0.INIT=8'hAC;
  LUT4 n196_s0 (
    .F(n196_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n196_4),
    .I3(n89_6) 
);
defparam n196_s0.INIT=16'h3CAA;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n89_6) 
);
defparam n197_s0.INIT=16'h3CAA;
  LUT3 n198_s0 (
    .F(n198_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n89_6) 
);
defparam n198_s0.INIT=8'h3A;
  LUT4 n370_s0 (
    .F(n370_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n370_4),
    .I3(w_pulse2) 
);
defparam n370_s0.INIT=16'h3CAA;
  LUT3 n371_s0 (
    .F(n371_3),
    .I0(n371_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n371_s0.INIT=8'hAC;
  LUT3 n372_s0 (
    .F(n372_3),
    .I0(n372_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n372_s0.INIT=8'hAC;
  LUT4 n373_s0 (
    .F(n373_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n373_4),
    .I3(w_pulse2) 
);
defparam n373_s0.INIT=16'h3CAA;
  LUT3 n374_s0 (
    .F(n374_3),
    .I0(n374_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n374_s0.INIT=8'hAC;
  LUT3 n375_s0 (
    .F(n375_3),
    .I0(n375_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n375_s0.INIT=8'hAC;
  LUT4 n376_s0 (
    .F(n376_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n376_4),
    .I3(w_pulse2) 
);
defparam n376_s0.INIT=16'h3CAA;
  LUT3 n377_s0 (
    .F(n377_3),
    .I0(w_register_data[6]),
    .I1(n377_4),
    .I2(w_pulse2) 
);
defparam n377_s0.INIT=8'hCA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n379_4),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT3 n380_s0 (
    .F(n380_3),
    .I0(n380_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n380_s0.INIT=8'hAC;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT3 n383_s0 (
    .F(n383_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n383_s0.INIT=8'h5C;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'hF088;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n385_6),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'hF088;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'hF088;
  LUT4 n872_s0 (
    .F(n872_3),
    .I0(n874_5),
    .I1(w_pulse0),
    .I2(w_palette_valid),
    .I3(n872_6) 
);
defparam n872_s0.INIT=16'hFF10;
  LUT3 n912_s0 (
    .F(n912_3),
    .I0(n912_4),
    .I1(w_register_data[3]),
    .I2(w_pulse0) 
);
defparam n912_s0.INIT=8'hC5;
  LUT4 n913_s0 (
    .F(n913_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n913_4),
    .I3(w_pulse0) 
);
defparam n913_s0.INIT=16'hAA3C;
  LUT4 n914_s0 (
    .F(n914_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_pulse0) 
);
defparam n914_s0.INIT=16'hAA3C;
  LUT3 n915_s0 (
    .F(n915_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse0) 
);
defparam n915_s0.INIT=8'hC5;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(n997_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n997_s0.INIT=16'hF044;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(n998_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n998_s0.INIT=16'hF044;
  LUT4 n999_s0 (
    .F(n999_3),
    .I0(n999_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n999_s0.INIT=16'hF044;
  LUT4 n1000_s0 (
    .F(n1000_3),
    .I0(n1000_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1000_s0.INIT=16'hF044;
  LUT4 n1001_s0 (
    .F(n1001_3),
    .I0(n1001_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1001_s0.INIT=16'hF044;
  LUT4 n1002_s0 (
    .F(n1002_3),
    .I0(n1002_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1002_s0.INIT=16'hF044;
  LUT4 n1003_s0 (
    .F(n1003_3),
    .I0(n1003_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1003_s0.INIT=16'hF044;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT3 n1503_s1 (
    .F(n1503_4),
    .I0(n89_6),
    .I1(ff_2nd_access),
    .I2(n1497_7) 
);
defparam n1503_s1.INIT=8'h3A;
  LUT3 n1523_s0 (
    .F(n1523_3),
    .I0(n89_6),
    .I1(n1621_4),
    .I2(n1703_4) 
);
defparam n1523_s0.INIT=8'h40;
  LUT4 n952_s22 (
    .F(n952_36),
    .I0(n952_37),
    .I1(n952_38),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n952_s22.INIT=16'hFCC5;
  LUT4 n953_s21 (
    .F(n953_35),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n953_36),
    .I3(n953_37) 
);
defparam n953_s21.INIT=16'hABCD;
  LUT3 n956_s23 (
    .F(n956_39),
    .I0(n956_40),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n956_s23.INIT=8'hEA;
  LUT4 n957_s20 (
    .F(n957_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n957_s20.INIT=16'hC1CE;
  LUT4 n957_s21 (
    .F(n957_34),
    .I0(ff_status_register_pointer[2]),
    .I1(n957_35),
    .I2(ff_status_register_pointer[3]),
    .I3(n957_36) 
);
defparam n957_s21.INIT=16'hF80D;
  LUT3 n959_s32 (
    .F(n959_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s32.INIT=8'hCA;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n959_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s25.INIT=16'hEEF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_pulse0),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n874_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1497_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n89_6),
    .I1(ff_2nd_access),
    .I2(n1497_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n89_6),
    .I2(n1523_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_10),
    .I1(n1497_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n874_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_pulse0) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1043_s3 (
    .F(n1043_8),
    .I0(n1043_20),
    .I1(n1043_12),
    .I2(n1043_10) 
);
defparam n1043_s3.INIT=8'h4F;
  LUT4 n1046_s3 (
    .F(n1046_8),
    .I0(n1043_20),
    .I1(n1046_11),
    .I2(n1046_12),
    .I3(n1046_10) 
);
defparam n1046_s3.INIT=16'h40FF;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[0]),
    .I1(n212_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n222_s1 (
    .F(n222_6),
    .I0(ff_bus_wdata[1]),
    .I1(n212_5) 
);
defparam n222_s1.INIT=4'h8;
  LUT2 n221_s1 (
    .F(n221_6),
    .I0(ff_bus_wdata[2]),
    .I1(n212_5) 
);
defparam n221_s1.INIT=4'h8;
  LUT2 n220_s1 (
    .F(n220_6),
    .I0(ff_bus_wdata[3]),
    .I1(n212_5) 
);
defparam n220_s1.INIT=4'h8;
  LUT2 n219_s1 (
    .F(n219_6),
    .I0(ff_bus_wdata[4]),
    .I1(n212_5) 
);
defparam n219_s1.INIT=4'h8;
  LUT2 n218_s1 (
    .F(n218_6),
    .I0(ff_bus_wdata[5]),
    .I1(n212_5) 
);
defparam n218_s1.INIT=4'h8;
  LUT2 n217_s1 (
    .F(n217_6),
    .I0(ff_bus_wdata[6]),
    .I1(n212_5) 
);
defparam n217_s1.INIT=4'h8;
  LUT2 n216_s1 (
    .F(n216_6),
    .I0(ff_bus_wdata[7]),
    .I1(n212_5) 
);
defparam n216_s1.INIT=4'h8;
  LUT2 n959_s31 (
    .F(n959_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n959_s31.INIT=4'h8;
  LUT3 n1043_s4 (
    .F(n1043_10),
    .I0(n1043_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_7) 
);
defparam n1043_s4.INIT=8'hE0;
  LUT3 n1046_s4 (
    .F(n1046_10),
    .I0(n1046_13),
    .I1(ff_line_interrupt_enable),
    .I2(n1043_20) 
);
defparam n1046_s4.INIT=8'h5C;
  LUT3 n1005_s1 (
    .F(n1005_6),
    .I0(ff_port0),
    .I1(n997_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1005_s1.INIT=8'hF4;
  LUT3 n193_s1 (
    .F(n193_4),
    .I0(ff_register_pointer[4]),
    .I1(n194_6),
    .I2(ff_register_pointer[5]) 
);
defparam n193_s1.INIT=8'h78;
  LUT2 n196_s1 (
    .F(n196_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n196_s1.INIT=4'h8;
  LUT4 n370_s1 (
    .F(n370_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n376_4),
    .I3(n370_5) 
);
defparam n370_s1.INIT=16'h8000;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n373_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n371_s1.INIT=16'h7F80;
  LUT3 n372_s1 (
    .F(n372_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n373_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n372_s1.INIT=8'h78;
  LUT4 n373_s1 (
    .F(n373_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n376_4) 
);
defparam n373_s1.INIT=16'h8000;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n376_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n374_s1.INIT=16'h7F80;
  LUT3 n375_s1 (
    .F(n375_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n376_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n375_s1.INIT=8'h78;
  LUT4 n376_s1 (
    .F(n376_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n379_4) 
);
defparam n376_s1.INIT=16'h8000;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n379_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n377_s1.INIT=16'h7F80;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n378_s1.INIT=8'h78;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n379_s1.INIT=16'h8000;
  LUT2 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n381_s1.INIT=4'h8;
  LUT4 n1618_s1 (
    .F(n1618_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_pulse0) 
);
defparam n1618_s1.INIT=16'h0100;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n370_4),
    .I2(n384_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n370_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n386_s1.INIT=8'h78;
  LUT3 n1621_s1 (
    .F(n1621_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1621_s1.INIT=8'h10;
  LUT3 n1628_s1 (
    .F(n1628_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1628_s1.INIT=8'h10;
  LUT4 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_pulse0),
    .I3(w_register_num[3]) 
);
defparam n1635_s1.INIT=16'h1000;
  LUT3 n1638_s1 (
    .F(n1638_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1638_s1.INIT=8'h40;
  LUT3 n1662_s1 (
    .F(n1662_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1662_s1.INIT=8'h40;
  LUT3 n1668_s1 (
    .F(n1668_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1668_s1.INIT=8'h80;
  LUT4 n1703_s1 (
    .F(n1703_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_pulse0) 
);
defparam n1703_s1.INIT=16'h1000;
  LUT4 n1727_s1 (
    .F(n1727_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_pulse0) 
);
defparam n1727_s1.INIT=16'h4000;
  LUT4 n912_s1 (
    .F(n912_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n912_s1.INIT=16'h807F;
  LUT2 n913_s1 (
    .F(n913_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n913_s1.INIT=4'h8;
  LUT3 n997_s1 (
    .F(n997_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n997_s1.INIT=8'h10;
  LUT3 n997_s2 (
    .F(n997_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n997_s2.INIT=8'h10;
  LUT3 n998_s1 (
    .F(n998_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n998_s1.INIT=8'h10;
  LUT3 n999_s1 (
    .F(n999_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n999_s1.INIT=8'h10;
  LUT3 n1000_s1 (
    .F(n1000_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1000_s1.INIT=8'h10;
  LUT3 n1001_s1 (
    .F(n1001_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1001_s1.INIT=8'h10;
  LUT3 n1002_s1 (
    .F(n1002_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1002_s1.INIT=8'h10;
  LUT3 n1003_s1 (
    .F(n1003_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1003_s1.INIT=8'h10;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT4 n952_s23 (
    .F(n952_37),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n952_s23.INIT=16'h3FF5;
  LUT4 n952_s24 (
    .F(n952_38),
    .I0(ff_status_register_pointer[1]),
    .I1(n952_39),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n952_s24.INIT=16'hFA3F;
  LUT4 n953_s22 (
    .F(n953_36),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n953_s22.INIT=16'h3FF5;
  LUT4 n953_s23 (
    .F(n953_37),
    .I0(ff_status_register_pointer[1]),
    .I1(n953_38),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n953_s23.INIT=16'h053F;
  LUT2 n954_s23 (
    .F(n954_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n954_s23.INIT=4'h1;
  LUT3 n954_s24 (
    .F(n954_40),
    .I0(n954_41),
    .I1(n954_42),
    .I2(ff_status_register_pointer[2]) 
);
defparam n954_s24.INIT=8'hC5;
  LUT3 n955_s23 (
    .F(n955_39),
    .I0(n955_40),
    .I1(n955_41),
    .I2(ff_status_register_pointer[2]) 
);
defparam n955_s23.INIT=8'hC5;
  LUT3 n956_s24 (
    .F(n956_40),
    .I0(n956_41),
    .I1(n956_42),
    .I2(ff_status_register_pointer[2]) 
);
defparam n956_s24.INIT=8'h3A;
  LUT3 n957_s22 (
    .F(n957_35),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n957_s22.INIT=8'hCA;
  LUT4 n957_s23 (
    .F(n957_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n957_s23.INIT=16'hF5CF;
  LUT4 n958_s24 (
    .F(n958_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(n958_43),
    .I3(ff_status_register_pointer[1]) 
);
defparam n958_s24.INIT=16'hC0B0;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1043_s6 (
    .F(n1043_12),
    .I0(n1043_13),
    .I1(n1043_14),
    .I2(n1043_15),
    .I3(n1043_16) 
);
defparam n1043_s6.INIT=16'h8000;
  LUT4 n1046_s5 (
    .F(n1046_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1046_s5.INIT=16'h9009;
  LUT4 n1046_s6 (
    .F(n1046_12),
    .I0(w_screen_pos_y[2]),
    .I1(reg_interrupt_line[2]),
    .I2(n1046_14),
    .I3(n1046_15) 
);
defparam n1046_s6.INIT=16'h9000;
  LUT4 n1046_s7 (
    .F(n1046_13),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1046_s7.INIT=16'h0100;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[12]) 
);
defparam n370_s2.INIT=16'h8000;
  LUT2 n384_s2 (
    .F(n384_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n384_s2.INIT=4'h8;
  LUT3 n952_s25 (
    .F(n952_39),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n952_s25.INIT=8'h35;
  LUT3 n953_s24 (
    .F(n953_38),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n953_s24.INIT=8'h35;
  LUT3 n954_s25 (
    .F(n954_41),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n954_s25.INIT=8'h80;
  LUT4 n954_s26 (
    .F(n954_42),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n954_s26.INIT=16'h3500;
  LUT3 n955_s24 (
    .F(n955_40),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n955_s24.INIT=8'h80;
  LUT4 n955_s25 (
    .F(n955_41),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n955_s25.INIT=16'h3500;
  LUT3 n956_s25 (
    .F(n956_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n956_s25.INIT=8'hB0;
  LUT4 n956_s26 (
    .F(n956_42),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n956_s26.INIT=16'h3500;
  LUT4 n958_s25 (
    .F(n958_43),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n958_s25.INIT=16'hAFC0;
  LUT2 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh) 
);
defparam ff_vram_valid_s7.INIT=4'h1;
  LUT4 n1043_s7 (
    .F(n1043_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1043_s7.INIT=16'h4000;
  LUT4 n1043_s8 (
    .F(n1043_14),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1043_17) 
);
defparam n1043_s8.INIT=16'h1000;
  LUT4 n1043_s9 (
    .F(n1043_15),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n1043_18) 
);
defparam n1043_s9.INIT=16'h1000;
  LUT4 n1043_s10 (
    .F(n1043_16),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1043_s10.INIT=16'h1000;
  LUT4 n1046_s8 (
    .F(n1046_14),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[3]),
    .I3(reg_interrupt_line[3]) 
);
defparam n1046_s8.INIT=16'h9009;
  LUT4 n1046_s9 (
    .F(n1046_15),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(ff_v_active_8),
    .I3(n1046_16) 
);
defparam n1046_s9.INIT=16'h9000;
  LUT4 n1043_s11 (
    .F(n1043_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1043_s11.INIT=16'h0100;
  LUT4 n1043_s12 (
    .F(n1043_18),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1043_s12.INIT=16'h0001;
  LUT4 n1046_s10 (
    .F(n1046_16),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1046_s10.INIT=16'h9009;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n127_6),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n380_s2 (
    .F(n380_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n380_s2.INIT=16'h7F80;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(n370_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n385_s2.INIT=16'h7F80;
  LUT4 n1777_s1 (
    .F(n1777_5),
    .I0(ff_reset_n2_1),
    .I1(n874_5),
    .I2(w_pulse0),
    .I3(ff_color_palette_g_phase) 
);
defparam n1777_s1.INIT=16'h0008;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1618_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n195_s2.INIT=16'h7F80;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n194_s2.INIT=16'h8000;
  LUT4 n1691_s1 (
    .F(n1691_5),
    .I0(n1635_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1691_s1.INIT=16'h2000;
  LUT4 n1654_s2 (
    .F(n1654_6),
    .I0(n1618_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1654_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s6.INIT=16'h2000;
  LUT4 n1662_s2 (
    .F(n1662_6),
    .I0(n1618_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1662_s2.INIT=16'h2000;
  LUT4 n1719_s1 (
    .F(n1719_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1703_4) 
);
defparam n1719_s1.INIT=16'h8000;
  LUT4 n1699_s1 (
    .F(n1699_5),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1699_s1.INIT=16'h8000;
  LUT4 n1668_s2 (
    .F(n1668_6),
    .I0(n1618_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1668_s2.INIT=16'h8000;
  LUT4 n958_s26 (
    .F(n958_45),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[3]),
    .I3(n958_42) 
);
defparam n958_s26.INIT=16'hFFE0;
  LUT4 n955_s26 (
    .F(n955_43),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n955_39),
    .I3(ff_status_register_pointer[3]) 
);
defparam n955_s26.INIT=16'hEF0F;
  LUT4 n954_s27 (
    .F(n954_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n954_40),
    .I3(ff_status_register_pointer[3]) 
);
defparam n954_s27.INIT=16'hEF0F;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT4 n89_s2 (
    .F(n89_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n89_s2.INIT=16'h0800;
  LUT4 n874_s1 (
    .F(n874_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n874_s1.INIT=16'h0800;
  LUT4 n212_s1 (
    .F(n212_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n212_s1.INIT=16'h0800;
  LUT4 n1497_s3 (
    .F(n1497_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1497_s3.INIT=16'h0800;
  LUT4 n872_s2 (
    .F(n872_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1703_4) 
);
defparam n872_s2.INIT=16'h0100;
  LUT4 n1676_s1 (
    .F(n1676_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1635_4) 
);
defparam n1676_s1.INIT=16'h0100;
  LUT4 n1618_s3 (
    .F(n1618_7),
    .I0(n1618_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1618_s3.INIT=16'h0002;
  LUT4 n1727_s2 (
    .F(n1727_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1727_4) 
);
defparam n1727_s2.INIT=16'h1000;
  LUT4 n1679_s1 (
    .F(n1679_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1635_4) 
);
defparam n1679_s1.INIT=16'h1000;
  LUT4 n1621_s2 (
    .F(n1621_6),
    .I0(n1618_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1621_s2.INIT=16'h0200;
  LUT4 n1732_s1 (
    .F(n1732_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1727_4) 
);
defparam n1732_s1.INIT=16'h1000;
  LUT4 n1703_s2 (
    .F(n1703_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1703_4) 
);
defparam n1703_s2.INIT=16'h1000;
  LUT4 n1635_s2 (
    .F(n1635_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1635_4) 
);
defparam n1635_s2.INIT=16'h1000;
  LUT4 n1628_s2 (
    .F(n1628_6),
    .I0(n1618_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1628_s2.INIT=16'h0200;
  LUT4 n1738_s1 (
    .F(n1738_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1727_4) 
);
defparam n1738_s1.INIT=16'h4000;
  LUT4 n1711_s1 (
    .F(n1711_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1703_4) 
);
defparam n1711_s1.INIT=16'h4000;
  LUT4 n1652_s1 (
    .F(n1652_5),
    .I0(n1635_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1652_s1.INIT=16'h2000;
  LUT4 n1638_s2 (
    .F(n1638_6),
    .I0(n1618_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1638_s2.INIT=16'h2000;
  LUT4 n1043_s13 (
    .F(n1043_20),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n1043_s13.INIT=16'h0200;
  LUT3 n40_s2 (
    .F(n40_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n40_s2.INIT=8'h70;
  LUT4 n247_s4 (
    .F(n247_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n247_s4.INIT=16'hCC0E;
  LUT4 n248_s5 (
    .F(n248_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n248_s5.INIT=16'hFF40;
  LUT4 n916_s8 (
    .F(n916_14),
    .I0(n874_5),
    .I1(w_pulse0),
    .I2(n872_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n916_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n19_5),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n21_4),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n23_4),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n24_3),
    .CLK(clk85m),
    .CE(n16_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n16_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1503_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_pulse0),
    .D(n89_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n116_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n117_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n118_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n119_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n120_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n121_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n236_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n212_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n216_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n217_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n218_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n219_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n220_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n221_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n222_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1618_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1618_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1618_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1621_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1621_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1618_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1621_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1621_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1621_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1621_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1668_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1676_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1676_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1676_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1679_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1679_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1679_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1679_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1699_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1699_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1699_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1699_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1703_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1711_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1719_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1738_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1738_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1738_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1732_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1732_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1732_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1732_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1732_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1732_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n874_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1777_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1777_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1777_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1777_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1777_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1777_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n952_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n953_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n954_44),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n955_43),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n956_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n958_45),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n959_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1005_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n998_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n999_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1000_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1001_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1002_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1003_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n40_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n124_5),
    .CLK(clk85m),
    .CE(n1497_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n194_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n195_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n196_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n197_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n370_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n371_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n373_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n374_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n375_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n376_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n912_3),
    .CLK(clk85m),
    .CE(n872_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n913_3),
    .CLK(clk85m),
    .CE(n872_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n914_3),
    .CLK(clk85m),
    .CE(n872_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n915_3),
    .CLK(clk85m),
    .CE(n872_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1043_10),
    .CLK(clk85m),
    .CE(n1043_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1046_10),
    .CLK(clk85m),
    .CE(n1046_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n957_32),
    .CLK(clk85m),
    .SET(n957_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n247_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n248_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n916_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n959_s28 (
    .O(n959_31),
    .I0(n959_28),
    .I1(n959_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n959_s27 (
    .O(n959_33),
    .I0(n959_41),
    .I1(n959_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n959_s23 (
    .O(n959_35),
    .I0(n959_33),
    .I1(n959_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n124_s2 (
    .O(n124_5),
    .I(ff_2nd_access) 
);
  INV n236_s3 (
    .O(n236_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_7,
  reg_50hz_mode,
  n103_10,
  ff_v_en_8,
  n103_8,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n138_6,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_7;
input reg_50hz_mode;
input n103_10;
input ff_v_en_8;
input n103_8;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n138_6;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_5;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_9;
wire n429_8;
wire n428_8;
wire n428_9;
wire n427_8;
wire n159_8;
wire n156_8;
wire n103_8_0;
wire n101_8;
wire n99_8;
wire n97_8;
wire n93_8;
wire n57_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n380_7;
wire n380_8;
wire n380_9;
wire ff_v_active_9;
wire ff_v_active_10;
wire ff_interleaving_page_12;
wire n103_10_1;
wire n138_8;
wire ff_interleaving_page_14;
wire n427_11;
wire n56_10;
wire n98_10;
wire n95_10;
wire n97_10;
wire n54_10;
wire n160_10;
wire n162_9;
wire n452_8;
wire n59_9;
wire n95_12;
wire n98_12;
wire n101_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n430_11;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_8),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT2 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5) 
);
defparam n264_s0.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_6),
    .I1(n264_4),
    .I2(n380_4),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF400;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n380_4),
    .I1(ff_blink_counter_3_9),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_11),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(ff_blink_counter[2]),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'h1C00;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_11),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n103_7),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8_0),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_8),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end_13),
    .I1(n57_8),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_10) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_10),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(n264_6) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(ff_v_active_8),
    .I2(w_screen_pos_y[4]),
    .I3(n264_5) 
);
defparam ff_v_active_s3.INIT=16'h007F;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_14),
    .I2(ff_blink_counter_3_9),
    .I3(n430_11) 
);
defparam ff_interleaving_page_s4.INIT=16'hB000;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'hCA;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_11) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s3.INIT=16'h0305;
  LUT2 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n428_s4.INIT=4'h1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8_0),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT2 n57_s3 (
    .F(n57_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n57_s3.INIT=4'h8;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_10) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n138_s3.INIT=4'h4;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(reg_50hz_mode),
    .I1(n380_7),
    .I2(n103_10),
    .I3(ff_v_en_8) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[1]),
    .I1(n380_8),
    .I2(n103_8),
    .I3(n380_9) 
);
defparam n380_s3.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[1]),
    .I2(ff_interleaving_page_12),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n380_s5.INIT=8'h07;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n380_s6.INIT=16'h4000;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT2 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_12),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[5]) 
);
defparam ff_interleaving_page_s7.INIT=4'h1;
  LUT4 n103_s4 (
    .F(n103_10_1),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n138_s4.INIT=16'h0100;
  LUT4 ff_interleaving_page_s8 (
    .F(ff_interleaving_page_14),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page),
    .I3(n430_9) 
);
defparam ff_interleaving_page_s8.INIT=16'h0053;
  LUT3 n427_s5 (
    .F(n427_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n427_s5.INIT=8'h01;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[5]),
    .I1(w_h_count_end_13),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n56_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_8),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_10) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s3 (
    .F(n162_9),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s3.INIT=16'h1444;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n430_s5 (
    .F(n430_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n430_s5.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10_1),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_next_0_4,
  w_4colors_mode,
  n438_7,
  n317_10,
  n6_8,
  reg_display_on,
  w_sprite_mode2_4,
  n440_5,
  n354_12,
  n1374_14,
  n1245_5,
  n1245_7,
  w_screen_v_active,
  reg_left_mask,
  w_4colors_mode_5,
  n354_13,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  n806_23,
  n1656_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_next_0_4;
input w_4colors_mode;
input n438_7;
input n317_10;
input n6_8;
input reg_display_on;
input w_sprite_mode2_4;
input n440_5;
input n354_12;
input n1374_14;
input n1245_5;
input n1245_7;
input w_screen_v_active;
input reg_left_mask;
input w_4colors_mode_5;
input n354_13;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output n806_23;
output n1656_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n777_6;
wire n777_7;
wire n778_6;
wire n778_7;
wire n779_6;
wire n779_7;
wire n780_6;
wire n780_7;
wire n781_6;
wire n781_7;
wire n782_6;
wire n782_7;
wire n783_6;
wire n783_7;
wire n784_6;
wire n784_7;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1389_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1402_4;
wire n1403_4;
wire n1404_4;
wire n1405_4;
wire n1406_4;
wire n1407_4;
wire n1408_4;
wire n1409_4;
wire n1410_4;
wire n1411_4;
wire n1412_4;
wire n1413_4;
wire n1414_4;
wire n1415_4;
wire n1416_4;
wire n1417_4;
wire n1418_4;
wire n1419_4;
wire n1420_4;
wire n1421_4;
wire n1422_4;
wire n1423_4;
wire n1424_4;
wire n1425_4;
wire n1426_4;
wire n1427_4;
wire n1428_4;
wire n1429_4;
wire n1656_3;
wire n801_29;
wire n802_29;
wire n803_29;
wire n804_29;
wire n805_22;
wire n806_22;
wire n807_22;
wire n808_22;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n996_16;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1000_17;
wire n1001_17;
wire n1002_17;
wire n1003_17;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_14;
wire n1009_14;
wire n1010_14;
wire n1011_14;
wire n1012_14;
wire n1013_14;
wire n1014_14;
wire n1015_14;
wire n1016_15;
wire n1017_15;
wire n1018_15;
wire n1019_15;
wire n1020_16;
wire n1021_15;
wire n1022_15;
wire n1023_15;
wire n1028_13;
wire n1029_13;
wire n1030_13;
wire n1031_13;
wire n1032_13;
wire n1033_13;
wire n1034_13;
wire n1035_13;
wire n1036_13;
wire n1037_13;
wire n1038_13;
wire n1039_13;
wire n1366_33;
wire n1367_33;
wire n1368_33;
wire n1369_33;
wire n1370_25;
wire n1371_25;
wire n1372_25;
wire n1373_25;
wire ff_next_vram3_7_7;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1691_7;
wire n1690_7;
wire n1689_7;
wire n1688_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n1024_16;
wire n1027_17;
wire n1025_16;
wire n1026_16;
wire n1027_16;
wire n1374_5;
wire n1374_8;
wire n1375_5;
wire n1375_7;
wire n1376_5;
wire n1376_7;
wire n1377_5;
wire n1377_7;
wire n1378_7;
wire n1379_6;
wire n1380_5;
wire n1380_6;
wire n1380_7;
wire n1381_5;
wire n1381_6;
wire n1381_7;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1388_6;
wire n1388_7;
wire n1389_5;
wire n1389_6;
wire n1389_7;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1396_6;
wire n1397_5;
wire n1397_6;
wire n1398_5;
wire n1398_6;
wire n1399_5;
wire n1399_6;
wire n1400_5;
wire n1400_6;
wire n1401_5;
wire n1401_6;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1404_6;
wire n1404_7;
wire n1405_5;
wire n1405_6;
wire n1405_7;
wire n1406_5;
wire n1407_5;
wire n1408_5;
wire n1409_5;
wire n1410_5;
wire n1411_5;
wire n1412_5;
wire n1412_6;
wire n1412_7;
wire n1413_5;
wire n1413_6;
wire n1413_7;
wire n1414_5;
wire n1415_5;
wire n1416_5;
wire n1416_6;
wire n1417_5;
wire n1418_5;
wire n1419_5;
wire n1420_5;
wire n1420_6;
wire n1420_7;
wire n1421_5;
wire n1421_6;
wire n1421_7;
wire n1422_5;
wire n1423_5;
wire n1424_5;
wire n1425_5;
wire n1426_5;
wire n1427_5;
wire n1428_5;
wire n1428_6;
wire n1428_7;
wire n1429_5;
wire n1429_6;
wire n1429_7;
wire w_pattern0_3_4;
wire n1656_5;
wire n801_30;
wire n802_30;
wire n803_30;
wire n804_30;
wire n805_23;
wire n805_24;
wire n806_24;
wire n807_23;
wire n807_24;
wire n807_25;
wire n808_23;
wire n808_24;
wire n808_25;
wire n833_26;
wire n996_17;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1000_18;
wire n1001_18;
wire n1002_18;
wire n1003_18;
wire n1004_15;
wire n1004_16;
wire n1005_15;
wire n1005_16;
wire n1006_15;
wire n1006_16;
wire n1007_15;
wire n1007_16;
wire n1008_15;
wire n1008_16;
wire n1008_17;
wire n1009_15;
wire n1009_16;
wire n1009_17;
wire n1010_15;
wire n1010_16;
wire n1010_17;
wire n1011_15;
wire n1011_16;
wire n1011_17;
wire n1012_15;
wire n1013_15;
wire n1014_15;
wire n1015_15;
wire n1016_16;
wire n1017_16;
wire n1018_16;
wire n1019_16;
wire n1020_17;
wire n1021_16;
wire n1022_16;
wire n1023_16;
wire n1366_34;
wire n1367_34;
wire n1368_34;
wire n1369_34;
wire n1370_26;
wire n1371_26;
wire n1372_26;
wire n1372_27;
wire n1373_26;
wire n1373_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_next_vram4_3_7;
wire ff_next_vram4_3_8;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_10;
wire ff_next_vram6_7_9;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n706_7;
wire n706_8;
wire n706_9;
wire n705_7;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_7;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_9;
wire n701_7;
wire n701_8;
wire n701_9;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_7;
wire n690_8;
wire n511_7;
wire n511_8;
wire n138_9;
wire n256_10;
wire n256_11;
wire n256_12;
wire n1374_9;
wire n1374_10;
wire n1374_11;
wire n1375_8;
wire n1376_8;
wire n1377_8;
wire n1378_8;
wire n1378_9;
wire n1379_7;
wire n1379_8;
wire n1380_8;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_8;
wire n1388_9;
wire n1389_8;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1398_7;
wire n1399_7;
wire n1400_7;
wire n1401_7;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_8;
wire n1404_9;
wire n1405_8;
wire n1406_6;
wire n1407_6;
wire n1408_6;
wire n1409_6;
wire n1410_6;
wire n1410_7;
wire n1411_6;
wire n1411_7;
wire n1412_8;
wire n1414_6;
wire n1415_6;
wire n1416_7;
wire n1417_6;
wire n1418_6;
wire n1418_7;
wire n1419_7;
wire n1419_8;
wire n1420_8;
wire n1420_9;
wire n1421_8;
wire n1422_6;
wire n1423_6;
wire n1424_6;
wire n1425_6;
wire n1426_6;
wire n1426_7;
wire n1427_6;
wire n1427_7;
wire n1428_8;
wire w_pattern0_3_5;
wire n801_31;
wire n801_32;
wire n802_31;
wire n803_31;
wire n804_31;
wire n805_26;
wire n805_27;
wire n805_28;
wire n805_30;
wire n805_31;
wire n805_32;
wire n806_25;
wire n808_28;
wire n833_27;
wire n1020_18;
wire n1020_19;
wire n1021_17;
wire n1022_17;
wire n1023_17;
wire n1366_35;
wire n1367_35;
wire n1368_35;
wire n1369_35;
wire n1370_27;
wire n1370_28;
wire n1371_27;
wire n1371_28;
wire n1372_28;
wire n1372_29;
wire n1373_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire ff_next_vram6_7_10;
wire n706_12;
wire n706_14;
wire n705_10;
wire n705_11;
wire n704_10;
wire n704_11;
wire n704_12;
wire n704_13;
wire n703_10;
wire n703_11;
wire n703_13;
wire n703_14;
wire n702_10;
wire n702_11;
wire n701_10;
wire n701_11;
wire n701_13;
wire n700_10;
wire n700_11;
wire n700_12;
wire n700_13;
wire n700_14;
wire n699_10;
wire n699_11;
wire n699_12;
wire n699_13;
wire n699_14;
wire n699_15;
wire n698_12;
wire n698_13;
wire n698_14;
wire n697_10;
wire n697_11;
wire n697_13;
wire n697_14;
wire n697_15;
wire n697_16;
wire n696_10;
wire n696_11;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_13;
wire n695_14;
wire n695_15;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n694_15;
wire n693_9;
wire n693_10;
wire n693_11;
wire n693_12;
wire n692_9;
wire n692_10;
wire n692_11;
wire n692_12;
wire n691_10;
wire n691_11;
wire n691_12;
wire n691_13;
wire n691_14;
wire n690_9;
wire n690_10;
wire n690_11;
wire n511_9;
wire n511_10;
wire n511_11;
wire n1386_8;
wire n1387_8;
wire n1402_8;
wire n1403_8;
wire n1418_8;
wire n1419_9;
wire n805_33;
wire n805_34;
wire n805_35;
wire n805_36;
wire n806_26;
wire n807_27;
wire n807_28;
wire n1370_29;
wire n1371_29;
wire n706_15;
wire n706_17;
wire n705_13;
wire n703_15;
wire n703_17;
wire n703_18;
wire n703_19;
wire n699_16;
wire n698_15;
wire n695_16;
wire n695_17;
wire n695_18;
wire n694_17;
wire n694_18;
wire n690_12;
wire ff_next_vram4_3_10;
wire n178_10;
wire n706_19;
wire n702_15;
wire n705_15;
wire n698_17;
wire n808_30;
wire n807_30;
wire n695_21;
wire n511_14;
wire n696_15;
wire n703_21;
wire n1394_9;
wire ff_next_vram4_7_11;
wire n805_38;
wire n701_16;
wire n706_21;
wire n706_23;
wire n693_15;
wire n694_21;
wire n702_17;
wire n808_32;
wire n805_40;
wire n700_17;
wire n702_19;
wire n694_23;
wire n699_19;
wire n696_17;
wire n698_19;
wire n703_23;
wire n706_25;
wire n701_18;
wire ff_next_vram0_7_9;
wire n1378_11;
wire n1374_13;
wire n1379_10;
wire n1378_13;
wire n1419_11;
wire n1377_10;
wire n1376_10;
wire n1375_10;
wire n1374_15;
wire ff_next_vram1_7_12;
wire n1007_18;
wire n1006_18;
wire n1005_18;
wire n1004_18;
wire ff_next_vram5_3_11;
wire ff_next_vram2_3_11;
wire ff_next_vram1_3_11;
wire ff_next_vram6_3_9;
wire n182_11;
wire ff_pos_x_5_14;
wire n138_11;
wire n697_18;
wire ff_screen_h_in_active_15;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n777_9;
wire n778_9;
wire n779_9;
wire n780_9;
wire n781_9;
wire n782_9;
wire n783_9;
wire n784_9;
wire n1024_14;
wire n1025_14;
wire n1026_14;
wire n1027_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n777_s6 (
    .F(n777_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n777_s6.INIT=8'hCA;
  LUT3 n777_s7 (
    .F(n777_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n777_s7.INIT=8'hCA;
  LUT3 n778_s6 (
    .F(n778_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n778_s6.INIT=8'hCA;
  LUT3 n778_s7 (
    .F(n778_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n778_s7.INIT=8'hCA;
  LUT3 n779_s6 (
    .F(n779_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n779_s6.INIT=8'hCA;
  LUT3 n779_s7 (
    .F(n779_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n779_s7.INIT=8'hCA;
  LUT3 n780_s6 (
    .F(n780_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n780_s6.INIT=8'hCA;
  LUT3 n780_s7 (
    .F(n780_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n780_s7.INIT=8'hCA;
  LUT3 n781_s6 (
    .F(n781_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n781_s6.INIT=8'hCA;
  LUT3 n781_s7 (
    .F(n781_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n781_s7.INIT=8'hCA;
  LUT3 n782_s6 (
    .F(n782_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n782_s6.INIT=8'hCA;
  LUT3 n782_s7 (
    .F(n782_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n782_s7.INIT=8'hCA;
  LUT3 n783_s6 (
    .F(n783_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n783_s6.INIT=8'hCA;
  LUT3 n783_s7 (
    .F(n783_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n783_s7.INIT=8'hCA;
  LUT3 n784_s6 (
    .F(n784_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n784_s6.INIT=8'hCA;
  LUT3 n784_s7 (
    .F(n784_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n784_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n1024_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1024_s15.INIT=8'hCA;
  LUT3 n1025_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1025_s14.INIT=8'hCA;
  LUT3 n1026_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1026_s14.INIT=8'hCA;
  LUT3 n1027_s14 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1027_s14.INIT=8'hCA;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1374_5),
    .I1(n1374_13),
    .I2(n1374_15),
    .I3(n1374_8) 
);
defparam n1374_s1.INIT=16'hFFF4;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1375_5),
    .I1(n1374_13),
    .I2(n1375_10),
    .I3(n1375_7) 
);
defparam n1375_s1.INIT=16'hFFF4;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1376_5),
    .I1(n1374_13),
    .I2(n1376_10),
    .I3(n1376_7) 
);
defparam n1376_s1.INIT=16'hFFF4;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1377_5),
    .I1(n1374_13),
    .I2(n1377_10),
    .I3(n1377_7) 
);
defparam n1377_s1.INIT=16'hFFF4;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(n1378_11),
    .I1(ff_pattern1[3]),
    .I2(n1378_13),
    .I3(n1378_7) 
);
defparam n1378_s1.INIT=16'hFFF8;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(n1378_11),
    .I1(ff_pattern1[2]),
    .I2(n1379_10),
    .I3(n1379_6) 
);
defparam n1379_s1.INIT=16'hFFF8;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(n1380_5),
    .I1(n1380_6),
    .I2(n1374_13),
    .I3(n1380_7) 
);
defparam n1380_s1.INIT=16'hE0FF;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(n1381_5),
    .I1(n1381_6),
    .I2(n1374_13),
    .I3(n1381_7) 
);
defparam n1381_s1.INIT=16'hE0FF;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(n1378_11),
    .I1(ff_pattern2[7]),
    .I2(n1374_15),
    .I3(n1382_5) 
);
defparam n1382_s1.INIT=16'hFFF8;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(n1378_11),
    .I1(ff_pattern2[6]),
    .I2(n1375_10),
    .I3(n1383_5) 
);
defparam n1383_s1.INIT=16'hFFF8;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(n1378_11),
    .I1(ff_pattern2[5]),
    .I2(n1376_10),
    .I3(n1384_5) 
);
defparam n1384_s1.INIT=16'hFFF8;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(n1378_11),
    .I1(ff_pattern2[4]),
    .I2(n1377_10),
    .I3(n1385_5) 
);
defparam n1385_s1.INIT=16'hFFF8;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(n1378_11),
    .I1(ff_pattern2[3]),
    .I2(n1378_13),
    .I3(n1386_5) 
);
defparam n1386_s1.INIT=16'hFFF8;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(n1378_11),
    .I1(ff_pattern2[2]),
    .I2(n1379_10),
    .I3(n1387_5) 
);
defparam n1387_s1.INIT=16'hFFF8;
  LUT4 n1388_s1 (
    .F(n1388_4),
    .I0(n1388_5),
    .I1(n1388_6),
    .I2(n1374_13),
    .I3(n1388_7) 
);
defparam n1388_s1.INIT=16'hE0FF;
  LUT4 n1389_s1 (
    .F(n1389_4),
    .I0(n1389_5),
    .I1(n1389_6),
    .I2(n1374_13),
    .I3(n1389_7) 
);
defparam n1389_s1.INIT=16'hE0FF;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(n1378_11),
    .I1(ff_pattern3[7]),
    .I2(n1374_15),
    .I3(n1390_5) 
);
defparam n1390_s1.INIT=16'hFFF8;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(n1378_11),
    .I1(ff_pattern3[6]),
    .I2(n1375_10),
    .I3(n1391_5) 
);
defparam n1391_s1.INIT=16'hFFF8;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(n1378_11),
    .I1(ff_pattern3[5]),
    .I2(n1376_10),
    .I3(n1392_5) 
);
defparam n1392_s1.INIT=16'hFFF8;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(n1378_11),
    .I1(ff_pattern3[4]),
    .I2(n1377_10),
    .I3(n1393_5) 
);
defparam n1393_s1.INIT=16'hFFF8;
  LUT4 n1394_s1 (
    .F(n1394_4),
    .I0(n1378_11),
    .I1(ff_pattern3[3]),
    .I2(n1378_13),
    .I3(n1394_5) 
);
defparam n1394_s1.INIT=16'hFFF8;
  LUT4 n1395_s1 (
    .F(n1395_4),
    .I0(n1378_11),
    .I1(ff_pattern3[2]),
    .I2(n1379_10),
    .I3(n1395_5) 
);
defparam n1395_s1.INIT=16'hFFF8;
  LUT2 n1396_s1 (
    .F(n1396_4),
    .I0(n1396_5),
    .I1(n1396_6) 
);
defparam n1396_s1.INIT=4'hB;
  LUT2 n1397_s1 (
    .F(n1397_4),
    .I0(n1397_5),
    .I1(n1397_6) 
);
defparam n1397_s1.INIT=4'hB;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(n1398_5),
    .I1(n1374_13),
    .I2(n1374_15),
    .I3(n1398_6) 
);
defparam n1398_s1.INIT=16'hFFF4;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(n1399_5),
    .I1(n1374_13),
    .I2(n1375_10),
    .I3(n1399_6) 
);
defparam n1399_s1.INIT=16'hFFF4;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(n1400_5),
    .I1(n1374_13),
    .I2(n1376_10),
    .I3(n1400_6) 
);
defparam n1400_s1.INIT=16'hFFF4;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(n1401_5),
    .I1(n1374_13),
    .I2(n1377_10),
    .I3(n1401_6) 
);
defparam n1401_s1.INIT=16'hFFF4;
  LUT4 n1402_s1 (
    .F(n1402_4),
    .I0(n1378_11),
    .I1(ff_pattern4[3]),
    .I2(n1378_13),
    .I3(n1402_5) 
);
defparam n1402_s1.INIT=16'hFFF8;
  LUT4 n1403_s1 (
    .F(n1403_4),
    .I0(n1378_11),
    .I1(ff_pattern4[2]),
    .I2(n1379_10),
    .I3(n1403_5) 
);
defparam n1403_s1.INIT=16'hFFF8;
  LUT4 n1404_s1 (
    .F(n1404_4),
    .I0(n1404_5),
    .I1(n1404_6),
    .I2(n1374_13),
    .I3(n1404_7) 
);
defparam n1404_s1.INIT=16'hE0FF;
  LUT4 n1405_s1 (
    .F(n1405_4),
    .I0(n1405_5),
    .I1(n1405_6),
    .I2(n1374_13),
    .I3(n1405_7) 
);
defparam n1405_s1.INIT=16'hE0FF;
  LUT4 n1406_s1 (
    .F(n1406_4),
    .I0(n1378_11),
    .I1(ff_pattern5[7]),
    .I2(n1374_15),
    .I3(n1406_5) 
);
defparam n1406_s1.INIT=16'hFFF8;
  LUT4 n1407_s1 (
    .F(n1407_4),
    .I0(n1378_11),
    .I1(ff_pattern5[6]),
    .I2(n1375_10),
    .I3(n1407_5) 
);
defparam n1407_s1.INIT=16'hFFF8;
  LUT4 n1408_s1 (
    .F(n1408_4),
    .I0(n1378_11),
    .I1(ff_pattern5[5]),
    .I2(n1376_10),
    .I3(n1408_5) 
);
defparam n1408_s1.INIT=16'hFFF8;
  LUT4 n1409_s1 (
    .F(n1409_4),
    .I0(n1378_11),
    .I1(ff_pattern5[4]),
    .I2(n1377_10),
    .I3(n1409_5) 
);
defparam n1409_s1.INIT=16'hFFF8;
  LUT4 n1410_s1 (
    .F(n1410_4),
    .I0(n1378_11),
    .I1(ff_pattern5[3]),
    .I2(n1378_13),
    .I3(n1410_5) 
);
defparam n1410_s1.INIT=16'hFFF8;
  LUT4 n1411_s1 (
    .F(n1411_4),
    .I0(n1378_11),
    .I1(ff_pattern5[2]),
    .I2(n1379_10),
    .I3(n1411_5) 
);
defparam n1411_s1.INIT=16'hFFF8;
  LUT4 n1412_s1 (
    .F(n1412_4),
    .I0(n1412_5),
    .I1(n1412_6),
    .I2(n1374_13),
    .I3(n1412_7) 
);
defparam n1412_s1.INIT=16'hE0FF;
  LUT4 n1413_s1 (
    .F(n1413_4),
    .I0(n1413_5),
    .I1(n1413_6),
    .I2(n1374_13),
    .I3(n1413_7) 
);
defparam n1413_s1.INIT=16'hE0FF;
  LUT4 n1414_s1 (
    .F(n1414_4),
    .I0(n1378_11),
    .I1(ff_pattern6[7]),
    .I2(n1374_15),
    .I3(n1414_5) 
);
defparam n1414_s1.INIT=16'hFFF8;
  LUT4 n1415_s1 (
    .F(n1415_4),
    .I0(n1378_11),
    .I1(ff_pattern6[6]),
    .I2(n1375_10),
    .I3(n1415_5) 
);
defparam n1415_s1.INIT=16'hFFF8;
  LUT3 n1416_s1 (
    .F(n1416_4),
    .I0(n1416_5),
    .I1(n1374_13),
    .I2(n1416_6) 
);
defparam n1416_s1.INIT=8'h4F;
  LUT4 n1417_s1 (
    .F(n1417_4),
    .I0(n1378_11),
    .I1(ff_pattern6[4]),
    .I2(n1377_10),
    .I3(n1417_5) 
);
defparam n1417_s1.INIT=16'hFFF8;
  LUT4 n1418_s1 (
    .F(n1418_4),
    .I0(n1378_11),
    .I1(ff_pattern6[3]),
    .I2(n1378_13),
    .I3(n1418_5) 
);
defparam n1418_s1.INIT=16'hFFF8;
  LUT3 n1419_s1 (
    .F(n1419_4),
    .I0(n1419_5),
    .I1(n1419_11),
    .I2(n1379_10) 
);
defparam n1419_s1.INIT=8'hF4;
  LUT4 n1420_s1 (
    .F(n1420_4),
    .I0(n1420_5),
    .I1(n1420_6),
    .I2(n1374_13),
    .I3(n1420_7) 
);
defparam n1420_s1.INIT=16'hE0FF;
  LUT4 n1421_s1 (
    .F(n1421_4),
    .I0(n1421_5),
    .I1(n1421_6),
    .I2(n1374_13),
    .I3(n1421_7) 
);
defparam n1421_s1.INIT=16'hE0FF;
  LUT4 n1422_s1 (
    .F(n1422_4),
    .I0(n1378_11),
    .I1(ff_pattern7[7]),
    .I2(n1374_15),
    .I3(n1422_5) 
);
defparam n1422_s1.INIT=16'hFFF8;
  LUT4 n1423_s1 (
    .F(n1423_4),
    .I0(n1378_11),
    .I1(ff_pattern7[6]),
    .I2(n1375_10),
    .I3(n1423_5) 
);
defparam n1423_s1.INIT=16'hFFF8;
  LUT4 n1424_s1 (
    .F(n1424_4),
    .I0(n1378_11),
    .I1(ff_pattern7[5]),
    .I2(n1376_10),
    .I3(n1424_5) 
);
defparam n1424_s1.INIT=16'hFFF8;
  LUT4 n1425_s1 (
    .F(n1425_4),
    .I0(n1378_11),
    .I1(ff_pattern7[4]),
    .I2(n1377_10),
    .I3(n1425_5) 
);
defparam n1425_s1.INIT=16'hFFF8;
  LUT4 n1426_s1 (
    .F(n1426_4),
    .I0(n1378_11),
    .I1(ff_pattern7[3]),
    .I2(n1378_13),
    .I3(n1426_5) 
);
defparam n1426_s1.INIT=16'hFFF8;
  LUT4 n1427_s1 (
    .F(n1427_4),
    .I0(n1378_11),
    .I1(ff_pattern7[2]),
    .I2(n1379_10),
    .I3(n1427_5) 
);
defparam n1427_s1.INIT=16'hFFF8;
  LUT4 n1428_s1 (
    .F(n1428_4),
    .I0(n1428_5),
    .I1(n1428_6),
    .I2(n1374_13),
    .I3(n1428_7) 
);
defparam n1428_s1.INIT=16'hE0FF;
  LUT4 n1429_s1 (
    .F(n1429_4),
    .I0(n1429_5),
    .I1(n1429_6),
    .I2(n1374_13),
    .I3(n1429_7) 
);
defparam n1429_s1.INIT=16'hE0FF;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT3 n1656_s0 (
    .F(n1656_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1656_7),
    .I2(n1656_5) 
);
defparam n1656_s0.INIT=8'h90;
  LUT3 n801_s21 (
    .F(n801_29),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_30) 
);
defparam n801_s21.INIT=8'hF8;
  LUT3 n802_s21 (
    .F(n802_29),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n802_30) 
);
defparam n802_s21.INIT=8'hF8;
  LUT3 n803_s21 (
    .F(n803_29),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n803_30) 
);
defparam n803_s21.INIT=8'hF8;
  LUT3 n804_s21 (
    .F(n804_29),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n804_30) 
);
defparam n804_s21.INIT=8'hF8;
  LUT3 n805_s18 (
    .F(n805_22),
    .I0(n805_23),
    .I1(n805_24),
    .I2(n805_38) 
);
defparam n805_s18.INIT=8'h3A;
  LUT3 n806_s18 (
    .F(n806_22),
    .I0(n806_23),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n806_24) 
);
defparam n806_s18.INIT=8'hD0;
  LUT3 n807_s18 (
    .F(n807_22),
    .I0(n807_23),
    .I1(n807_24),
    .I2(n807_25) 
);
defparam n807_s18.INIT=8'h10;
  LUT4 n808_s18 (
    .F(n808_22),
    .I0(n808_23),
    .I1(n808_24),
    .I2(n808_25),
    .I3(n805_38) 
);
defparam n808_s18.INIT=16'hEEF0;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(n833_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n833_s19.INIT=16'hF444;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(n833_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n834_s19.INIT=16'hF444;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(n833_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n835_s19.INIT=16'hF444;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(n833_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n836_s19.INIT=16'hF444;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n837_s23.INIT=8'hAC;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n838_s20.INIT=8'hAC;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n839_s20.INIT=8'hAC;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n840_s20.INIT=8'hAC;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(n777_9),
    .I2(ff_phase[2]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s12 (
    .F(n997_16),
    .I0(n997_17),
    .I1(n778_9),
    .I2(ff_phase[2]) 
);
defparam n997_s12.INIT=8'hC5;
  LUT3 n998_s12 (
    .F(n998_16),
    .I0(n998_17),
    .I1(n779_9),
    .I2(ff_phase[2]) 
);
defparam n998_s12.INIT=8'hC5;
  LUT3 n999_s12 (
    .F(n999_16),
    .I0(n999_17),
    .I1(n780_9),
    .I2(ff_phase[2]) 
);
defparam n999_s12.INIT=8'hC5;
  LUT3 n1000_s13 (
    .F(n1000_17),
    .I0(n1000_18),
    .I1(n781_9),
    .I2(ff_phase[2]) 
);
defparam n1000_s13.INIT=8'hCA;
  LUT3 n1001_s13 (
    .F(n1001_17),
    .I0(n1001_18),
    .I1(n782_9),
    .I2(ff_phase[2]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_17),
    .I0(n1002_18),
    .I1(n783_9),
    .I2(ff_phase[2]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s13 (
    .F(n1003_17),
    .I0(n1003_18),
    .I1(n784_9),
    .I2(ff_phase[2]) 
);
defparam n1003_s13.INIT=8'hCA;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(n1004_18),
    .I1(n1004_15),
    .I2(n1004_16),
    .I3(ff_phase[1]) 
);
defparam n1004_s9.INIT=16'hBB0F;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(n1005_18),
    .I1(n1005_15),
    .I2(n1005_16),
    .I3(ff_phase[1]) 
);
defparam n1005_s9.INIT=16'hBB0F;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(n1006_18),
    .I1(n1006_15),
    .I2(n1006_16),
    .I3(ff_phase[1]) 
);
defparam n1006_s9.INIT=16'hBB0F;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(n1007_18),
    .I1(n1007_15),
    .I2(n1007_16),
    .I3(ff_phase[1]) 
);
defparam n1007_s9.INIT=16'hBB0F;
  LUT4 n1008_s10 (
    .F(n1008_14),
    .I0(n1008_15),
    .I1(n1008_16),
    .I2(n1008_17),
    .I3(ff_phase[1]) 
);
defparam n1008_s10.INIT=16'hBBF0;
  LUT4 n1009_s10 (
    .F(n1009_14),
    .I0(n1009_15),
    .I1(n1009_16),
    .I2(n1009_17),
    .I3(ff_phase[1]) 
);
defparam n1009_s10.INIT=16'hBBF0;
  LUT4 n1010_s10 (
    .F(n1010_14),
    .I0(n1010_15),
    .I1(n1010_16),
    .I2(n1010_17),
    .I3(ff_phase[1]) 
);
defparam n1010_s10.INIT=16'hBBF0;
  LUT4 n1011_s10 (
    .F(n1011_14),
    .I0(n1011_15),
    .I1(n1011_16),
    .I2(n1011_17),
    .I3(ff_phase[1]) 
);
defparam n1011_s10.INIT=16'hBBF0;
  LUT3 n1012_s10 (
    .F(n1012_14),
    .I0(n1012_15),
    .I1(n777_9),
    .I2(ff_phase[1]) 
);
defparam n1012_s10.INIT=8'hC5;
  LUT3 n1013_s10 (
    .F(n1013_14),
    .I0(n1013_15),
    .I1(n778_9),
    .I2(ff_phase[1]) 
);
defparam n1013_s10.INIT=8'hC5;
  LUT3 n1014_s10 (
    .F(n1014_14),
    .I0(n1014_15),
    .I1(n779_9),
    .I2(ff_phase[1]) 
);
defparam n1014_s10.INIT=8'hC5;
  LUT3 n1015_s10 (
    .F(n1015_14),
    .I0(n1015_15),
    .I1(n780_9),
    .I2(ff_phase[1]) 
);
defparam n1015_s10.INIT=8'hC5;
  LUT3 n1016_s11 (
    .F(n1016_15),
    .I0(n1016_16),
    .I1(n781_9),
    .I2(ff_phase[1]) 
);
defparam n1016_s11.INIT=8'hCA;
  LUT3 n1017_s11 (
    .F(n1017_15),
    .I0(n1017_16),
    .I1(n782_9),
    .I2(ff_phase[1]) 
);
defparam n1017_s11.INIT=8'hCA;
  LUT3 n1018_s11 (
    .F(n1018_15),
    .I0(n1018_16),
    .I1(n783_9),
    .I2(ff_phase[1]) 
);
defparam n1018_s11.INIT=8'hCA;
  LUT3 n1019_s11 (
    .F(n1019_15),
    .I0(n1019_16),
    .I1(n784_9),
    .I2(ff_phase[1]) 
);
defparam n1019_s11.INIT=8'hCA;
  LUT3 n1020_s12 (
    .F(n1020_16),
    .I0(n1020_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n1020_s12.INIT=8'hC5;
  LUT3 n1021_s11 (
    .F(n1021_15),
    .I0(n1021_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n1021_s11.INIT=8'hC5;
  LUT3 n1022_s11 (
    .F(n1022_15),
    .I0(n1022_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n1022_s11.INIT=8'hC5;
  LUT3 n1023_s11 (
    .F(n1023_15),
    .I0(n1023_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n1023_s11.INIT=8'hC5;
  LUT4 n1028_s9 (
    .F(n1028_13),
    .I0(n833_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1028_s9.INIT=16'hF044;
  LUT4 n1029_s9 (
    .F(n1029_13),
    .I0(n833_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1029_s9.INIT=16'hF044;
  LUT4 n1030_s9 (
    .F(n1030_13),
    .I0(n833_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1030_s9.INIT=16'hF044;
  LUT4 n1031_s9 (
    .F(n1031_13),
    .I0(n833_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1031_s9.INIT=16'hF044;
  LUT3 n1032_s9 (
    .F(n1032_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1032_s9.INIT=8'hCA;
  LUT3 n1033_s9 (
    .F(n1033_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1033_s9.INIT=8'hCA;
  LUT3 n1034_s9 (
    .F(n1034_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1034_s9.INIT=8'hCA;
  LUT3 n1035_s9 (
    .F(n1035_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1035_s9.INIT=8'hCA;
  LUT4 n1036_s9 (
    .F(n1036_13),
    .I0(n833_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1036_s9.INIT=16'hF044;
  LUT4 n1037_s9 (
    .F(n1037_13),
    .I0(n833_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1037_s9.INIT=16'hF044;
  LUT4 n1038_s9 (
    .F(n1038_13),
    .I0(n833_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1038_s9.INIT=16'hF044;
  LUT4 n1039_s9 (
    .F(n1039_13),
    .I0(n833_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1039_s9.INIT=16'hF044;
  LUT4 n1366_s23 (
    .F(n1366_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1366_34),
    .I3(n1374_13) 
);
defparam n1366_s23.INIT=16'h0F88;
  LUT4 n1367_s23 (
    .F(n1367_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1367_34),
    .I3(n1374_13) 
);
defparam n1367_s23.INIT=16'h0F88;
  LUT4 n1368_s23 (
    .F(n1368_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1368_34),
    .I3(n1374_13) 
);
defparam n1368_s23.INIT=16'h0F88;
  LUT4 n1369_s23 (
    .F(n1369_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1369_34),
    .I3(n1374_13) 
);
defparam n1369_s23.INIT=16'h0F88;
  LUT4 n1370_s21 (
    .F(n1370_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1370_26),
    .I3(n1374_13) 
);
defparam n1370_s21.INIT=16'hF044;
  LUT4 n1371_s21 (
    .F(n1371_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1371_26),
    .I3(n1374_13) 
);
defparam n1371_s21.INIT=16'hF044;
  LUT4 n1372_s21 (
    .F(n1372_25),
    .I0(n1372_26),
    .I1(n1372_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_13) 
);
defparam n1372_s21.INIT=16'hEEF0;
  LUT4 n1373_s21 (
    .F(n1373_25),
    .I0(n1373_26),
    .I1(n1373_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_13) 
);
defparam n1373_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(n805_38),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h40;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_15),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram1_7_12),
    .I2(n805_38),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1000;
  LUT4 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(n805_38),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram2_7_s3.INIT=16'hC200;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_next_vram6_7_9),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_3_8) 
);
defparam ff_next_vram6_7_s3.INIT=16'hCA00;
  LUT3 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram0_7_9),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram4_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_next_vram4_7_11),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF8;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1691_s2 (
    .F(n1691_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1656_7) 
);
defparam n1691_s2.INIT=16'hCA00;
  LUT4 n1690_s2 (
    .F(n1690_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1656_7) 
);
defparam n1690_s2.INIT=16'hCA00;
  LUT4 n1689_s2 (
    .F(n1689_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1656_7) 
);
defparam n1689_s2.INIT=16'hCA00;
  LUT4 n1688_s2 (
    .F(n1688_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1656_7) 
);
defparam n1688_s2.INIT=16'hCA00;
  LUT4 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(n706_8),
    .I2(n706_9),
    .I3(n438_7) 
);
defparam n706_s1.INIT=16'hEF00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n438_7) 
);
defparam n705_s1.INIT=16'hEF00;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n438_7) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_15),
    .I2(n702_9),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_8),
    .I2(n701_9),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'hBF00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'h7F00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'h7F00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hBF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(ff_next_vram0_7_7),
    .I2(n693_8),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'h4F00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(ff_next_vram0_7_7),
    .I2(n692_8),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'h7F00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h8F00;
  LUT3 n511_s1 (
    .F(n511_6),
    .I0(ff_next_vram1_7_12),
    .I1(n511_7),
    .I2(n511_8) 
);
defparam n511_s1.INIT=8'h40;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h7800;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(n317_10),
    .I3(n256_12) 
);
defparam n256_s4.INIT=16'h35FF;
  LUT3 n1024_s14 (
    .F(n1024_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1024_s14.INIT=8'hCA;
  LUT2 n1024_s13 (
    .F(n1027_17),
    .I0(ff_phase[0]),
    .I1(n805_38) 
);
defparam n1024_s13.INIT=4'h1;
  LUT3 n1025_s13 (
    .F(n1025_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1025_s13.INIT=8'hCA;
  LUT3 n1026_s13 (
    .F(n1026_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1026_s13.INIT=8'hCA;
  LUT3 n1027_s13 (
    .F(n1027_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1027_s13.INIT=8'hCA;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_9),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1374_s2.INIT=16'h0777;
  LUT2 n1374_s5 (
    .F(n1374_8),
    .I0(ff_pattern1[7]),
    .I1(n1378_11) 
);
defparam n1374_s5.INIT=4'h8;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_8),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1375_s2.INIT=16'h0777;
  LUT2 n1375_s4 (
    .F(n1375_7),
    .I0(ff_pattern1[6]),
    .I1(n1378_11) 
);
defparam n1375_s4.INIT=4'h8;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_8),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1376_s2.INIT=16'h0777;
  LUT2 n1376_s4 (
    .F(n1376_7),
    .I0(ff_pattern1[5]),
    .I1(n1378_11) 
);
defparam n1376_s4.INIT=4'h8;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(n1377_8),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1377_s2.INIT=16'h0777;
  LUT2 n1377_s4 (
    .F(n1377_7),
    .I0(ff_pattern1[4]),
    .I1(n1378_11) 
);
defparam n1377_s4.INIT=4'h8;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(n1378_8),
    .I1(n1378_9),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1378_s4.INIT=16'h3A00;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(n1379_7),
    .I1(n1379_8),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1379_s3.INIT=16'h3A00;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1376_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1380_s2.INIT=16'hCA00;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1380_8) 
);
defparam n1380_s3.INIT=16'h0C0A;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(n1374_10),
    .I1(ff_pattern1[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1380_s4.INIT=16'hBB0F;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1377_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1381_s2.INIT=16'hCA00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1380_8) 
);
defparam n1381_s3.INIT=16'h0C0A;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(n1374_10),
    .I1(ff_pattern1[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1381_s4.INIT=16'hBB0F;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[7]),
    .I2(n1382_6),
    .I3(n1374_13) 
);
defparam n1382_s2.INIT=16'hF800;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[6]),
    .I2(n1383_6),
    .I3(n1374_13) 
);
defparam n1383_s2.INIT=16'hF800;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n1384_6),
    .I3(n1374_13) 
);
defparam n1384_s2.INIT=16'hF800;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[4]),
    .I2(n1385_6),
    .I3(n1374_13) 
);
defparam n1385_s2.INIT=16'hF800;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1386_s2.INIT=16'hCA00;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1387_s2.INIT=16'hCA00;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_8),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1388_s2.INIT=16'hCA00;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1388_9) 
);
defparam n1388_s3.INIT=16'h0C0A;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(n1374_10),
    .I1(ff_pattern2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1388_s4.INIT=16'hBB0F;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_8),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1389_s2.INIT=16'hCA00;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1388_9) 
);
defparam n1389_s3.INIT=16'h0C0A;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(n1374_10),
    .I1(ff_pattern2[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1389_s4.INIT=16'hBB0F;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_next_vram4_7_11),
    .I2(n1004_18),
    .I3(n1374_13) 
);
defparam n1390_s2.INIT=16'hF800;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_next_vram4_7_11),
    .I2(n1005_18),
    .I3(n1374_13) 
);
defparam n1391_s2.INIT=16'hF800;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(ff_next_vram4_7_11),
    .I2(n1006_18),
    .I3(n1374_13) 
);
defparam n1392_s2.INIT=16'hF800;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_next_vram4_7_11),
    .I2(n1007_18),
    .I3(n1374_13) 
);
defparam n1393_s2.INIT=16'hF800;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_6),
    .I3(n1374_13) 
);
defparam n1394_s2.INIT=16'hAC00;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1394_6),
    .I3(n1374_13) 
);
defparam n1395_s2.INIT=16'hAC00;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_6),
    .I3(n1374_13) 
);
defparam n1396_s2.INIT=16'hAC00;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(n1374_10),
    .I1(ff_pattern3[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1396_s3.INIT=16'hBB0F;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_6),
    .I3(n1374_13) 
);
defparam n1397_s2.INIT=16'hAC00;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(n1374_10),
    .I1(ff_pattern3[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1397_s3.INIT=16'hBB0F;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_7),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1398_s2.INIT=16'h0777;
  LUT2 n1398_s3 (
    .F(n1398_6),
    .I0(ff_pattern4[7]),
    .I1(n1378_11) 
);
defparam n1398_s3.INIT=4'h8;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_7),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1399_s2.INIT=16'h0777;
  LUT2 n1399_s3 (
    .F(n1399_6),
    .I0(ff_pattern4[6]),
    .I1(n1378_11) 
);
defparam n1399_s3.INIT=4'h8;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_7),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1400_s2.INIT=16'h0777;
  LUT2 n1400_s3 (
    .F(n1400_6),
    .I0(ff_pattern4[5]),
    .I1(n1378_11) 
);
defparam n1400_s3.INIT=4'h8;
  LUT4 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_7),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1401_s2.INIT=16'h0777;
  LUT2 n1401_s3 (
    .F(n1401_6),
    .I0(ff_pattern4[4]),
    .I1(n1378_11) 
);
defparam n1401_s3.INIT=4'h8;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_6),
    .I1(n1402_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1402_s2.INIT=16'hCA00;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1403_s2.INIT=16'hCA00;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_8),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1404_s2.INIT=16'hCA00;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1404_9) 
);
defparam n1404_s3.INIT=16'h0C0A;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(n1374_10),
    .I1(ff_pattern4[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1404_s4.INIT=16'hBB0F;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_8),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1405_s2.INIT=16'hCA00;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1404_9) 
);
defparam n1405_s3.INIT=16'h0C0A;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(n1374_10),
    .I1(ff_pattern4[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1405_s4.INIT=16'hBB0F;
  LUT4 n1406_s2 (
    .F(n1406_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[7]),
    .I2(n1406_6),
    .I3(n1374_13) 
);
defparam n1406_s2.INIT=16'hF800;
  LUT4 n1407_s2 (
    .F(n1407_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[6]),
    .I2(n1407_6),
    .I3(n1374_13) 
);
defparam n1407_s2.INIT=16'hF800;
  LUT4 n1408_s2 (
    .F(n1408_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[5]),
    .I2(n1408_6),
    .I3(n1374_13) 
);
defparam n1408_s2.INIT=16'hF800;
  LUT4 n1409_s2 (
    .F(n1409_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[4]),
    .I2(n1409_6),
    .I3(n1374_13) 
);
defparam n1409_s2.INIT=16'hF800;
  LUT4 n1410_s2 (
    .F(n1410_5),
    .I0(n1410_6),
    .I1(n1410_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1410_s2.INIT=16'h3A00;
  LUT4 n1411_s2 (
    .F(n1411_5),
    .I0(n1411_6),
    .I1(n1411_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1411_s2.INIT=16'h3A00;
  LUT4 n1412_s2 (
    .F(n1412_5),
    .I0(n1392_6),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1412_s2.INIT=16'hCA00;
  LUT4 n1412_s3 (
    .F(n1412_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1412_8) 
);
defparam n1412_s3.INIT=16'h0A0C;
  LUT4 n1412_s4 (
    .F(n1412_7),
    .I0(n1374_10),
    .I1(ff_pattern5[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1412_s4.INIT=16'hBB0F;
  LUT4 n1413_s2 (
    .F(n1413_5),
    .I0(n1393_6),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1413_s2.INIT=16'hCA00;
  LUT4 n1413_s3 (
    .F(n1413_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1412_8) 
);
defparam n1413_s3.INIT=16'h0A0C;
  LUT4 n1413_s4 (
    .F(n1413_7),
    .I0(n1374_10),
    .I1(ff_pattern5[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1413_s4.INIT=16'hBB0F;
  LUT4 n1414_s2 (
    .F(n1414_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[7]),
    .I2(n1414_6),
    .I3(n1374_13) 
);
defparam n1414_s2.INIT=16'hF800;
  LUT4 n1415_s2 (
    .F(n1415_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[6]),
    .I2(n1415_6),
    .I3(n1374_13) 
);
defparam n1415_s2.INIT=16'hF800;
  LUT4 n1416_s2 (
    .F(n1416_5),
    .I0(ff_next_vram4_7_11),
    .I1(ff_next_vram2[1]),
    .I2(n1416_7),
    .I3(ff_next_vram5[5]) 
);
defparam n1416_s2.INIT=16'hF077;
  LUT3 n1416_s3 (
    .F(n1416_6),
    .I0(n1378_11),
    .I1(ff_pattern6[5]),
    .I2(n1376_10) 
);
defparam n1416_s3.INIT=8'h07;
  LUT4 n1417_s2 (
    .F(n1417_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[4]),
    .I2(n1417_6),
    .I3(n1374_13) 
);
defparam n1417_s2.INIT=16'hF800;
  LUT4 n1418_s2 (
    .F(n1418_5),
    .I0(n1418_6),
    .I1(n1418_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1418_s2.INIT=16'hCA00;
  LUT4 n1419_s2 (
    .F(n1419_5),
    .I0(n1419_7),
    .I1(n1419_8),
    .I2(n805_38),
    .I3(n1374_10) 
);
defparam n1419_s2.INIT=16'h3A00;
  LUT4 n1420_s2 (
    .F(n1420_5),
    .I0(n1420_8),
    .I1(ff_next_vram5[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1420_s2.INIT=16'hCA00;
  LUT4 n1420_s3 (
    .F(n1420_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1420_9) 
);
defparam n1420_s3.INIT=16'h0A0C;
  LUT4 n1420_s4 (
    .F(n1420_7),
    .I0(n1374_10),
    .I1(ff_pattern6[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1420_s4.INIT=16'hBB0F;
  LUT4 n1421_s2 (
    .F(n1421_5),
    .I0(n1421_8),
    .I1(ff_next_vram5[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1421_s2.INIT=16'hCA00;
  LUT4 n1421_s3 (
    .F(n1421_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1420_9) 
);
defparam n1421_s3.INIT=16'h0A0C;
  LUT4 n1421_s4 (
    .F(n1421_7),
    .I0(n1374_10),
    .I1(ff_pattern6[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1421_s4.INIT=16'hBB0F;
  LUT4 n1422_s2 (
    .F(n1422_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[7]),
    .I2(n1422_6),
    .I3(n1374_13) 
);
defparam n1422_s2.INIT=16'hF800;
  LUT4 n1423_s2 (
    .F(n1423_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[6]),
    .I2(n1423_6),
    .I3(n1374_13) 
);
defparam n1423_s2.INIT=16'hF800;
  LUT4 n1424_s2 (
    .F(n1424_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[5]),
    .I2(n1424_6),
    .I3(n1374_13) 
);
defparam n1424_s2.INIT=16'hF800;
  LUT4 n1425_s2 (
    .F(n1425_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[4]),
    .I2(n1425_6),
    .I3(n1374_13) 
);
defparam n1425_s2.INIT=16'hF800;
  LUT4 n1426_s2 (
    .F(n1426_5),
    .I0(n1426_6),
    .I1(n1426_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1426_s2.INIT=16'h3A00;
  LUT4 n1427_s2 (
    .F(n1427_5),
    .I0(n1427_6),
    .I1(n1427_7),
    .I2(n805_38),
    .I3(n1374_13) 
);
defparam n1427_s2.INIT=16'h3A00;
  LUT4 n1428_s2 (
    .F(n1428_5),
    .I0(n1400_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1428_s2.INIT=16'hCA00;
  LUT4 n1428_s3 (
    .F(n1428_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1428_8) 
);
defparam n1428_s3.INIT=16'h0A0C;
  LUT4 n1428_s4 (
    .F(n1428_7),
    .I0(n1374_10),
    .I1(ff_pattern7[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1374_11) 
);
defparam n1428_s4.INIT=16'hBB0F;
  LUT4 n1429_s2 (
    .F(n1429_5),
    .I0(n1401_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1429_s2.INIT=16'hCA00;
  LUT4 n1429_s3 (
    .F(n1429_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1428_8) 
);
defparam n1429_s3.INIT=16'h0A0C;
  LUT4 n1429_s4 (
    .F(n1429_7),
    .I0(n1374_10),
    .I1(ff_pattern7[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1374_11) 
);
defparam n1429_s4.INIT=16'hBB0F;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT3 n1656_s2 (
    .F(n1656_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n1656_s2.INIT=8'h80;
  LUT4 n801_s22 (
    .F(n801_30),
    .I0(n801_31),
    .I1(n777_9),
    .I2(ff_next_vram3_3_9),
    .I3(n801_32) 
);
defparam n801_s22.INIT=16'h0A0C;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n802_31),
    .I1(n778_9),
    .I2(ff_next_vram3_3_9),
    .I3(n801_32) 
);
defparam n802_s22.INIT=16'h0A0C;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n803_31),
    .I1(n779_9),
    .I2(ff_next_vram3_3_9),
    .I3(n801_32) 
);
defparam n803_s22.INIT=16'h0A0C;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n804_31),
    .I1(n780_9),
    .I2(ff_next_vram3_3_9),
    .I3(n801_32) 
);
defparam n804_s22.INIT=16'h0A0C;
  LUT3 n805_s19 (
    .F(n805_23),
    .I0(n805_26),
    .I1(n781_9),
    .I2(n805_27) 
);
defparam n805_s19.INIT=8'hAC;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(n805_28),
    .I1(n805_40),
    .I2(w_screen_mode_vram_rdata[3]),
    .I3(n805_30) 
);
defparam n805_s20.INIT=16'hEF00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n806_s19.INIT=16'h1800;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(n805_28),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n805_40),
    .I3(n806_25) 
);
defparam n806_s20.INIT=16'h00FE;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_7_11) 
);
defparam n807_s19.INIT=16'h3500;
  LUT3 n807_s20 (
    .F(n807_24),
    .I0(n807_30),
    .I1(ff_next_vram3_7_8),
    .I2(n783_9) 
);
defparam n807_s20.INIT=8'h0D;
  LUT4 n807_s21 (
    .F(n807_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n806_23) 
);
defparam n807_s21.INIT=16'hB0BB;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_32),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n805_28),
    .I3(n805_40) 
);
defparam n808_s19.INIT=16'h0A0C;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(n784_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n808_30),
    .I3(n805_28) 
);
defparam n808_s20.INIT=16'hCA00;
  LUT3 n808_s21 (
    .F(n808_25),
    .I0(n808_28),
    .I1(n784_9),
    .I2(n805_27) 
);
defparam n808_s21.INIT=8'hAC;
  LUT2 n833_s20 (
    .F(n833_26),
    .I0(reg_screen_mode[1]),
    .I1(n833_27) 
);
defparam n833_s20.INIT=4'h1;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(n833_26),
    .I1(ff_next_vram5[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n996_s13.INIT=16'h0FBB;
  LUT4 n997_s13 (
    .F(n997_17),
    .I0(n833_26),
    .I1(ff_next_vram5[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n997_s13.INIT=16'h0FBB;
  LUT4 n998_s13 (
    .F(n998_17),
    .I0(n833_26),
    .I1(ff_next_vram5[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n998_s13.INIT=16'h0FBB;
  LUT4 n999_s13 (
    .F(n999_17),
    .I0(n833_26),
    .I1(ff_next_vram5[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n999_s13.INIT=16'h0FBB;
  LUT3 n1000_s14 (
    .F(n1000_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n1001_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n1002_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n1003_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT4 n1004_s11 (
    .F(n1004_15),
    .I0(n807_30),
    .I1(n777_9),
    .I2(reg_backdrop_color[7]),
    .I3(n317_10) 
);
defparam n1004_s11.INIT=16'h0BBB;
  LUT4 n1004_s12 (
    .F(n1004_16),
    .I0(n833_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n1004_s12.INIT=16'h0BBB;
  LUT4 n1005_s11 (
    .F(n1005_15),
    .I0(n807_30),
    .I1(n778_9),
    .I2(reg_backdrop_color[6]),
    .I3(n317_10) 
);
defparam n1005_s11.INIT=16'h0BBB;
  LUT4 n1005_s12 (
    .F(n1005_16),
    .I0(n833_26),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n1005_s12.INIT=16'h0BBB;
  LUT4 n1006_s11 (
    .F(n1006_15),
    .I0(n807_30),
    .I1(n779_9),
    .I2(reg_backdrop_color[5]),
    .I3(n317_10) 
);
defparam n1006_s11.INIT=16'h0BBB;
  LUT4 n1006_s12 (
    .F(n1006_16),
    .I0(n833_26),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n1006_s12.INIT=16'h0BBB;
  LUT4 n1007_s11 (
    .F(n1007_15),
    .I0(n807_30),
    .I1(n780_9),
    .I2(reg_backdrop_color[4]),
    .I3(n317_10) 
);
defparam n1007_s11.INIT=16'h0BBB;
  LUT4 n1007_s12 (
    .F(n1007_16),
    .I0(n833_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n1007_s12.INIT=16'h0BBB;
  LUT2 n1008_s11 (
    .F(n1008_15),
    .I0(n807_30),
    .I1(n781_9) 
);
defparam n1008_s11.INIT=4'h4;
  LUT4 n1008_s12 (
    .F(n1008_16),
    .I0(reg_backdrop_color[3]),
    .I1(n317_10),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1008_s12.INIT=16'h0777;
  LUT3 n1008_s13 (
    .F(n1008_17),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n1008_s13.INIT=8'hCA;
  LUT2 n1009_s11 (
    .F(n1009_15),
    .I0(n807_30),
    .I1(n782_9) 
);
defparam n1009_s11.INIT=4'h4;
  LUT4 n1009_s12 (
    .F(n1009_16),
    .I0(reg_backdrop_color[2]),
    .I1(n317_10),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1009_s12.INIT=16'h0777;
  LUT3 n1009_s13 (
    .F(n1009_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n1009_s13.INIT=8'hCA;
  LUT2 n1010_s11 (
    .F(n1010_15),
    .I0(n807_30),
    .I1(n783_9) 
);
defparam n1010_s11.INIT=4'h4;
  LUT4 n1010_s12 (
    .F(n1010_16),
    .I0(reg_backdrop_color[1]),
    .I1(n317_10),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1010_s12.INIT=16'h0777;
  LUT3 n1010_s13 (
    .F(n1010_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n1010_s13.INIT=8'hCA;
  LUT2 n1011_s11 (
    .F(n1011_15),
    .I0(n807_30),
    .I1(n784_9) 
);
defparam n1011_s11.INIT=4'h4;
  LUT4 n1011_s12 (
    .F(n1011_16),
    .I0(reg_backdrop_color[0]),
    .I1(n317_10),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1011_s12.INIT=16'h0777;
  LUT3 n1011_s13 (
    .F(n1011_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n1011_s13.INIT=8'hCA;
  LUT4 n1012_s11 (
    .F(n1012_15),
    .I0(n833_26),
    .I1(ff_next_vram1[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n1012_s11.INIT=16'h0BBB;
  LUT4 n1013_s11 (
    .F(n1013_15),
    .I0(n833_26),
    .I1(ff_next_vram1[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n1013_s11.INIT=16'h0BBB;
  LUT4 n1014_s11 (
    .F(n1014_15),
    .I0(n833_26),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n1014_s11.INIT=16'h0BBB;
  LUT4 n1015_s11 (
    .F(n1015_15),
    .I0(n833_26),
    .I1(ff_next_vram1[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n1015_s11.INIT=16'h0BBB;
  LUT3 n1016_s12 (
    .F(n1016_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n1016_s12.INIT=8'hAC;
  LUT3 n1017_s12 (
    .F(n1017_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n1017_s12.INIT=8'hAC;
  LUT3 n1018_s12 (
    .F(n1018_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n1018_s12.INIT=8'hAC;
  LUT3 n1019_s12 (
    .F(n1019_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n1019_s12.INIT=8'hAC;
  LUT4 n1020_s13 (
    .F(n1020_17),
    .I0(n805_38),
    .I1(n1020_18),
    .I2(ff_next_vram4[7]),
    .I3(n1020_19) 
);
defparam n1020_s13.INIT=16'h0BBB;
  LUT4 n1021_s12 (
    .F(n1021_16),
    .I0(n805_38),
    .I1(n1021_17),
    .I2(ff_next_vram4[6]),
    .I3(n1020_19) 
);
defparam n1021_s12.INIT=16'h0BBB;
  LUT4 n1022_s12 (
    .F(n1022_16),
    .I0(n805_38),
    .I1(n1022_17),
    .I2(ff_next_vram4[5]),
    .I3(n1020_19) 
);
defparam n1022_s12.INIT=16'h0BBB;
  LUT4 n1023_s12 (
    .F(n1023_16),
    .I0(n805_38),
    .I1(n1023_17),
    .I2(ff_next_vram4[4]),
    .I3(n1020_19) 
);
defparam n1023_s12.INIT=16'h0BBB;
  LUT4 n1366_s24 (
    .F(n1366_34),
    .I0(n1366_35),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram7[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1366_s24.INIT=16'h0777;
  LUT4 n1367_s24 (
    .F(n1367_34),
    .I0(n1367_35),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram7[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1367_s24.INIT=16'h0777;
  LUT4 n1368_s24 (
    .F(n1368_34),
    .I0(n1368_35),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram7[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1368_s24.INIT=16'h0777;
  LUT4 n1369_s24 (
    .F(n1369_34),
    .I0(n1369_35),
    .I1(ff_next_vram4_7_11),
    .I2(ff_next_vram7[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1369_s24.INIT=16'h0777;
  LUT3 n1370_s22 (
    .F(n1370_26),
    .I0(n1370_27),
    .I1(n1370_28),
    .I2(n805_38) 
);
defparam n1370_s22.INIT=8'hCA;
  LUT3 n1371_s22 (
    .F(n1371_26),
    .I0(n1371_27),
    .I1(n1371_28),
    .I2(n805_38) 
);
defparam n1371_s22.INIT=8'hCA;
  LUT4 n1372_s22 (
    .F(n1372_26),
    .I0(n1372_28),
    .I1(ff_next_vram7[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1372_s22.INIT=16'hCA00;
  LUT4 n1372_s23 (
    .F(n1372_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n805_38),
    .I3(n1372_29) 
);
defparam n1372_s23.INIT=16'h0A0C;
  LUT4 n1373_s22 (
    .F(n1373_26),
    .I0(n1373_28),
    .I1(ff_next_vram7[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n805_38) 
);
defparam n1373_s22.INIT=16'hCA00;
  LUT4 n1373_s23 (
    .F(n1373_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n805_38),
    .I3(n1372_29) 
);
defparam n1373_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1374_10) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(ff_next_vram4_7_11),
    .I1(n806_23),
    .I2(w_vram_interleave),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_3_s3.INIT=16'hF0EE;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n440_5) 
);
defparam ff_next_vram4_3_s4.INIT=8'h10;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n354_12),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram3_3_s5.INIT=16'hF400;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n317_10),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h4000;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s5.INIT=16'h0D00;
  LUT3 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(ff_next_vram6_7_10),
    .I1(ff_next_vram4_7_11),
    .I2(w_vram_interleave) 
);
defparam ff_next_vram6_7_s4.INIT=8'h01;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram5_7_s5.INIT=16'h1000;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n706_s2 (
    .F(n706_7),
    .I0(n706_23),
    .I1(n706_21),
    .I2(n1374_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n706_s2.INIT=16'h0E00;
  LUT2 n706_s3 (
    .F(n706_8),
    .I0(n706_12),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n706_s3.INIT=4'h4;
  LUT3 n706_s4 (
    .F(n706_9),
    .I0(n706_25),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n706_14) 
);
defparam n706_s4.INIT=8'h07;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n705_10),
    .I1(n705_11),
    .I2(n1374_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n705_s2.INIT=16'h0D00;
  LUT2 n705_s3 (
    .F(n705_8),
    .I0(ff_next_vram0[4]),
    .I1(n705_15) 
);
defparam n705_s3.INIT=4'h8;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(n706_12),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n706_25) 
);
defparam n705_s4.INIT=16'h0BBB;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_10),
    .I1(n704_11),
    .I2(n704_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n704_s2.INIT=16'hFB00;
  LUT2 n704_s3 (
    .F(n704_8),
    .I0(n706_12),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n704_s3.INIT=4'h4;
  LUT3 n704_s4 (
    .F(n704_9),
    .I0(n705_15),
    .I1(ff_next_vram0[5]),
    .I2(n704_13) 
);
defparam n704_s4.INIT=8'h70;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n807_30),
    .I1(w_pos_x[6]),
    .I2(n703_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s2.INIT=16'hF400;
  LUT2 n703_s3 (
    .F(n703_8),
    .I0(n703_11),
    .I1(n703_23) 
);
defparam n703_s3.INIT=4'h8;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(n703_13),
    .I1(ff_next_vram0[0]),
    .I2(w_pos_x[3]),
    .I3(n703_14) 
);
defparam n703_s4.INIT=16'h0BBB;
  LUT3 n702_s2 (
    .F(n702_7),
    .I0(n702_10),
    .I1(n702_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n702_s2.INIT=8'hB0;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n705_15),
    .I1(ff_next_vram0[7]),
    .I2(n702_17),
    .I3(n702_19) 
);
defparam n702_s4.INIT=16'h0007;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n805_27),
    .I3(n701_10) 
);
defparam n701_s2.INIT=16'hAC00;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n701_11),
    .I1(n701_16),
    .I2(w_pos_x[5]),
    .I3(n703_14) 
);
defparam n701_s3.INIT=16'h0777;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(n701_13),
    .I1(n701_18),
    .I2(n703_13),
    .I3(ff_next_vram0[2]) 
);
defparam n701_s4.INIT=16'hB0BB;
  LUT2 n700_s2 (
    .F(n700_7),
    .I0(n690_7),
    .I1(ff_next_vram0[3]) 
);
defparam n700_s2.INIT=4'h8;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n700_10),
    .I1(n700_11),
    .I2(n700_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n700_s3.INIT=16'hEF00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n700_13),
    .I1(n700_14),
    .I2(reg_color_table_base[6]),
    .I3(n700_17) 
);
defparam n700_s4.INIT=16'h00BF;
  LUT3 n699_s2 (
    .F(n699_7),
    .I0(n699_10),
    .I1(n699_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n699_s2.INIT=8'hB0;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n1020_19),
    .I1(n317_10),
    .I2(ff_next_vram0[4]),
    .I3(n699_12) 
);
defparam n699_s3.INIT=16'hE000;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(n699_13),
    .I1(n701_18),
    .I2(n699_14),
    .I3(n699_15) 
);
defparam n699_s4.INIT=16'h0B00;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n698_17),
    .I1(n698_19),
    .I2(n690_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s2.INIT=16'hF800;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n698_12),
    .I1(n698_13),
    .I2(n698_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s3.INIT=16'hEF00;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n703_11),
    .I1(n698_19),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n703_14) 
);
defparam n698_s4.INIT=16'h0777;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(n697_10),
    .I1(n701_16),
    .I2(n697_11) 
);
defparam n697_s2.INIT=8'h70;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_18),
    .I1(n697_13),
    .I2(n701_18),
    .I3(n697_14) 
);
defparam n697_s3.INIT=16'h001F;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(n697_15),
    .I1(ff_next_vram0[6]),
    .I2(n697_16),
    .I3(n690_7) 
);
defparam n697_s4.INIT=16'h0307;
  LUT3 n696_s2 (
    .F(n696_7),
    .I0(n696_10),
    .I1(n696_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n696_s2.INIT=8'hB0;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n698_17),
    .I1(n696_17),
    .I2(n690_7),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s3.INIT=16'hF800;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n703_11),
    .I1(n696_17),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n703_14) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n703_14),
    .I1(n695_10),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n706_25) 
);
defparam n695_s2.INIT=16'h0777;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_11),
    .I1(n701_10),
    .I2(n695_12),
    .I3(n695_13) 
);
defparam n695_s3.INIT=16'h0007;
  LUT3 n695_s4 (
    .F(n695_9),
    .I0(n695_14),
    .I1(n701_18),
    .I2(n695_15) 
);
defparam n695_s4.INIT=8'h0B;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(n694_10),
    .I1(n706_25),
    .I2(reg_pattern_generator_table_base[12]) 
);
defparam n694_s2.INIT=8'hE0;
  LUT3 n694_s3 (
    .F(n694_8),
    .I0(n694_11),
    .I1(n694_12),
    .I2(n694_13) 
);
defparam n694_s3.INIT=8'h01;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_14),
    .I1(n701_10),
    .I2(n703_14),
    .I3(n694_15) 
);
defparam n694_s4.INIT=16'h0777;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[13]),
    .I2(n693_9),
    .I3(n693_10) 
);
defparam n693_s2.INIT=16'h0007;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n693_11),
    .I3(n693_12) 
);
defparam n693_s3.INIT=16'h0007;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(ff_next_vram4_7_11),
    .I1(w_pattern_name_t2[14]),
    .I2(n692_9),
    .I3(n692_10) 
);
defparam n692_s2.INIT=16'h0007;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n692_11),
    .I3(n692_12) 
);
defparam n692_s3.INIT=16'h0007;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n691_10),
    .I1(n701_10),
    .I2(n691_11),
    .I3(n701_18) 
);
defparam n691_s2.INIT=16'h7077;
  LUT3 n691_s3 (
    .F(n691_8),
    .I0(n691_12),
    .I1(n701_16),
    .I2(n691_13) 
);
defparam n691_s3.INIT=8'h0B;
  LUT3 n691_s4 (
    .F(n691_9),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n691_14) 
);
defparam n691_s4.INIT=8'h07;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n1020_19),
    .I1(n699_12),
    .I2(reg_screen_mode[0]),
    .I3(n706_25) 
);
defparam n690_s2.INIT=16'hFBC8;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n690_9),
    .I1(n703_14),
    .I2(n690_10),
    .I3(n690_11) 
);
defparam n690_s3.INIT=16'h0007;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_next_vram4_7_11),
    .I1(n511_9),
    .I2(ff_phase[0]),
    .I3(n511_10) 
);
defparam n511_s2.INIT=16'h00EF;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(n511_11),
    .I1(n1374_11),
    .I2(n438_7),
    .I3(reg_display_on) 
);
defparam n511_s3.INIT=16'h4000;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n317_10),
    .I2(ff_screen_h_in_active_10) 
);
defparam n138_s4.INIT=8'h0B;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n1245_5) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s6.INIT=8'h40;
  LUT4 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_7) 
);
defparam n256_s7.INIT=16'h1000;
  LUT3 n1374_s6 (
    .F(n1374_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1374_s6.INIT=8'hAC;
  LUT3 n1374_s7 (
    .F(n1374_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1374_s7.INIT=8'h40;
  LUT2 n1374_s8 (
    .F(n1374_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1374_s8.INIT=4'h8;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1375_s5.INIT=8'hCA;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1376_s5.INIT=8'hCA;
  LUT3 n1377_s5 (
    .F(n1377_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1377_s5.INIT=8'hCA;
  LUT4 n1378_s5 (
    .F(n1378_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n805_27) 
);
defparam n1378_s5.INIT=16'hCACC;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(n1374_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1378_s6.INIT=8'h35;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n805_27) 
);
defparam n1379_s4.INIT=16'hCACC;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(n1375_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1379_s5.INIT=8'h35;
  LUT2 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram1[6]),
    .I1(n805_27) 
);
defparam n1380_s5.INIT=4'h4;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1382_s3.INIT=16'hAC00;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1383_s3.INIT=16'hAC00;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1384_s3.INIT=16'hAC00;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n805_27) 
);
defparam n1386_s3.INIT=16'hCACC;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(n1386_8),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1386_s4.INIT=8'hCA;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n805_27) 
);
defparam n1387_s3.INIT=16'hCACC;
  LUT3 n1387_s4 (
    .F(n1387_7),
    .I0(n1387_8),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1387_s4.INIT=8'hCA;
  LUT3 n1388_s5 (
    .F(n1388_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1388_s5.INIT=8'hAC;
  LUT2 n1388_s6 (
    .F(n1388_9),
    .I0(ff_next_vram1[4]),
    .I1(n805_27) 
);
defparam n1388_s6.INIT=4'h4;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1389_s5.INIT=8'hAC;
  LUT3 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1390_s3.INIT=8'hAC;
  LUT3 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1391_s3.INIT=8'hAC;
  LUT3 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1392_s3.INIT=8'hAC;
  LUT3 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1393_s3.INIT=8'hAC;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n805_38),
    .I3(n1394_9) 
);
defparam n1394_s3.INIT=16'h004F;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1398_s4.INIT=8'hAC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1399_s4.INIT=8'hAC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1400_s4.INIT=8'hAC;
  LUT3 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1401_s4.INIT=8'hAC;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]),
    .I3(n805_27) 
);
defparam n1402_s3.INIT=16'hCACC;
  LUT3 n1402_s4 (
    .F(n1402_7),
    .I0(n1402_8),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1402_s4.INIT=8'hCA;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n805_27) 
);
defparam n1403_s3.INIT=16'hCACC;
  LUT3 n1403_s4 (
    .F(n1403_7),
    .I0(n1403_8),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1403_s4.INIT=8'hCA;
  LUT3 n1404_s5 (
    .F(n1404_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1404_s5.INIT=8'hAC;
  LUT2 n1404_s6 (
    .F(n1404_9),
    .I0(ff_next_vram1[0]),
    .I1(n805_27) 
);
defparam n1404_s6.INIT=4'h4;
  LUT3 n1405_s5 (
    .F(n1405_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1405_s5.INIT=8'hAC;
  LUT4 n1406_s3 (
    .F(n1406_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1406_s3.INIT=16'hAC00;
  LUT4 n1407_s3 (
    .F(n1407_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1407_s3.INIT=16'hAC00;
  LUT4 n1408_s3 (
    .F(n1408_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1408_s3.INIT=16'hAC00;
  LUT4 n1409_s3 (
    .F(n1409_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1409_s3.INIT=16'hAC00;
  LUT4 n1410_s3 (
    .F(n1410_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[6]),
    .I3(n805_27) 
);
defparam n1410_s3.INIT=16'hACCC;
  LUT3 n1410_s4 (
    .F(n1410_7),
    .I0(n1390_6),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1410_s4.INIT=8'h35;
  LUT4 n1411_s3 (
    .F(n1411_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[6]),
    .I3(n805_27) 
);
defparam n1411_s3.INIT=16'hACCC;
  LUT3 n1411_s4 (
    .F(n1411_7),
    .I0(n1391_6),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1411_s4.INIT=8'h35;
  LUT2 n1412_s5 (
    .F(n1412_8),
    .I0(ff_next_vram5[6]),
    .I1(n805_27) 
);
defparam n1412_s5.INIT=4'h8;
  LUT4 n1414_s3 (
    .F(n1414_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1414_s3.INIT=16'hAC00;
  LUT4 n1415_s3 (
    .F(n1415_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1415_s3.INIT=16'hAC00;
  LUT3 n1416_s4 (
    .F(n1416_7),
    .I0(ff_next_vram4_7_11),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1416_s4.INIT=8'h07;
  LUT4 n1417_s3 (
    .F(n1417_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1417_s3.INIT=16'hAC00;
  LUT4 n1418_s3 (
    .F(n1418_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[4]),
    .I3(n805_27) 
);
defparam n1418_s3.INIT=16'hACCC;
  LUT3 n1418_s4 (
    .F(n1418_7),
    .I0(n1418_8),
    .I1(ff_next_vram5[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1418_s4.INIT=8'hCA;
  LUT4 n1419_s4 (
    .F(n1419_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[4]),
    .I3(n805_27) 
);
defparam n1419_s4.INIT=16'h5333;
  LUT3 n1419_s5 (
    .F(n1419_8),
    .I0(n1419_9),
    .I1(ff_next_vram5[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1419_s5.INIT=8'hCA;
  LUT3 n1420_s5 (
    .F(n1420_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1420_s5.INIT=8'hAC;
  LUT2 n1420_s6 (
    .F(n1420_9),
    .I0(ff_next_vram5[4]),
    .I1(n805_27) 
);
defparam n1420_s6.INIT=4'h8;
  LUT3 n1421_s5 (
    .F(n1421_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1421_s5.INIT=8'hAC;
  LUT4 n1422_s3 (
    .F(n1422_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1422_s3.INIT=16'hAC00;
  LUT4 n1423_s3 (
    .F(n1423_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1423_s3.INIT=16'hAC00;
  LUT4 n1424_s3 (
    .F(n1424_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1424_s3.INIT=16'hAC00;
  LUT4 n1425_s3 (
    .F(n1425_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_7_11) 
);
defparam n1425_s3.INIT=16'hAC00;
  LUT4 n1426_s3 (
    .F(n1426_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n805_27) 
);
defparam n1426_s3.INIT=16'hACCC;
  LUT3 n1426_s4 (
    .F(n1426_7),
    .I0(n1398_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1426_s4.INIT=8'h35;
  LUT4 n1427_s3 (
    .F(n1427_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n805_27) 
);
defparam n1427_s3.INIT=16'hACCC;
  LUT3 n1427_s4 (
    .F(n1427_7),
    .I0(n1399_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1427_s4.INIT=8'h35;
  LUT2 n1428_s5 (
    .F(n1428_8),
    .I0(ff_next_vram5[2]),
    .I1(n805_27) 
);
defparam n1428_s5.INIT=4'h8;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT3 n801_s23 (
    .F(n801_31),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n801_s23.INIT=8'hAC;
  LUT2 n801_s24 (
    .F(n801_32),
    .I0(n805_38),
    .I1(n805_27) 
);
defparam n801_s24.INIT=4'h4;
  LUT3 n802_s23 (
    .F(n802_31),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n802_s23.INIT=8'hCA;
  LUT3 n803_s23 (
    .F(n803_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n803_s23.INIT=8'hCA;
  LUT3 n804_s23 (
    .F(n804_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n804_s23.INIT=8'hCA;
  LUT3 n805_s22 (
    .F(n805_26),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n805_s22.INIT=8'hCA;
  LUT4 n805_s23 (
    .F(n805_27),
    .I0(n805_33),
    .I1(n805_34),
    .I2(ff_next_vram6_7_10),
    .I3(w_4colors_mode_5) 
);
defparam n805_s23.INIT=16'h0307;
  LUT2 n805_s24 (
    .F(n805_28),
    .I0(w_vram_interleave),
    .I1(n805_35) 
);
defparam n805_s24.INIT=4'h1;
  LUT4 n805_s26 (
    .F(n805_30),
    .I0(ff_next_vram3_3_9),
    .I1(n781_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n806_23) 
);
defparam n805_s26.INIT=16'h0BBB;
  LUT2 n805_s27 (
    .F(n805_31),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n805_s27.INIT=4'h4;
  LUT4 n805_s28 (
    .F(n805_32),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n805_s28.INIT=16'h0100;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(n806_26),
    .I1(n782_9),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram4_7_11) 
);
defparam n806_s21.INIT=16'h0A03;
  LUT3 n808_s24 (
    .F(n808_28),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n808_s24.INIT=8'hCA;
  LUT4 n833_s21 (
    .F(n833_27),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n833_s21.INIT=16'hF5C3;
  LUT3 n1020_s14 (
    .F(n1020_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1020_s14.INIT=8'hCA;
  LUT3 n1020_s15 (
    .F(n1020_19),
    .I0(n807_28),
    .I1(n807_27),
    .I2(n805_32) 
);
defparam n1020_s15.INIT=8'h07;
  LUT3 n1021_s13 (
    .F(n1021_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1021_s13.INIT=8'hCA;
  LUT3 n1022_s13 (
    .F(n1022_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1022_s13.INIT=8'hCA;
  LUT3 n1023_s13 (
    .F(n1023_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1023_s13.INIT=8'hCA;
  LUT3 n1366_s25 (
    .F(n1366_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1366_s25.INIT=8'hAC;
  LUT3 n1367_s25 (
    .F(n1367_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1367_s25.INIT=8'hAC;
  LUT3 n1368_s25 (
    .F(n1368_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1368_s25.INIT=8'hAC;
  LUT3 n1369_s25 (
    .F(n1369_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1369_s25.INIT=8'hAC;
  LUT4 n1370_s23 (
    .F(n1370_27),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n805_27) 
);
defparam n1370_s23.INIT=16'hACCC;
  LUT3 n1370_s24 (
    .F(n1370_28),
    .I0(n1370_29),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1370_s24.INIT=8'hCA;
  LUT4 n1371_s23 (
    .F(n1371_27),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n805_27) 
);
defparam n1371_s23.INIT=16'hACCC;
  LUT3 n1371_s24 (
    .F(n1371_28),
    .I0(n1371_29),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1371_s24.INIT=8'hCA;
  LUT3 n1372_s24 (
    .F(n1372_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1372_s24.INIT=8'hAC;
  LUT2 n1372_s25 (
    .F(n1372_29),
    .I0(ff_next_vram5[0]),
    .I1(n805_27) 
);
defparam n1372_s25.INIT=4'h8;
  LUT3 n1373_s24 (
    .F(n1373_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1373_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram6_7_s5.INIT=16'h0110;
  LUT4 n706_s7 (
    .F(n706_12),
    .I0(n706_15),
    .I1(n699_12),
    .I2(n698_17),
    .I3(n700_14) 
);
defparam n706_s7.INIT=16'h0BBB;
  LUT4 n706_s9 (
    .F(n706_14),
    .I0(n706_19),
    .I1(n706_17),
    .I2(ff_next_vram0[3]),
    .I3(n700_14) 
);
defparam n706_s9.INIT=16'h1000;
  LUT4 n705_s5 (
    .F(n705_10),
    .I0(n805_27),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n705_13) 
);
defparam n705_s5.INIT=16'hBB0F;
  LUT3 n705_s6 (
    .F(n705_11),
    .I0(ff_pos_x[0]),
    .I1(n805_38),
    .I2(n805_27) 
);
defparam n705_s6.INIT=8'h20;
  LUT2 n704_s5 (
    .F(n704_10),
    .I0(w_pos_x[3]),
    .I1(n806_23) 
);
defparam n704_s5.INIT=4'h8;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_next_vram3_7_8),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[1]),
    .I3(ff_next_vram4_7_11) 
);
defparam n704_s6.INIT=16'h0777;
  LUT2 n704_s7 (
    .F(n704_12),
    .I0(n807_30),
    .I1(w_pos_x[5]) 
);
defparam n704_s7.INIT=4'h4;
  LUT4 n704_s8 (
    .F(n704_13),
    .I0(w_pos_x[2]),
    .I1(n703_14),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n706_25) 
);
defparam n704_s8.INIT=16'h0777;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n703_15),
    .I1(n703_21),
    .I2(w_pos_x[4]),
    .I3(n806_23) 
);
defparam n703_s5.INIT=16'hF0EE;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(n703_17),
    .I1(w_sprite_mode2_4),
    .I2(reg_screen_mode[4]),
    .I3(n703_18) 
);
defparam n703_s6.INIT=16'hB0BB;
  LUT3 n703_s8 (
    .F(n703_13),
    .I0(n706_15),
    .I1(n699_12),
    .I2(n703_19) 
);
defparam n703_s8.INIT=8'h0B;
  LUT3 n703_s9 (
    .F(n703_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n703_s9.INIT=8'h10;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(w_pos_x[7]),
    .I2(n805_38),
    .I3(n805_27) 
);
defparam n702_s5.INIT=16'h0A0C;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(w_pos_x[5]),
    .I1(n806_23),
    .I2(w_pos_x[7]),
    .I3(n1020_19) 
);
defparam n702_s6.INIT=16'h0F77;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(n354_13),
    .I1(n805_31),
    .I2(n805_32),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s5.INIT=16'hF800;
  LUT3 n701_s6 (
    .F(n701_11),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n808_30) 
);
defparam n701_s6.INIT=8'hAC;
  LUT4 n701_s8 (
    .F(n701_13),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pos_x[6]),
    .I2(n805_27),
    .I3(n805_36) 
);
defparam n701_s8.INIT=16'h3FF5;
  LUT2 n700_s5 (
    .F(n700_10),
    .I0(n807_30),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n700_s5.INIT=4'h4;
  LUT2 n700_s6 (
    .F(n700_11),
    .I0(w_pos_x[7]),
    .I1(n806_23) 
);
defparam n700_s6.INIT=4'h8;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram4_7_11),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_8) 
);
defparam n700_s7.INIT=16'h0777;
  LUT3 n700_s8 (
    .F(n700_13),
    .I0(n698_17),
    .I1(ff_next_vram0[3]),
    .I2(n703_11) 
);
defparam n700_s8.INIT=8'h07;
  LUT3 n700_s9 (
    .F(n700_14),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n700_s9.INIT=8'h40;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n805_38),
    .I3(n805_27) 
);
defparam n699_s5.INIT=16'h0A0C;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(n833_26),
    .I1(n805_38),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n699_16) 
);
defparam n699_s6.INIT=16'h00BF;
  LUT3 n699_s7 (
    .F(n699_12),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n699_s7.INIT=8'h10;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n805_27),
    .I3(n805_36) 
);
defparam n699_s8.INIT=16'h3FF5;
  LUT4 n699_s9 (
    .F(n699_14),
    .I0(n698_17),
    .I1(ff_next_vram0[4]),
    .I2(n703_11),
    .I3(n699_19) 
);
defparam n699_s9.INIT=16'hF800;
  LUT4 n699_s10 (
    .F(n699_15),
    .I0(w_pos_x[7]),
    .I1(n703_14),
    .I2(ff_next_vram0[4]),
    .I3(n706_25) 
);
defparam n699_s10.INIT=16'h0777;
  LUT2 n698_s7 (
    .F(n698_12),
    .I0(n807_30),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n698_s7.INIT=4'h4;
  LUT2 n698_s8 (
    .F(n698_13),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n806_23) 
);
defparam n698_s8.INIT=4'h8;
  LUT4 n698_s9 (
    .F(n698_14),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[8]),
    .I2(w_pattern_name_t2[8]),
    .I3(ff_next_vram4_7_11) 
);
defparam n698_s9.INIT=16'h0777;
  LUT3 n697_s5 (
    .F(n697_10),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n808_30) 
);
defparam n697_s5.INIT=8'hAC;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(n805_32),
    .I1(n703_23),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n703_14) 
);
defparam n697_s6.INIT=16'h0777;
  LUT2 n697_s8 (
    .F(n697_13),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n805_27) 
);
defparam n697_s8.INIT=4'h8;
  LUT4 n697_s9 (
    .F(n697_14),
    .I0(w_pattern_name_t2[9]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n805_27),
    .I3(n701_10) 
);
defparam n697_s9.INIT=16'hAC00;
  LUT3 n697_s10 (
    .F(n697_15),
    .I0(reg_color_table_base[9]),
    .I1(n698_17),
    .I2(n700_14) 
);
defparam n697_s10.INIT=8'h80;
  LUT4 n697_s11 (
    .F(n697_16),
    .I0(n706_19),
    .I1(n706_17),
    .I2(reg_color_table_base[9]),
    .I3(n700_14) 
);
defparam n697_s11.INIT=16'h1000;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_next_vram6_7_9),
    .I2(n807_30),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n696_s5.INIT=16'h8F00;
  LUT3 n696_s6 (
    .F(n696_11),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[10]),
    .I2(n696_15) 
);
defparam n696_s6.INIT=8'h07;
  LUT2 n695_s5 (
    .F(n695_10),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n695_s5.INIT=4'h8;
  LUT3 n695_s6 (
    .F(n695_11),
    .I0(w_pattern_name_t2[11]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n805_27) 
);
defparam n695_s6.INIT=8'hAC;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(n1020_19),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n703_11),
    .I3(n695_16) 
);
defparam n695_s7.INIT=16'hF800;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n808_30),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n805_38),
    .I3(n695_17) 
);
defparam n695_s8.INIT=16'hD000;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n694_15),
    .I1(w_pattern_name_t1[11]),
    .I2(n805_36),
    .I3(n805_27) 
);
defparam n695_s9.INIT=16'h5FF3;
  LUT4 n695_s10 (
    .F(n695_15),
    .I0(n698_17),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n695_18),
    .I3(n695_21) 
);
defparam n695_s10.INIT=16'h8F00;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(n698_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n695_18),
    .I3(n699_12) 
);
defparam n694_s5.INIT=16'h8F00;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(n694_21),
    .I1(n694_17),
    .I2(n805_27),
    .I3(n701_18) 
);
defparam n694_s6.INIT=16'hCA00;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n808_30),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n805_38),
    .I3(n694_18) 
);
defparam n694_s7.INIT=16'hD000;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n698_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n703_11),
    .I3(n694_23) 
);
defparam n694_s8.INIT=16'hF800;
  LUT3 n694_s9 (
    .F(n694_14),
    .I0(w_pattern_name_t2[12]),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n805_27) 
);
defparam n694_s9.INIT=8'hAC;
  LUT2 n694_s10 (
    .F(n694_15),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n694_s10.INIT=4'h8;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n808_30),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n705_13),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n693_s4.INIT=16'h0D00;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(n805_38),
    .I1(w_pattern_name_t2[13]),
    .I2(n693_15),
    .I3(n805_27) 
);
defparam n693_s5.INIT=16'hF400;
  LUT3 n693_s6 (
    .F(n693_11),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n703_14) 
);
defparam n693_s6.INIT=8'h80;
  LUT3 n693_s7 (
    .F(n693_12),
    .I0(reg_color_table_base[13]),
    .I1(n1020_19),
    .I2(n700_14) 
);
defparam n693_s7.INIT=8'h80;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(n805_27),
    .I1(n805_28),
    .I2(n805_36),
    .I3(w_pattern_name_t1[14]) 
);
defparam n692_s4.INIT=16'h0100;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_next_vram6_7_9),
    .I2(n807_30),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s5.INIT=16'h8F00;
  LUT3 n692_s6 (
    .F(n692_11),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n703_14) 
);
defparam n692_s6.INIT=8'h80;
  LUT3 n692_s7 (
    .F(n692_12),
    .I0(reg_color_table_base[14]),
    .I1(n1020_19),
    .I2(n700_14) 
);
defparam n692_s7.INIT=8'h80;
  LUT3 n691_s5 (
    .F(n691_10),
    .I0(w_pattern_name_t2[15]),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n805_27) 
);
defparam n691_s5.INIT=8'hAC;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(n690_9),
    .I1(w_pattern_name_t1[15]),
    .I2(n805_36),
    .I3(n805_27) 
);
defparam n691_s6.INIT=16'h5FF3;
  LUT3 n691_s7 (
    .F(n691_12),
    .I0(n808_30),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n690_9) 
);
defparam n691_s7.INIT=8'h0B;
  LUT3 n691_s8 (
    .F(n691_13),
    .I0(reg_color_table_base[15]),
    .I1(n1020_19),
    .I2(n700_14) 
);
defparam n691_s8.INIT=8'h80;
  LUT3 n691_s9 (
    .F(n691_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n703_14) 
);
defparam n691_s9.INIT=8'h80;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n690_12),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s4.INIT=16'h0B00;
  LUT3 n690_s5 (
    .F(n690_10),
    .I0(reg_color_table_base[16]),
    .I1(n1020_19),
    .I2(n700_14) 
);
defparam n690_s5.INIT=8'h80;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(ff_next_vram6_7_9),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram0_7_7),
    .I3(reg_pattern_name_table_base[16]) 
);
defparam n690_s6.INIT=16'hE000;
  LUT3 n511_s4 (
    .F(n511_9),
    .I0(w_vram_interleave),
    .I1(ff_phase[1]),
    .I2(reg_screen_mode[0]) 
);
defparam n511_s4.INIT=8'h0E;
  LUT4 n511_s5 (
    .F(n511_10),
    .I0(n511_14),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram3_7_8),
    .I3(n805_38) 
);
defparam n511_s5.INIT=16'h0B00;
  LUT4 n511_s6 (
    .F(n511_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_next_vram4_7_11),
    .I3(ff_phase[2]) 
);
defparam n511_s6.INIT=16'hEF00;
  LUT3 n1386_s5 (
    .F(n1386_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1386_s5.INIT=8'hAC;
  LUT3 n1387_s5 (
    .F(n1387_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1387_s5.INIT=8'hAC;
  LUT3 n1402_s5 (
    .F(n1402_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1402_s5.INIT=8'hAC;
  LUT3 n1403_s5 (
    .F(n1403_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1403_s5.INIT=8'hAC;
  LUT3 n1418_s5 (
    .F(n1418_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1418_s5.INIT=8'hAC;
  LUT3 n1419_s6 (
    .F(n1419_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1419_s6.INIT=8'hAC;
  LUT2 n805_s29 (
    .F(n805_33),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]) 
);
defparam n805_s29.INIT=4'h1;
  LUT2 n805_s30 (
    .F(n805_34),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[2]) 
);
defparam n805_s30.INIT=4'h4;
  LUT4 n805_s31 (
    .F(n805_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n805_s31.INIT=16'h0110;
  LUT2 n805_s32 (
    .F(n805_36),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]) 
);
defparam n805_s32.INIT=4'h1;
  LUT3 n806_s22 (
    .F(n806_26),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n806_s22.INIT=8'h35;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n807_s23.INIT=16'h3CFA;
  LUT3 n807_s24 (
    .F(n807_28),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]) 
);
defparam n807_s24.INIT=8'h07;
  LUT3 n1370_s25 (
    .F(n1370_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1370_s25.INIT=8'hAC;
  LUT3 n1371_s25 (
    .F(n1371_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1371_s25.INIT=8'hAC;
  LUT4 n706_s10 (
    .F(n706_15),
    .I0(n807_27),
    .I1(n807_28),
    .I2(n805_32),
    .I3(reg_screen_mode[0]) 
);
defparam n706_s10.INIT=16'h00F8;
  LUT2 n706_s12 (
    .F(n706_17),
    .I0(reg_screen_mode[4]),
    .I1(n703_18) 
);
defparam n706_s12.INIT=4'h4;
  LUT4 n705_s8 (
    .F(n705_13),
    .I0(reg_screen_mode[1]),
    .I1(n807_27),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n705_s8.INIT=16'h0440;
  LUT2 n703_s10 (
    .F(n703_15),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_next_vram3_7_8) 
);
defparam n703_s10.INIT=4'h8;
  LUT3 n703_s12 (
    .F(n703_17),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n703_s12.INIT=8'h0D;
  LUT4 n703_s13 (
    .F(n703_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam n703_s13.INIT=16'h073C;
  LUT4 n703_s14 (
    .F(n703_19),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n698_15),
    .I3(n700_14) 
);
defparam n703_s14.INIT=16'h1000;
  LUT4 n699_s11 (
    .F(n699_16),
    .I0(reg_screen_mode[4]),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_sprite_mode2_4),
    .I3(n354_12) 
);
defparam n699_s11.INIT=16'h4000;
  LUT3 n698_s10 (
    .F(n698_15),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n698_s10.INIT=8'h1E;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(reg_color_table_base[11]) 
);
defparam n695_s11.INIT=16'h4000;
  LUT4 n695_s12 (
    .F(n695_17),
    .I0(w_vram_interleave),
    .I1(n805_35),
    .I2(reg_pattern_name_table_base[11]),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s12.INIT=16'h1000;
  LUT2 n695_s13 (
    .F(n695_18),
    .I0(reg_screen_mode[0]),
    .I1(n703_11) 
);
defparam n695_s13.INIT=4'h1;
  LUT2 n694_s12 (
    .F(n694_17),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n694_s12.INIT=4'h8;
  LUT4 n694_s13 (
    .F(n694_18),
    .I0(w_vram_interleave),
    .I1(n805_35),
    .I2(reg_pattern_name_table_base[12]),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s13.INIT=16'h1000;
  LUT3 n690_s7 (
    .F(n690_12),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n690_s7.INIT=8'h70;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(ff_next_vram4_3_7),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram4_3_s5.INIT=16'h0200;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n706_s13 (
    .F(n706_19),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n706_s13.INIT=16'hF200;
  LUT4 n702_s9 (
    .F(n702_15),
    .I0(n706_15),
    .I1(n699_12),
    .I2(n703_19),
    .I3(ff_next_vram0[1]) 
);
defparam n702_s9.INIT=16'hF400;
  LUT4 n705_s9 (
    .F(n705_15),
    .I0(n706_19),
    .I1(reg_screen_mode[4]),
    .I2(n703_18),
    .I3(n700_14) 
);
defparam n705_s9.INIT=16'h4500;
  LUT4 n698_s11 (
    .F(n698_17),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n698_15) 
);
defparam n698_s11.INIT=16'h0100;
  LUT3 n808_s25 (
    .F(n808_30),
    .I0(n833_27),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n808_s25.INIT=8'h01;
  LUT4 n807_s25 (
    .F(n807_30),
    .I0(n807_27),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n807_s25.INIT=16'h002A;
  LUT4 n695_s15 (
    .F(n695_21),
    .I0(reg_pattern_generator_table_base[11]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n695_s15.INIT=16'h0200;
  LUT3 n511_s8 (
    .F(n511_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n511_s8.INIT=8'h20;
  LUT4 n696_s9 (
    .F(n696_15),
    .I0(w_pattern_name_t2[10]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n354_13) 
);
defparam n696_s9.INIT=16'h2000;
  LUT4 n703_s15 (
    .F(n703_21),
    .I0(ff_pos_x[2]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n354_13) 
);
defparam n703_s15.INIT=16'h2000;
  LUT4 n1394_s5 (
    .F(n1394_9),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n354_13) 
);
defparam n1394_s5.INIT=16'h1000;
  LUT3 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13) 
);
defparam ff_next_vram4_7_s6.INIT=8'h40;
  LUT4 n805_s33 (
    .F(n805_38),
    .I0(n354_13),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n805_32) 
);
defparam n805_s33.INIT=16'h00DF;
  LUT4 n701_s10 (
    .F(n701_16),
    .I0(n805_38),
    .I1(w_vram_interleave),
    .I2(n805_35),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s10.INIT=16'h0200;
  LUT4 n706_s14 (
    .F(n706_21),
    .I0(ff_next_vram4_7_11),
    .I1(w_pos_x[3]),
    .I2(w_vram_interleave),
    .I3(n805_35) 
);
defparam n706_s14.INIT=16'h0004;
  LUT4 n706_s15 (
    .F(n706_23),
    .I0(n805_27),
    .I1(w_vram_interleave),
    .I2(n805_35),
    .I3(ff_pos_x[0]) 
);
defparam n706_s15.INIT=16'h5400;
  LUT4 n693_s9 (
    .F(n693_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n693_s9.INIT=16'h0008;
  LUT3 n694_s15 (
    .F(n694_21),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(w_pattern_name_t1[12]) 
);
defparam n694_s15.INIT=8'hE0;
  LUT4 n702_s10 (
    .F(n702_17),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(n701_18) 
);
defparam n702_s10.INIT=16'hE000;
  LUT4 n808_s26 (
    .F(n808_32),
    .I0(n784_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n808_s26.INIT=16'hAAAC;
  LUT3 n805_s34 (
    .F(n805_40),
    .I0(n805_27),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n805_s34.INIT=8'h56;
  LUT4 n700_s11 (
    .F(n700_17),
    .I0(w_pos_x[6]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n700_s11.INIT=16'h0200;
  LUT4 n702_s11 (
    .F(n702_19),
    .I0(w_pos_x[4]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n702_s11.INIT=16'h0200;
  LUT4 n694_s16 (
    .F(n694_23),
    .I0(reg_color_table_base[12]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s16.INIT=16'h2000;
  LUT4 n699_s13 (
    .F(n699_19),
    .I0(reg_color_table_base[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n699_s13.INIT=16'h2000;
  LUT4 n696_s10 (
    .F(n696_17),
    .I0(reg_color_table_base[10]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s10.INIT=16'h2000;
  LUT4 n698_s12 (
    .F(n698_19),
    .I0(reg_color_table_base[8]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n698_s12.INIT=16'h2000;
  LUT4 n703_s16 (
    .F(n703_23),
    .I0(ff_next_vram0[6]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n703_s16.INIT=16'h2000;
  LUT4 n706_s16 (
    .F(n706_25),
    .I0(n805_32),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n706_s16.INIT=16'h2000;
  LUT4 n701_s11 (
    .F(n701_18),
    .I0(n805_35),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n701_s11.INIT=16'h0002;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1374_11) 
);
defparam n1378_s7.INIT=16'hBF00;
  LUT4 n1374_s9 (
    .F(n1374_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1374_11) 
);
defparam n1374_s9.INIT=16'h4000;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(n1374_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1379_s6.INIT=16'h4500;
  LUT4 n1378_s8 (
    .F(n1378_13),
    .I0(n1374_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1378_s8.INIT=16'h4500;
  LUT4 n1419_s7 (
    .F(n1419_11),
    .I0(n1374_10),
    .I1(ff_pattern6[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1419_s7.INIT=16'hE000;
  LUT4 n1377_s6 (
    .F(n1377_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(w_next_0_4) 
);
defparam n1377_s6.INIT=16'h7000;
  LUT4 n1376_s6 (
    .F(n1376_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(w_next_0_4) 
);
defparam n1376_s6.INIT=16'h7000;
  LUT4 n1375_s6 (
    .F(n1375_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(w_next_0_4) 
);
defparam n1375_s6.INIT=16'h7000;
  LUT4 n1374_s10 (
    .F(n1374_15),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(w_next_0_4) 
);
defparam n1374_s10.INIT=16'h7000;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_12),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(reg_screen_mode[1]),
    .I3(n833_27) 
);
defparam ff_next_vram1_7_s6.INIT=16'h0004;
  LUT4 n1007_s13 (
    .F(n1007_18),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram2[4]),
    .I2(reg_screen_mode[1]),
    .I3(n833_27) 
);
defparam n1007_s13.INIT=16'h0004;
  LUT4 n1006_s13 (
    .F(n1006_18),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram2[5]),
    .I2(reg_screen_mode[1]),
    .I3(n833_27) 
);
defparam n1006_s13.INIT=16'h0004;
  LUT4 n1005_s13 (
    .F(n1005_18),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram2[6]),
    .I2(reg_screen_mode[1]),
    .I3(n833_27) 
);
defparam n1005_s13.INIT=16'h0004;
  LUT4 n1004_s13 (
    .F(n1004_18),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram2[7]),
    .I2(reg_screen_mode[1]),
    .I3(n833_27) 
);
defparam n1004_s13.INIT=16'h0004;
  LUT4 ff_next_vram5_3_s5 (
    .F(ff_next_vram5_3_11),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(ff_phase[2]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s5.INIT=16'hF100;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s5.INIT=16'hF100;
  LUT4 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_11),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s5.INIT=16'hF100;
  LUT3 ff_next_vram6_3_s3 (
    .F(ff_next_vram6_3_9),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram6_3_s3.INIT=8'h10;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n317_10),
    .I3(ff_screen_h_in_active_10) 
);
defparam n138_s5.INIT=16'h0045;
  LUT4 n697_s12 (
    .F(n697_18),
    .I0(w_pattern_name_t1[9]),
    .I1(n833_27),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n697_s12.INIT=16'h0002;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13),
    .I3(n182_8) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h7000;
  LUT4 n1656_s3 (
    .F(n1656_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13),
    .I3(w_4colors_mode_5) 
);
defparam n1656_s3.INIT=16'h00BF;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1012_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1013_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1014_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1015_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1016_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1017_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1018_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1019_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1008_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1009_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1010_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1011_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n1020_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n1021_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n1022_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n1023_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1024_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1025_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1026_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1027_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n997_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n998_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n999_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1000_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1001_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1002_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1003_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1028_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1029_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1030_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1031_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1032_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1033_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1034_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1035_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1036_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1037_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1038_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1039_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1389_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1402_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1403_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1404_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1405_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1406_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1407_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1408_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1409_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1410_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1411_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1412_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1413_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1414_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1415_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1416_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1417_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1418_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1419_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1420_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1421_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1422_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1423_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1424_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1425_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1426_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1427_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1428_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1429_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1366_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1367_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1368_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1369_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1370_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1371_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1372_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1373_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1688_7),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1689_7),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1690_7),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1691_7),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1656_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n777_s5 (
    .O(n777_9),
    .I0(n777_6),
    .I1(n777_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n778_s5 (
    .O(n778_9),
    .I0(n778_6),
    .I1(n778_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n779_s5 (
    .O(n779_9),
    .I0(n779_6),
    .I1(n779_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n780_s5 (
    .O(n780_9),
    .I0(n780_6),
    .I1(n780_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n781_s5 (
    .O(n781_9),
    .I0(n781_6),
    .I1(n781_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n782_s5 (
    .O(n782_9),
    .I0(n782_6),
    .I1(n782_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n783_s5 (
    .O(n783_9),
    .I0(n783_6),
    .I1(n783_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n784_s5 (
    .O(n784_9),
    .I0(n784_6),
    .I1(n784_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n1024_s11 (
    .O(n1024_14),
    .I0(n1024_16),
    .I1(n797_4),
    .S0(n1027_17) 
);
  MUX2_LUT5 n1025_s11 (
    .O(n1025_14),
    .I0(n1025_16),
    .I1(n798_4),
    .S0(n1027_17) 
);
  MUX2_LUT5 n1026_s11 (
    .O(n1026_14),
    .I0(n1026_16),
    .I1(n799_4),
    .S0(n1027_17) 
);
  MUX2_LUT5 n1027_s11 (
    .O(n1027_14),
    .I0(n1027_16),
    .I1(n800_4),
    .S0(n1027_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  n878_19,
  n878_18,
  reg_sprite_disable,
  w_screen_v_active,
  ff_screen_h_active,
  n240_4,
  n1245_5,
  w_sprite_mode2,
  reg_212lines_mode,
  n354_13,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n438_7,
  n317_10,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input n878_19;
input n878_18;
input reg_sprite_disable;
input w_screen_v_active;
input ff_screen_h_active;
input n240_4;
input n1245_5;
input w_sprite_mode2;
input reg_212lines_mode;
input n354_13;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [3:2] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n438_7;
output n317_10;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire n317_7;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n320_10;
wire n440_8;
wire n77_10;
wire n79_10;
wire ff_selected_count_3_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_8),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(w_selected_en),
    .I2(ff_selected_count_3_10),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_7),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_7) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n88_9),
    .I3(n438_7) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT4 n317_s2 (
    .F(n317_7),
    .I0(n878_19),
    .I1(n878_18),
    .I2(reg_sprite_disable),
    .I3(n317_10) 
);
defparam n317_s2.INIT=16'h0007;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(n240_4),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n240_4),
    .I1(n88_8),
    .I2(ff_selected_en_8),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_5) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n438_s3.INIT=16'h0001;
  LUT3 n317_s4 (
    .F(n317_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13) 
);
defparam n317_s4.INIT=8'h70;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_5),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_5),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n1245_5) 
);
defparam n81_s3.INIT=8'h45;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  n878_21,
  ff_vram_valid_9,
  n438_7,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  n1245_7,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input n878_21;
input ff_vram_valid_9;
input n438_7;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output n1245_7;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_13;
wire ff_active_12;
wire ff_active_13;
wire n1473_9;
wire n1280_10;
wire n1427_10;
wire n1424_11;
wire ff_vram_address_16_8;
wire n1245_10;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_3 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_29 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(ff_current_plane_2_11),
    .I1(w_selected_en),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s5.INIT=16'hFFCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_21),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_3 ),
    .I1(\ff_selected_ram[0]_ER_init_28 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_2 ),
    .I0(\ff_selected_ram[0]_ER_init_29 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n438_7),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12) 
);
defparam n1426_s3.INIT=8'h06;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_12) 
);
defparam n1425_s3.INIT=16'h0078;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_21),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_5),
    .I1(n1245_6),
    .I2(n1245_7),
    .I3(n1245_10) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_active_9),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n878_21),
    .I1(ff_current_plane_2_13),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s7.INIT=8'h3A;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s4.INIT=16'h4004;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_current_plane_2_13),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1245_s2.INIT=16'h0001;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1245_s3.INIT=8'h80;
  LUT2 n1245_s4 (
    .F(n1245_7),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7) 
);
defparam n1245_s4.INIT=4'h4;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0001;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_current_plane_2_13),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_21) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_21),
    .I2(ff_current_plane_2_13),
    .I3(n1245_4) 
);
defparam n1427_s4.INIT=16'h5011;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n1424_9),
    .I1(n878_21),
    .I2(ff_current_plane_2_13),
    .I3(n1245_4) 
);
defparam n1424_s5.INIT=16'hA022;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(ff_vram_valid_7),
    .I1(n878_21),
    .I2(ff_current_plane_2_13),
    .I3(n1245_4) 
);
defparam ff_vram_address_16_s4.INIT=16'h5FDD;
  LUT4 n1245_s6 (
    .F(n1245_10),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1245_s6.INIT=16'h4000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_3 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_27 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_29 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n954_39,
  n1043_20,
  n6_8,
  n1245_6,
  ff_active_d1,
  n240_4,
  reg_sprite_16x16,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_18,
  n878_19,
  n538_6,
  n878_21,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n954_39;
input n1043_20;
input n6_8;
input n1245_6;
input ff_active_d1;
input n240_4;
input reg_sprite_16x16;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_18;
output n878_19;
output n538_6;
output n878_21;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_6;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire ff_sprite_collision_11;
wire n1009_10;
wire n1009_11;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n538_8;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1009_13;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_12;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire n1045_9;
wire n1044_9;
wire n1043_9;
wire n1042_9;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(ff_active),
    .I2(n1009_13),
    .I3(n923_2) 
);
defparam n1009_s0.INIT=16'h8000;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n954_39),
    .I3(n1043_20) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT2 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]) 
);
defparam n878_s16.INIT=4'h8;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s1.INIT=16'hFA0C;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_10),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_11) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_6),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'hC0AF;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[8]),
    .I2(n965_9),
    .I3(n1009_11) 
);
defparam n1009_s5.INIT=16'hF7EF;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s6.INIT=16'hF331;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_sprite_collision_s6.INIT=16'h1000;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=16'h0001;
  LUT2 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s8.INIT=4'h4;
  LUT3 n1009_s7 (
    .F(n1009_10),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s7.INIT=8'h35;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s8.INIT=16'h80FE;
  LUT3 n878_s17 (
    .F(n878_21),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n878_s17.INIT=8'h80;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n1009_8),
    .I1(n1009_9),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h4000;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1043_20),
    .I2(ff_sprite_collision_9) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1043_20),
    .I2(ff_sprite_collision_9) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1043_20),
    .I2(ff_sprite_collision_9),
    .I3(n1177_7) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1043_20),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_8),
    .I3(n1177_7) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_21) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(n878_21),
    .I1(n240_4),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_21),
    .I3(n240_4) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_21),
    .I3(n240_4) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_21),
    .I3(n240_4) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_21),
    .I3(n240_4) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_21),
    .I3(n240_4) 
);
defparam n1242_s4.INIT=16'h0C0A;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_v_active,
  n240_4,
  reg_212lines_mode,
  n354_13,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n954_39,
  n1043_20,
  n6_8,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n440_5,
  n438_7,
  n317_10,
  w_ic_vram_valid,
  n1245_5,
  n1245_7,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_v_active;
input n240_4;
input reg_212lines_mode;
input n354_13;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n954_39;
input n1043_20;
input n6_8;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n440_5;
output n438_7;
output n317_10;
output w_ic_vram_valid;
output n1245_5;
output n1245_7;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire n40_7;
wire ff_screen_h_active_10;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_18;
wire n878_19;
wire n538_6;
wire n878_21;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_21),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_19(n878_19),
    .n878_18(n878_18),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_4(n240_4),
    .n1245_5(n1245_5),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .n354_13(n354_13),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_21(n878_21),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .n1245_7(n1245_7),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n954_39(n954_39),
    .n1043_20(n1043_20),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .n878_21(n878_21),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_7,
  reg_50hz_mode,
  n103_10,
  ff_v_en_8,
  n103_8,
  reg_interlace_mode,
  w_next_0_4,
  w_4colors_mode,
  n6_8,
  reg_display_on,
  n354_12,
  n1374_14,
  reg_left_mask,
  w_4colors_mode_5,
  n354_13,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_4,
  ff_reset_n2_1,
  n954_39,
  n1043_20,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n138_6,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n806_23,
  n1656_7,
  w_sprite_mode2_4,
  ff_vram_valid,
  n438_7,
  n317_10,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_7;
input reg_50hz_mode;
input n103_10;
input ff_v_en_8;
input n103_8;
input reg_interlace_mode;
input w_next_0_4;
input w_4colors_mode;
input n6_8;
input reg_display_on;
input n354_12;
input n1374_14;
input reg_left_mask;
input w_4colors_mode_5;
input n354_13;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_4;
input ff_reset_n2_1;
input n954_39;
input n1043_20;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n138_6;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n806_23;
output n1656_7;
output w_sprite_mode2_4;
output ff_vram_valid;
output n438_7;
output n317_10;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n440_5;
wire n1245_5;
wire n1245_7;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_7(n103_7),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_10(n103_10),
    .ff_v_en_8(ff_v_en_8),
    .n103_8(n103_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n440_5(n440_5),
    .n354_12(n354_12),
    .n1374_14(n1374_14),
    .n1245_5(n1245_5),
    .n1245_7(n1245_7),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n354_13(n354_13),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .n806_23(n806_23),
    .n1656_7(n1656_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .n240_4(n240_4),
    .reg_212lines_mode(reg_212lines_mode),
    .n354_13(n354_13),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n954_39(n954_39),
    .n1043_20(n1043_20),
    .n6_8(n6_8),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .n1245_7(n1245_7),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n354_8,
  w_pulse1,
  ff_vram_wdata_mask_3_6,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  ff_busy,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n354_8;
input w_pulse1;
input ff_vram_wdata_mask_3_6;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output ff_busy;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5852_10;
wire n5852_11;
wire n5853_10;
wire n5853_11;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5874_7;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_7;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5892_8;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_9;
wire ff_cache_vram_rdata_en_7;
wire ff_flush_state_2_9;
wire n6693_11;
wire n6693_12;
wire ff_vram_wdata_31_8;
wire ff_vram_wdata_31_9;
wire ff_vram_wdata_31_11;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_11;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_10;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6695_13;
wire n6695_14;
wire n6693_13;
wire n6693_14;
wire n5850_10;
wire n5643_9;
wire n5643_10;
wire n5643_11;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_13;
wire n5859_15;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5867_7;
wire n5867_8;
wire n5867_9;
wire n5867_12;
wire n5867_13;
wire n5868_7;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5870_7;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5871_7;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_14;
wire n5875_7;
wire n5875_8;
wire n5875_10;
wire n5875_11;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5880_15;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5883_8;
wire n5883_9;
wire n5883_11;
wire n5883_12;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5886_13;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_12;
wire n5890_7;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5892_15;
wire n5893_7;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_7;
wire n5894_8;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_13;
wire n5897_7;
wire n5897_8;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5898_14;
wire n5898_15;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire ff_cache0_already_read_13;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache_vram_rdata_en_9;
wire n6693_15;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_12;
wire ff_cache2_address_16_13;
wire ff_cache3_address_16_12;
wire ff_cache0_data_en_12;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_15;
wire ff_cache2_data_mask_3_17;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n5851_19;
wire n5851_20;
wire n5851_21;
wire n5851_22;
wire n5851_23;
wire n5851_24;
wire n5851_25;
wire n5851_26;
wire n5852_16;
wire n5852_17;
wire n5852_18;
wire n5852_19;
wire n5853_16;
wire n5853_17;
wire n5853_18;
wire n5853_19;
wire n5854_16;
wire n5854_17;
wire n5854_18;
wire n5854_19;
wire n5855_16;
wire n5855_17;
wire n5855_18;
wire n5855_19;
wire n5856_16;
wire n5856_17;
wire n5856_18;
wire n5856_19;
wire n5857_16;
wire n5857_17;
wire n5857_18;
wire n5857_19;
wire n5858_16;
wire n5858_17;
wire n5858_18;
wire n5858_19;
wire n5859_16;
wire n5859_17;
wire n5859_18;
wire n5859_19;
wire n5860_16;
wire n5860_17;
wire n5860_18;
wire n5860_19;
wire n5861_16;
wire n5861_17;
wire n5861_18;
wire n5861_19;
wire n5862_16;
wire n5862_17;
wire n5862_18;
wire n5862_19;
wire n5863_16;
wire n5863_17;
wire n5863_18;
wire n5863_19;
wire n5864_16;
wire n5864_17;
wire n5864_18;
wire n5864_19;
wire n5865_16;
wire n5865_17;
wire n5865_18;
wire n5865_19;
wire n5866_13;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5866_17;
wire n5867_14;
wire n5867_15;
wire n5867_16;
wire n5868_12;
wire n5868_13;
wire n5868_14;
wire n5868_15;
wire n5869_12;
wire n5869_13;
wire n5869_14;
wire n5869_15;
wire n5869_16;
wire n5870_12;
wire n5870_13;
wire n5870_14;
wire n5870_15;
wire n5871_12;
wire n5871_13;
wire n5871_14;
wire n5871_15;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5873_12;
wire n5873_13;
wire n5873_14;
wire n5873_15;
wire n5874_15;
wire n5874_16;
wire n5874_17;
wire n5874_18;
wire n5874_20;
wire n5875_12;
wire n5875_13;
wire n5875_14;
wire n5875_15;
wire n5876_13;
wire n5876_14;
wire n5876_15;
wire n5877_12;
wire n5877_13;
wire n5877_14;
wire n5877_15;
wire n5877_16;
wire n5878_12;
wire n5878_13;
wire n5878_14;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5880_17;
wire n5880_18;
wire n5880_19;
wire n5881_12;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5882_12;
wire n5882_13;
wire n5882_14;
wire n5882_15;
wire n5883_13;
wire n5883_14;
wire n5883_15;
wire n5883_16;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5884_16;
wire n5884_17;
wire n5885_12;
wire n5885_13;
wire n5885_14;
wire n5885_15;
wire n5886_14;
wire n5886_15;
wire n5886_16;
wire n5886_17;
wire n5887_12;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5887_16;
wire n5888_12;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5890_12;
wire n5890_13;
wire n5890_14;
wire n5890_15;
wire n5891_12;
wire n5891_13;
wire n5891_14;
wire n5891_15;
wire n5892_16;
wire n5892_17;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5894_13;
wire n5894_14;
wire n5894_16;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5896_14;
wire n5896_15;
wire n5896_16;
wire n5897_13;
wire n5897_14;
wire n5897_15;
wire n5898_22;
wire n5898_23;
wire n5899_20;
wire n5899_21;
wire n5900_20;
wire n5901_20;
wire n5901_21;
wire ff_cache_vram_rdata_en_10;
wire ff_cache_vram_rdata_en_11;
wire ff_cache1_data_31_16;
wire n6695_18;
wire n6695_19;
wire n6695_20;
wire n5851_27;
wire n5851_28;
wire n5852_20;
wire n5852_21;
wire n5894_17;
wire n5894_18;
wire ff_cache_vram_rdata_en_14;
wire ff_cache1_data_31_18;
wire ff_cache2_already_read_16;
wire ff_cache_vram_rdata_en_16;
wire ff_vram_address_16_17;
wire n5859_21;
wire ff_cache3_data_7_13;
wire ff_cache3_data_15_13;
wire ff_cache3_data_23_13;
wire ff_cache3_data_31_18;
wire n6188_10;
wire ff_vram_address_16_19;
wire ff_cache0_address_15_16;
wire ff_cache0_already_read_15;
wire ff_cache3_already_read_13;
wire n5874_22;
wire ff_cache3_already_read_15;
wire ff_cache1_data_31_20;
wire ff_cache1_already_read_14;
wire n5867_18;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_13;
wire ff_cache3_address_16_15;
wire n5898_25;
wire n6694_13;
wire n5022_10;
wire n5898_27;
wire n5889_18;
wire n5886_19;
wire n5883_18;
wire ff_cache2_already_read_18;
wire ff_cache3_data_mask_3_17;
wire ff_cache3_data_31_20;
wire ff_cache2_data_31_14;
wire ff_cache1_data_31_22;
wire ff_cache1_already_read_16;
wire ff_cache_vram_rdata_7_11;
wire n5894_20;
wire ff_cache1_data_mask_3_18;
wire ff_cache1_data_31_24;
wire ff_cache0_already_read_17;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache3_data_31_22;
wire n5883_20;
wire n5900_23;
wire n5897_18;
wire n5893_18;
wire n5889_20;
wire n5878_17;
wire n5876_18;
wire n5868_18;
wire n5896_18;
wire n5874_24;
wire n5880_21;
wire n5875_17;
wire n6411_12;
wire n5896_20;
wire n5894_22;
wire ff_cache2_data_mask_3_19;
wire n5867_20;
wire ff_cache3_data_en_12;
wire ff_cache0_data_en_14;
wire ff_vram_wdata_31_13;
wire n6692_11;
wire n6693_19;
wire n5880_23;
wire n5866_19;
wire n5865_21;
wire n5864_21;
wire n5863_21;
wire n5862_21;
wire n5861_21;
wire n5860_21;
wire n5859_23;
wire n5858_21;
wire n5857_21;
wire n5856_21;
wire n5855_21;
wire n5854_21;
wire n5853_21;
wire n5852_23;
wire n5851_30;
wire n6693_21;
wire n6694_15;
wire ff_cache0_data_en_16;
wire n5880_25;
wire n5892_19;
wire ff_cache_vram_rdata_en_18;
wire ff_cache_vram_rdata_en_20;
wire n5023_10;
wire ff_cache0_address_15_18;
wire n5872_17;
wire n5874_26;
wire n5889_22;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s3 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s3.INIT=8'hCA;
  LUT3 n110_s4 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s4.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s3 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s3.INIT=8'hCA;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s4.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s3.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_12),
    .I3(n5851_30) 
);
defparam n5851_s6.INIT=16'hFF70;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5851_11),
    .I2(n5852_11),
    .I3(n5852_23) 
);
defparam n5852_s6.INIT=16'hFF70;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5851_11),
    .I2(n5853_11),
    .I3(n5853_21) 
);
defparam n5853_s6.INIT=16'hFF70;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5851_11),
    .I2(n5854_11),
    .I3(n5854_21) 
);
defparam n5854_s6.INIT=16'hFF70;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5851_11),
    .I2(n5855_11),
    .I3(n5855_21) 
);
defparam n5855_s6.INIT=16'hFF70;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5851_11),
    .I2(n5856_11),
    .I3(n5856_21) 
);
defparam n5856_s6.INIT=16'hFF70;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5851_11),
    .I2(n5857_11),
    .I3(n5857_21) 
);
defparam n5857_s6.INIT=16'hFF70;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5851_11),
    .I2(n5858_11),
    .I3(n5858_21) 
);
defparam n5858_s6.INIT=16'hFF70;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5851_11),
    .I2(n5859_11),
    .I3(n5859_23) 
);
defparam n5859_s6.INIT=16'hFF70;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5851_11),
    .I2(n5860_11),
    .I3(n5860_21) 
);
defparam n5860_s6.INIT=16'hFF70;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5851_11),
    .I2(n5861_11),
    .I3(n5861_21) 
);
defparam n5861_s6.INIT=16'hFF70;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5851_11),
    .I2(n5862_11),
    .I3(n5862_21) 
);
defparam n5862_s6.INIT=16'hFF70;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5851_11),
    .I2(n5863_11),
    .I3(n5863_21) 
);
defparam n5863_s6.INIT=16'hFF70;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5851_11),
    .I2(n5864_11),
    .I3(n5864_21) 
);
defparam n5864_s6.INIT=16'hFF70;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5851_11),
    .I2(n5865_11),
    .I3(n5865_21) 
);
defparam n5865_s6.INIT=16'hFF70;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_19),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000E;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_19),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'hFFF4;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5866_19) 
);
defparam n5868_s1.INIT=16'h11F0;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5866_19),
    .I1(n99_9),
    .I2(n5869_5),
    .I3(n5869_6) 
);
defparam n5869_s1.INIT=16'h000E;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5866_19),
    .I1(n100_9),
    .I2(n5870_5),
    .I3(n5870_6) 
);
defparam n5870_s1.INIT=16'h000E;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_19) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5866_19) 
);
defparam n5872_s1.INIT=16'hEEF0;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5866_19),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_6) 
);
defparam n5873_s1.INIT=16'h000E;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5874_7) 
);
defparam n5874_s1.INIT=16'hF011;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_19),
    .I1(n105_9),
    .I2(n5875_5),
    .I3(n5875_6) 
);
defparam n5875_s1.INIT=16'h000E;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5874_7) 
);
defparam n5876_s1.INIT=16'hF011;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_19) 
);
defparam n5877_s1.INIT=16'h11F0;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_19) 
);
defparam n5878_s1.INIT=16'h11F0;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5866_19) 
);
defparam n5879_s1.INIT=16'h11F0;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_23),
    .I2(n5880_7),
    .I3(n5880_25) 
);
defparam n5880_s1.INIT=16'h0007;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5866_19),
    .I1(n111_9),
    .I2(n5881_5),
    .I3(n5881_6) 
);
defparam n5881_s1.INIT=16'h000E;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_19),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000E;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_19),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'h000E;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5866_19),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_6) 
);
defparam n5884_s1.INIT=16'h000E;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5866_19),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'h000E;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_19) 
);
defparam n5886_s1.INIT=16'h11F0;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5866_19),
    .I1(n117_9),
    .I2(n5887_5),
    .I3(n5887_6) 
);
defparam n5887_s1.INIT=16'h000E;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5866_19) 
);
defparam n5888_s1.INIT=16'h11F0;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5866_19) 
);
defparam n5889_s1.INIT=16'hEEF0;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5866_19),
    .I1(n120_9),
    .I2(n5890_5),
    .I3(n5890_6) 
);
defparam n5890_s1.INIT=16'h000E;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5866_19) 
);
defparam n5891_s1.INIT=16'h11F0;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n5892_19),
    .I3(n5892_8) 
);
defparam n5892_s1.INIT=16'h0007;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5874_7) 
);
defparam n5893_s1.INIT=16'hF011;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5866_19) 
);
defparam n5894_s1.INIT=16'hEEF0;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5866_19),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000E;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5874_7) 
);
defparam n5896_s1.INIT=16'hF011;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5874_7) 
);
defparam n5897_s1.INIT=16'hF011;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5874_7),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5874_7),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5874_7),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5874_7),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_16) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache3_already_read_s5.INIT=8'hE0;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5851_11),
    .I1(n5874_7),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n5284_7),
    .I1(n6693_11),
    .I2(n6693_12),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFFB0;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_vram_wdata_31_13),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT3 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_15_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_16) 
);
defparam ff_cache1_address_16_s5.INIT=8'hD0;
  LUT2 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_22) 
);
defparam ff_cache1_data_31_s5.INIT=4'h4;
  LUT2 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_22) 
);
defparam ff_cache1_data_23_s5.INIT=4'h4;
  LUT2 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_22) 
);
defparam ff_cache1_data_15_s5.INIT=4'h4;
  LUT2 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_22) 
);
defparam ff_cache1_data_7_s5.INIT=4'h4;
  LUT3 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_16),
    .I1(ff_cache0_data_en_14),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT3 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(n5851_11),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_13),
    .I1(ff_cache3_data_en_12),
    .I2(ff_cache3_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_vram_wdata_31_13),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT2 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s5.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s5.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s5.INIT=4'h4;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n6695_13),
    .I2(n5874_7),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'hF100;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_13),
    .I1(n6693_14),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n6695_13),
    .I1(ff_busy),
    .I2(n5850_10),
    .I3(w_command_vram_write) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(ff_cache_vram_address[16]),
    .I1(n81_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5851_s7.INIT=16'h3533;
  LUT3 n5851_s8 (
    .F(n5851_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5851_s8.INIT=8'h01;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(n5851_18),
    .I3(n5874_7) 
);
defparam n5851_s9.INIT=16'h00BF;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache_vram_address[15]),
    .I1(n82_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5852_s7.INIT=16'h3533;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_13),
    .I1(n5852_14),
    .I2(n5852_15),
    .I3(n5874_7) 
);
defparam n5852_s8.INIT=16'h00BF;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache_vram_address[14]),
    .I1(n83_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5853_s7.INIT=16'h3533;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(n5853_15),
    .I3(n5874_7) 
);
defparam n5853_s8.INIT=16'h00BF;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache_vram_address[13]),
    .I1(n84_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5854_s7.INIT=16'h3533;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(n5854_15),
    .I3(n5874_7) 
);
defparam n5854_s8.INIT=16'h00BF;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache_vram_address[12]),
    .I1(n85_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5855_s7.INIT=16'h3533;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_13),
    .I1(n5855_14),
    .I2(n5855_15),
    .I3(n5874_7) 
);
defparam n5855_s8.INIT=16'h00BF;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache_vram_address[11]),
    .I1(n86_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5856_s7.INIT=16'h3533;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5856_15),
    .I3(n5874_7) 
);
defparam n5856_s8.INIT=16'h00BF;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache_vram_address[10]),
    .I1(n87_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5857_s7.INIT=16'h3533;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_13),
    .I1(n5857_14),
    .I2(n5857_15),
    .I3(n5874_7) 
);
defparam n5857_s8.INIT=16'h00BF;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache_vram_address[9]),
    .I1(n88_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5858_s7.INIT=16'h3533;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_13),
    .I1(n5858_14),
    .I2(n5858_15),
    .I3(n5874_7) 
);
defparam n5858_s8.INIT=16'h00BF;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache_vram_address[8]),
    .I1(n89_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5859_s7.INIT=16'h3533;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_13),
    .I1(n5859_21),
    .I2(n5859_15),
    .I3(n5874_7) 
);
defparam n5859_s8.INIT=16'h00BF;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(ff_cache_vram_address[7]),
    .I1(n90_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5860_s7.INIT=16'h3533;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(n5860_15),
    .I3(n5874_7) 
);
defparam n5860_s8.INIT=16'h00BF;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache_vram_address[6]),
    .I1(n91_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5861_s7.INIT=16'h3533;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(n5861_15),
    .I3(n5874_7) 
);
defparam n5861_s8.INIT=16'h00BF;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache_vram_address[5]),
    .I1(n92_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5862_s7.INIT=16'h3533;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(n5862_15),
    .I3(n5874_7) 
);
defparam n5862_s8.INIT=16'h00BF;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache_vram_address[4]),
    .I1(n93_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5863_s7.INIT=16'h3533;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_13),
    .I1(n5863_14),
    .I2(n5863_15),
    .I3(n5874_7) 
);
defparam n5863_s8.INIT=16'h00BF;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache_vram_address[3]),
    .I1(n94_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5864_s7.INIT=16'h3533;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(n5864_15),
    .I3(n5874_7) 
);
defparam n5864_s8.INIT=16'h00BF;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache_vram_address[2]),
    .I1(n95_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5865_s7.INIT=16'h3533;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(n5865_15),
    .I3(n5874_7) 
);
defparam n5865_s8.INIT=16'h00BF;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(ff_cache_vram_write),
    .I1(n5866_8),
    .I2(ff_vram_wdata_31_13),
    .I3(n5866_9) 
);
defparam n5866_s3.INIT=16'h4000;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_10),
    .I1(n6188_8),
    .I2(n5866_11),
    .I3(n5866_12) 
);
defparam n5866_s4.INIT=16'h7000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(n5867_9),
    .I3(n5867_20) 
);
defparam n5867_s2.INIT=16'hBF00;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_18),
    .I1(n5867_12),
    .I2(n5880_23),
    .I3(n5867_13) 
);
defparam n5867_s3.INIT=16'h0010;
  LUT3 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(n5851_11) 
);
defparam n5868_s2.INIT=8'h70;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_9),
    .I1(n6409_11),
    .I2(n5868_10),
    .I3(n5868_11) 
);
defparam n5868_s3.INIT=16'h7000;
  LUT3 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5880_23) 
);
defparam n5869_s2.INIT=8'hE0;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_9),
    .I1(n6411_10),
    .I2(n5869_10),
    .I3(n5869_11) 
);
defparam n5869_s3.INIT=16'h7000;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(ff_cache_vram_write),
    .I1(n5870_7),
    .I2(n5870_8),
    .I3(ff_vram_wdata_31_13) 
);
defparam n5870_s2.INIT=16'h0100;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_9),
    .I1(n6188_8),
    .I2(n5870_10),
    .I3(n5870_11) 
);
defparam n5870_s3.INIT=16'h7000;
  LUT3 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(n5851_11) 
);
defparam n5871_s2.INIT=8'h70;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_9),
    .I1(n6188_8),
    .I2(n5871_10),
    .I3(n5871_11) 
);
defparam n5871_s3.INIT=16'h7000;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_17),
    .I1(n5872_8),
    .I2(n5872_9),
    .I3(n5851_11) 
);
defparam n5872_s2.INIT=16'h00BF;
  LUT3 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_10),
    .I1(n5872_11),
    .I2(n5851_11) 
);
defparam n5872_s3.INIT=8'h10;
  LUT3 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5873_8),
    .I2(n5873_9) 
);
defparam n5873_s2.INIT=8'h80;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(ff_cache_vram_write),
    .I1(n5873_10),
    .I2(n5873_11),
    .I3(ff_vram_wdata_31_13) 
);
defparam n5873_s3.INIT=16'h0100;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_8),
    .I1(n5874_9),
    .I2(n5874_10),
    .I3(n5851_11) 
);
defparam n5874_s2.INIT=16'h1000;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_11),
    .I1(n5874_24),
    .I2(n5874_26),
    .I3(n5874_14) 
);
defparam n5874_s3.INIT=16'h0100;
  LUT2 n5874_s4 (
    .F(n5874_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5874_s4.INIT=4'h8;
  LUT3 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(n5880_23) 
);
defparam n5875_s2.INIT=8'h10;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_17),
    .I1(n5875_10),
    .I2(n5875_11),
    .I3(n5867_20) 
);
defparam n5875_s3.INIT=16'h4000;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5876_9) 
);
defparam n5876_s2.INIT=8'h40;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n6409_11),
    .I2(n5876_11),
    .I3(n5876_12) 
);
defparam n5876_s3.INIT=16'h7000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n6188_8),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'h7000;
  LUT3 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n5877_11),
    .I2(n5851_11) 
);
defparam n5877_s3.INIT=8'hE0;
  LUT3 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5851_11) 
);
defparam n5878_s2.INIT=8'hE0;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_9),
    .I1(n6411_10),
    .I2(n5878_10),
    .I3(n5878_11) 
);
defparam n5878_s3.INIT=16'h7000;
  LUT3 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5851_11) 
);
defparam n5879_s2.INIT=8'hE0;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_9),
    .I1(n6409_11),
    .I2(n5879_10),
    .I3(n5879_11) 
);
defparam n5879_s3.INIT=16'h7000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_9),
    .I1(n5880_10),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s2.INIT=16'h0007;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_13),
    .I1(n5880_14),
    .I2(n5880_15),
    .I3(n5880_21) 
);
defparam n5880_s4.INIT=16'h1000;
  LUT3 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5880_23) 
);
defparam n5881_s2.INIT=8'hE0;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_9),
    .I1(n6188_8),
    .I2(n5881_10),
    .I3(n5881_11) 
);
defparam n5881_s3.INIT=16'h7000;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5880_23) 
);
defparam n5882_s2.INIT=8'hE0;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_9),
    .I1(n6188_8),
    .I2(n5882_10),
    .I3(n5882_11) 
);
defparam n5882_s3.INIT=16'h7000;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_20),
    .I1(n5883_8),
    .I2(n5883_9),
    .I3(n5883_18) 
);
defparam n5883_s2.INIT=16'h7000;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_20),
    .I1(n6411_12),
    .I2(n5883_11),
    .I3(n5883_12) 
);
defparam n5883_s3.INIT=16'h7000;
  LUT3 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(ff_vram_wdata_31_13) 
);
defparam n5884_s2.INIT=8'hE0;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_9),
    .I1(n6411_10),
    .I2(n5884_10),
    .I3(n5884_11) 
);
defparam n5884_s3.INIT=16'h7000;
  LUT3 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5880_23) 
);
defparam n5885_s2.INIT=8'h10;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_9),
    .I1(n6188_8),
    .I2(n5885_10),
    .I3(n5885_11) 
);
defparam n5885_s3.INIT=16'h7000;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5886_9),
    .I3(n5886_10) 
);
defparam n5886_s2.INIT=16'h0E00;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_11),
    .I1(n5886_19),
    .I2(n5886_13),
    .I3(n5851_11) 
);
defparam n5886_s3.INIT=16'hEF00;
  LUT3 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(n5880_23) 
);
defparam n5887_s2.INIT=8'hE0;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_9),
    .I1(n6411_12),
    .I2(n5887_10),
    .I3(n5887_11) 
);
defparam n5887_s3.INIT=16'h7000;
  LUT3 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5888_8),
    .I2(n5851_11) 
);
defparam n5888_s2.INIT=8'hE0;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_9),
    .I1(n6188_8),
    .I2(n5888_10),
    .I3(n5888_11) 
);
defparam n5888_s3.INIT=16'h7000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_22),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(n5851_11) 
);
defparam n5889_s2.INIT=16'h00BF;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_18),
    .I2(n5889_12),
    .I3(n5851_11) 
);
defparam n5889_s3.INIT=16'h0100;
  LUT3 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(n5880_23) 
);
defparam n5890_s2.INIT=8'hE0;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_9),
    .I1(n6188_8),
    .I2(n5890_10),
    .I3(n5890_11) 
);
defparam n5890_s3.INIT=16'h7000;
  LUT3 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5851_11) 
);
defparam n5891_s2.INIT=8'hE0;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_9),
    .I1(n6411_12),
    .I2(n5891_10),
    .I3(n5891_11) 
);
defparam n5891_s3.INIT=16'h7000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_9),
    .I1(w_command_vram_wdata[5]),
    .I2(n5892_10),
    .I3(n5892_11) 
);
defparam n5892_s2.INIT=16'h50F3;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_12),
    .I1(n6411_10),
    .I2(n5874_7),
    .I3(n5892_13) 
);
defparam n5892_s3.INIT=16'h0700;
  LUT3 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_14),
    .I1(n5892_15),
    .I2(n5880_23) 
);
defparam n5892_s5.INIT=8'hE0;
  LUT3 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_8),
    .I2(n5893_9) 
);
defparam n5893_s2.INIT=8'h10;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_10),
    .I1(n6411_12),
    .I2(n5893_11),
    .I3(n5893_12) 
);
defparam n5893_s3.INIT=16'h7000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5894_20),
    .I3(n5851_11) 
);
defparam n5894_s2.INIT=16'h00BF;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(n5894_11),
    .I2(n5894_12),
    .I3(n5851_11) 
);
defparam n5894_s3.INIT=16'h0100;
  LUT3 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(ff_vram_wdata_31_13) 
);
defparam n5895_s2.INIT=8'hE0;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_9),
    .I1(n6411_10),
    .I2(n5895_10),
    .I3(n5895_11) 
);
defparam n5895_s3.INIT=16'h7000;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_8),
    .I2(n5896_9),
    .I3(n5851_11) 
);
defparam n5896_s2.INIT=16'h1000;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n5896_18),
    .I2(n5896_20),
    .I3(n5896_13) 
);
defparam n5896_s3.INIT=16'h0100;
  LUT3 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5897_9) 
);
defparam n5897_s2.INIT=8'h10;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_10),
    .I1(n6411_12),
    .I2(n5897_11),
    .I3(n5897_12) 
);
defparam n5897_s3.INIT=16'h7000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_27),
    .I1(n5898_14),
    .I2(n5898_15),
    .I3(n5898_25) 
);
defparam n5898_s7.INIT=16'hF800;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_17),
    .I1(n5898_18),
    .I2(n5898_19),
    .I3(n5898_20) 
);
defparam n5898_s8.INIT=16'h0100;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_21),
    .I1(n5898_14),
    .I2(n5866_19) 
);
defparam n5898_s9.INIT=8'h0E;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s7.INIT=16'h0001;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5898_27),
    .I1(n5899_17),
    .I2(n5899_18),
    .I3(n5898_25) 
);
defparam n5899_s8.INIT=16'hF800;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_19),
    .I1(n5899_17),
    .I2(n5866_19) 
);
defparam n5899_s9.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_13),
    .I1(n5900_14),
    .I2(n5900_15),
    .I3(n5900_16) 
);
defparam n5900_s7.INIT=16'h0100;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5898_27),
    .I1(n5900_17),
    .I2(n5900_18),
    .I3(n5898_25) 
);
defparam n5900_s8.INIT=16'hF800;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_19),
    .I1(n5900_17),
    .I2(n5866_19) 
);
defparam n5900_s9.INIT=8'h0E;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_13),
    .I1(n5901_14),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s7.INIT=16'h0001;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5898_27),
    .I1(n5901_17),
    .I2(n5901_18),
    .I3(n5898_25) 
);
defparam n5901_s8.INIT=16'hF800;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_19),
    .I1(n5901_17),
    .I2(n5866_19) 
);
defparam n5901_s9.INIT=8'h0E;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT3 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache0_already_read_s7.INIT=8'h40;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0FEE;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_8),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n6693_s5.INIT=16'h7C7F;
  LUT4 n6693_s6 (
    .F(n6693_12),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_21),
    .I2(n5851_11),
    .I3(n6693_19) 
);
defparam n6693_s6.INIT=16'h1000;
  LUT2 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_14) 
);
defparam ff_vram_wdata_31_s5.INIT=4'h8;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h000B;
  LUT3 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s8.INIT=8'h01;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_address_15_18) 
);
defparam ff_cache0_address_15_s6.INIT=16'h0700;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_already_read_17),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_24),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_mask[3]),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_24),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_24),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_mask[1]),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_24),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_mask[0]),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache0_address_15_18) 
);
defparam ff_cache2_address_16_s6.INIT=16'hF800;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_15),
    .I3(ff_cache0_address_15_18) 
);
defparam ff_cache3_address_16_s6.INIT=16'hF800;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_20),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_20),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_20),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_20),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_vram_wdata_31_13) 
);
defparam ff_vram_address_16_s11.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(n6409_11),
    .I3(n6693_19) 
);
defparam ff_cache0_data_en_s6.INIT=16'hF400;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_data_en_16),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_20),
    .I3(n5851_11) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0700;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n5892_11),
    .I3(n6693_19) 
);
defparam ff_cache1_data_en_s5.INIT=16'hB000;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache2_already_read_12),
    .I1(ff_cache2_already_read_18),
    .I2(n5284_7),
    .I3(ff_cache0_data_en_12) 
);
defparam ff_cache2_data_en_s4.INIT=16'hCEC0;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(n6188_8),
    .I3(n6693_19) 
);
defparam ff_cache2_data_en_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(n6411_10),
    .I3(n6693_19) 
);
defparam ff_cache3_data_en_s5.INIT=16'hF400;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5284_7),
    .I1(ff_cache0_address_15_13),
    .I2(n5625_9),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h1000;
  LUT3 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_address_15_18),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache0_data_en_14) 
);
defparam ff_cache0_data_mask_2_s8.INIT=8'hD0;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_address_15_16),
    .I1(n5643_11),
    .I2(n18_3),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h7F00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5284_7),
    .I2(ff_cache0_address_15_13),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h0100;
  LUT4 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_data_31_22),
    .I2(n5284_7),
    .I3(ff_cache3_data_en_12) 
);
defparam ff_cache3_data_mask_3_s7.INIT=16'hF100;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n5640_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(n5641_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(n5642_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(n5643_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_vram_wdata_31_13),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n354_8),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache1_already_read_14),
    .I3(n5851_11) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'hF400;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(n5640_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT3 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache1_data_mask_3_18),
    .I2(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5641_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5642_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5643_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_already_read_14),
    .I1(ff_cache2_address_16_13),
    .I2(n5284_7),
    .I3(ff_cache2_data_mask_3_19) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(n5640_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_address_16_12),
    .I1(w_cache2_hit),
    .I2(n5643_11),
    .I3(ff_cache2_data_mask_3_17) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5641_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(n5642_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(n5643_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT3 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_15),
    .I1(n5851_11),
    .I2(ff_cache_vram_write) 
);
defparam n6695_s7.INIT=8'h80;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_16),
    .I1(n6695_17),
    .I2(n5851_11),
    .I3(n6409_11) 
);
defparam n6695_s8.INIT=16'h030A;
  LUT2 n6695_s9 (
    .F(n6695_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6695_s9.INIT=4'h1;
  LUT2 n6693_s7 (
    .F(n6693_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s7.INIT=4'h6;
  LUT4 n6693_s8 (
    .F(n6693_14),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s8.INIT=16'hB0BB;
  LUT3 n5850_s5 (
    .F(n5850_10),
    .I0(n5851_14),
    .I1(n5851_15),
    .I2(n5851_11) 
);
defparam n5850_s5.INIT=8'h40;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT3 n5643_s6 (
    .F(n5643_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n5851_11) 
);
defparam n5643_s6.INIT=8'h40;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(n6695_17),
    .I1(n5851_19),
    .I2(ff_priority[0]),
    .I3(n5851_20) 
);
defparam n5851_s11.INIT=16'hCA00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(n5851_21),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n5851_s12.INIT=16'h00BF;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_22),
    .I1(n6409_11),
    .I2(n5851_23),
    .I3(n6188_8) 
);
defparam n5851_s14.INIT=16'h0777;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(n5851_24),
    .I1(ff_flush_state[0]),
    .I2(n5851_25),
    .I3(n5851_26) 
);
defparam n5851_s15.INIT=16'hDF00;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(n5852_16),
    .I1(n6409_11),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5852_s11.INIT=16'h0777;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5852_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5852_19) 
);
defparam n5852_s12.INIT=16'h2CF7;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n5853_16),
    .I1(n6409_11),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5853_s11.INIT=16'h0777;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5853_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5853_19) 
);
defparam n5853_s12.INIT=16'h2CF7;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(n5854_16),
    .I1(n6409_11),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5854_s11.INIT=16'h0777;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(n5854_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5854_19) 
);
defparam n5854_s12.INIT=16'h2CF7;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(n5855_16),
    .I1(ff_flush_state[0]),
    .I2(n5851_25),
    .I3(n5855_17) 
);
defparam n5855_s11.INIT=16'hDF00;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(n5855_18),
    .I1(n6409_11),
    .I2(n5855_19),
    .I3(n6188_8) 
);
defparam n5855_s12.INIT=16'h0777;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(n5856_16),
    .I1(n6409_11),
    .I2(n5856_17),
    .I3(n6188_8) 
);
defparam n5856_s11.INIT=16'h0777;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5856_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5856_19) 
);
defparam n5856_s12.INIT=16'h2CF7;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(n5857_16),
    .I1(n6409_11),
    .I2(n5857_17),
    .I3(n6188_8) 
);
defparam n5857_s11.INIT=16'h0777;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5857_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5857_19) 
);
defparam n5857_s12.INIT=16'h2CF7;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(n5858_16),
    .I1(n6409_11),
    .I2(n5858_17),
    .I3(n6188_8) 
);
defparam n5858_s11.INIT=16'h0777;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n5858_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5858_19) 
);
defparam n5858_s12.INIT=16'h2CF7;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(n5859_18),
    .I1(n6409_11),
    .I2(n5859_19),
    .I3(n6188_8) 
);
defparam n5859_s12.INIT=16'h0777;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(n5860_16),
    .I1(n6409_11),
    .I2(n5860_17),
    .I3(n6188_8) 
);
defparam n5860_s11.INIT=16'h0777;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n5860_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5860_19) 
);
defparam n5860_s12.INIT=16'h2CF7;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5861_16),
    .I1(n6409_11),
    .I2(n5861_17),
    .I3(n6188_8) 
);
defparam n5861_s11.INIT=16'h0777;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5861_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5861_19) 
);
defparam n5861_s12.INIT=16'h2CF7;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(n5862_16),
    .I1(n6409_11),
    .I2(n5862_17),
    .I3(n6188_8) 
);
defparam n5862_s11.INIT=16'h0777;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n5862_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5862_19) 
);
defparam n5862_s12.INIT=16'h2CF7;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(n5863_16),
    .I1(n6409_11),
    .I2(n5863_17),
    .I3(n6188_8) 
);
defparam n5863_s11.INIT=16'h0777;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n5863_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5863_19) 
);
defparam n5863_s12.INIT=16'h2CF7;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(n5864_16),
    .I1(n6409_11),
    .I2(n5864_17),
    .I3(n6188_8) 
);
defparam n5864_s11.INIT=16'h0777;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(n5864_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5864_19) 
);
defparam n5864_s12.INIT=16'h2CF7;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(n5865_16),
    .I1(n6409_11),
    .I2(n5865_17),
    .I3(n6188_8) 
);
defparam n5865_s11.INIT=16'h0777;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n5865_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5865_19) 
);
defparam n5865_s12.INIT=16'h2CF7;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_10),
    .I1(n5866_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s5.INIT=16'hF53F;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_14),
    .I1(n5866_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'h3FF5;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s7.INIT=16'hCACC;
  LUT3 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_15),
    .I1(n6411_10),
    .I2(n5866_17) 
);
defparam n5866_s8.INIT=8'h70;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_14),
    .I1(n6409_11),
    .I2(n5866_13),
    .I3(n6411_12) 
);
defparam n5866_s9.INIT=16'h0777;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_17),
    .I3(n6409_11) 
);
defparam n5867_s4.INIT=16'hAC00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_14),
    .I1(n6188_8),
    .I2(n5867_15),
    .I3(n5892_11) 
);
defparam n5867_s5.INIT=16'h0777;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(n5867_16),
    .I1(n6411_10),
    .I2(w_command_vram_wdata[30]),
    .I3(n5892_10) 
);
defparam n5867_s6.INIT=16'h7707;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_17),
    .I3(ff_cache0_already_read_13) 
);
defparam n5867_s9.INIT=16'h5300;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(n5867_14),
    .I1(n5867_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s10.INIT=16'h3500;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_12),
    .I1(n5868_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s4.INIT=16'hFACF;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_9),
    .I1(n5868_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s5.INIT=16'hCFFA;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s6.INIT=16'hCACC;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_12),
    .I1(n6188_8),
    .I2(n5868_13),
    .I3(n6411_12) 
);
defparam n5868_s7.INIT=16'h0777;
  LUT3 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_14),
    .I1(n6411_10),
    .I2(n5868_18) 
);
defparam n5868_s8.INIT=8'h07;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_12),
    .I1(n5869_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s4.INIT=16'h0305;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_14),
    .I1(n5869_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s5.INIT=16'h3500;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s6.INIT=16'hCACC;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_12),
    .I1(n6409_11),
    .I2(n5869_13),
    .I3(n6188_8) 
);
defparam n5869_s7.INIT=16'h0777;
  LUT3 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_14),
    .I1(n6411_12),
    .I2(n5869_16) 
);
defparam n5869_s8.INIT=8'h70;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_12),
    .I1(n5870_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s4.INIT=16'h0C0A;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_9),
    .I1(n5870_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s5.INIT=16'hCA00;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s6.INIT=16'hCACC;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_12),
    .I1(n6409_11),
    .I2(n5870_13),
    .I3(n6411_12) 
);
defparam n5870_s7.INIT=16'h0777;
  LUT3 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_14),
    .I1(n6411_10),
    .I2(n5870_15) 
);
defparam n5870_s8.INIT=8'h70;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_9),
    .I1(n5871_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s4.INIT=16'hFACF;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_13),
    .I1(n5871_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s5.INIT=16'hCFFA;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s6.INIT=16'hCACC;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_12),
    .I1(ff_flush_state[1]),
    .I2(n5871_15),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s7.INIT=16'h3DCF;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_14),
    .I1(n6411_10),
    .I2(n5871_13),
    .I3(n6409_11) 
);
defparam n5871_s8.INIT=16'h0777;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_13),
    .I1(n6411_10),
    .I2(n5872_14),
    .I3(n6188_8) 
);
defparam n5872_s5.INIT=16'h0777;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(n5872_15),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[25]),
    .I3(n5892_10) 
);
defparam n5872_s6.INIT=16'h7707;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_15),
    .I1(n5872_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s7.INIT=16'h0305;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_14),
    .I1(n5872_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s8.INIT=16'h3500;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_12),
    .I1(n6409_11),
    .I2(n5873_13),
    .I3(n6188_8) 
);
defparam n5873_s4.INIT=16'h0777;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_14),
    .I1(n6411_10),
    .I2(w_command_vram_wdata[24]),
    .I3(n5892_10) 
);
defparam n5873_s5.INIT=16'h7707;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_flush_state[2]),
    .I1(n5873_15),
    .I2(n5892_11),
    .I3(n5874_7) 
);
defparam n5873_s6.INIT=16'h002F;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_15),
    .I1(n5873_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s7.INIT=16'hCA00;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_12),
    .I1(n5873_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s8.INIT=16'h0C0A;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_15),
    .I1(n5874_16),
    .I2(ff_priority[0]),
    .I3(n5874_17) 
);
defparam n5874_s5.INIT=16'hCA00;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5874_18),
    .I3(n5874_22) 
);
defparam n5874_s6.INIT=16'hAC00;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_20),
    .I1(ff_cache2_already_read_13),
    .I2(n104_9),
    .I3(ff_cache_vram_write) 
);
defparam n5874_s7.INIT=16'h0F77;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5874_18),
    .I3(n6411_10) 
);
defparam n5874_s8.INIT=16'hAC00;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(n5874_15),
    .I1(n6409_11),
    .I2(n5874_20),
    .I3(n6188_8) 
);
defparam n5874_s11.INIT=16'h0777;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_12),
    .I1(n5875_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s4.INIT=16'h0C0A;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s5.INIT=16'hCA00;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_15),
    .I1(n6411_10),
    .I2(n5875_14),
    .I3(n6188_8) 
);
defparam n5875_s7.INIT=16'h0777;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_12),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[22]),
    .I3(n5892_10) 
);
defparam n5875_s8.INIT=16'h7707;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_10),
    .I1(n5876_13),
    .I2(ff_priority[0]),
    .I3(n5874_17) 
);
defparam n5876_s4.INIT=16'hCA00;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_14),
    .I1(n5880_10),
    .I2(n106_9),
    .I3(ff_cache_vram_write) 
);
defparam n5876_s5.INIT=16'h0F77;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(ff_cache_vram_write),
    .I1(n5876_15),
    .I2(ff_cache2_already_read_13),
    .I3(n5851_11) 
);
defparam n5876_s6.INIT=16'hBF00;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s7.INIT=16'hCACC;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_14),
    .I1(n6411_10),
    .I2(n5876_13),
    .I3(n6411_12) 
);
defparam n5876_s8.INIT=16'h0777;
  LUT3 n5876_s9 (
    .F(n5876_12),
    .I0(n5876_15),
    .I1(n6188_8),
    .I2(n5876_18) 
);
defparam n5876_s9.INIT=8'h07;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s4.INIT=16'hCACC;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(ff_flush_state[1]),
    .I1(n5877_12),
    .I2(n5877_13),
    .I3(n5877_14) 
);
defparam n5877_s5.INIT=16'h001F;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_15),
    .I1(n6411_10),
    .I2(n5877_16),
    .I3(n6411_12) 
);
defparam n5877_s6.INIT=16'h0777;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_12),
    .I1(n5877_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s7.INIT=16'h0305;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_7),
    .I1(n5877_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s8.INIT=16'h3500;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_12),
    .I1(n5878_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s4.INIT=16'h0305;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_14),
    .I1(n5878_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s5.INIT=16'h3500;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s6.INIT=16'hCACC;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_12),
    .I1(n6409_11),
    .I2(n5878_13),
    .I3(n6188_8) 
);
defparam n5878_s7.INIT=16'h0777;
  LUT3 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_14),
    .I1(n6411_12),
    .I2(n5878_17) 
);
defparam n5878_s8.INIT=8'h07;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n5879_9),
    .I1(n5879_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s4.INIT=16'h0305;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_13),
    .I1(n5879_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s5.INIT=16'h3500;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s6.INIT=16'hCACC;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_13),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5879_15) 
);
defparam n5879_s7.INIT=16'hF43F;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_14),
    .I1(n6411_10),
    .I2(n5879_12),
    .I3(n6411_12) 
);
defparam n5879_s8.INIT=16'h0777;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s6.INIT=16'hCACC;
  LUT2 n5880_s7 (
    .F(n5880_10),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5880_s7.INIT=4'h8;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_17),
    .I3(ff_cache2_already_read_13) 
);
defparam n5880_s8.INIT=16'hAC00;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_18),
    .I1(n5880_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s9.INIT=16'h0C0A;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache2_data[17]),
    .I1(n6188_8),
    .I2(n5892_10),
    .I3(w_command_vram_wdata[17]) 
);
defparam n5880_s10.INIT=16'h8F00;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(w_command_vram_wdata[17]),
    .I1(n5880_17),
    .I2(n6188_8),
    .I3(ff_cache2_data[17]) 
);
defparam n5880_s11.INIT=16'h6020;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(n5880_9),
    .I1(n6411_10),
    .I2(n5880_18),
    .I3(n6409_11) 
);
defparam n5880_s12.INIT=16'h0777;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_12),
    .I1(n5881_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s4.INIT=16'h3500;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_14),
    .I1(n5881_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h0305;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s6.INIT=16'hCACC;
  LUT3 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_13),
    .I1(n6411_10),
    .I2(n5881_15) 
);
defparam n5881_s7.INIT=8'h70;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_14),
    .I1(n6409_11),
    .I2(n5881_12),
    .I3(n6411_12) 
);
defparam n5881_s8.INIT=16'h0777;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_12),
    .I1(n5882_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_14),
    .I1(n5882_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s5.INIT=16'h0305;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s6.INIT=16'hCACC;
  LUT3 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_12),
    .I1(n6411_12),
    .I2(n5882_15) 
);
defparam n5882_s7.INIT=8'h70;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_13),
    .I1(n6411_10),
    .I2(n5882_14),
    .I3(n6409_11) 
);
defparam n5882_s8.INIT=16'h0777;
  LUT2 n5883_s5 (
    .F(n5883_8),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5883_s5.INIT=4'h4;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_13),
    .I1(n5883_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s6.INIT=16'h3FF5;
  LUT3 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_15),
    .I1(n6188_8),
    .I2(n5883_16) 
);
defparam n5883_s8.INIT=8'h70;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_14),
    .I1(n6411_10),
    .I2(n5883_13),
    .I3(n6409_11) 
);
defparam n5883_s9.INIT=16'h0777;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_12),
    .I1(n5884_13),
    .I2(ff_priority[1]),
    .I3(n5884_14) 
);
defparam n5884_s4.INIT=16'h3500;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_15),
    .I1(n5884_9),
    .I2(ff_priority[1]),
    .I3(n5884_16) 
);
defparam n5884_s5.INIT=16'h3500;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s6.INIT=16'hCACC;
  LUT3 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_12),
    .I1(n6409_11),
    .I2(n5884_17) 
);
defparam n5884_s7.INIT=8'h70;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_13),
    .I1(n6188_8),
    .I2(n5884_15),
    .I3(n6411_12) 
);
defparam n5884_s8.INIT=16'h0777;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_12),
    .I1(n5885_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'h0C0A;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_9),
    .I1(n5885_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s5.INIT=16'hCA00;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s6.INIT=16'hCACC;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_12),
    .I1(n6409_11),
    .I2(n5885_13),
    .I3(n6411_12) 
);
defparam n5885_s7.INIT=16'h0777;
  LUT3 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_14),
    .I1(n6411_10),
    .I2(n5885_15) 
);
defparam n5885_s8.INIT=8'h70;
  LUT3 n5886_s4 (
    .F(n5886_7),
    .I0(w_command_vram_wdata[11]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5886_s4.INIT=8'h70;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_14),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5886_15) 
);
defparam n5886_s5.INIT=16'h070C;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5886_s6.INIT=16'hAC00;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_16),
    .I1(n6411_10),
    .I2(n5886_17),
    .I3(n6409_11) 
);
defparam n5886_s7.INIT=16'h0777;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_19),
    .I3(n5883_8) 
);
defparam n5886_s8.INIT=16'h5300;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(n5886_17),
    .I1(n5886_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s10.INIT=16'hCFFA;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_12),
    .I1(n5887_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s4.INIT=16'h0305;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_9),
    .I1(n5887_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s5.INIT=16'h3500;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s6.INIT=16'hCACC;
  LUT3 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_13),
    .I1(n6188_8),
    .I2(n5887_16) 
);
defparam n5887_s7.INIT=8'h70;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_14),
    .I1(n6411_10),
    .I2(n5887_12),
    .I3(n6409_11) 
);
defparam n5887_s8.INIT=16'h0777;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_12),
    .I1(n5888_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s4.INIT=16'h3500;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_14),
    .I1(n5888_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s5.INIT=16'h0305;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s6.INIT=16'hCACC;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_12),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5888_15) 
);
defparam n5888_s7.INIT=16'hFC13;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_13),
    .I1(n6411_10),
    .I2(n5888_14),
    .I3(n6409_11) 
);
defparam n5888_s8.INIT=16'h0777;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_14),
    .I1(n6411_10),
    .I2(n5889_15),
    .I3(n6188_8) 
);
defparam n5889_s5.INIT=16'h0777;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(w_command_vram_wdata[8]),
    .I1(n5889_20),
    .I2(n6695_17),
    .I3(n6409_11) 
);
defparam n5889_s6.INIT=16'h3577;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_17),
    .I3(ff_cache0_already_read_13) 
);
defparam n5889_s7.INIT=16'h5300;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_13),
    .I1(n5889_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s9.INIT=16'h3500;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_12),
    .I1(n5890_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s4.INIT=16'h0305;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_9),
    .I1(n5890_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s5.INIT=16'h3500;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s6.INIT=16'hCACC;
  LUT3 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_12),
    .I1(n6409_11),
    .I2(n5890_15) 
);
defparam n5890_s7.INIT=8'h70;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_14),
    .I1(n6411_10),
    .I2(n5890_13),
    .I3(n6411_12) 
);
defparam n5890_s8.INIT=16'h0777;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_12),
    .I1(n5891_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s4.INIT=16'h0305;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_13),
    .I1(n5891_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s5.INIT=16'h3500;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s6.INIT=16'hCACC;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_12),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5891_15) 
);
defparam n5891_s7.INIT=16'h13FC;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_14),
    .I1(n6411_10),
    .I2(n5891_13),
    .I3(n6188_8) 
);
defparam n5891_s8.INIT=16'h0777;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s6.INIT=16'hCACC;
  LUT2 n5892_s7 (
    .F(n5892_10),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5892_s7.INIT=4'h6;
  LUT2 n5892_s8 (
    .F(n5892_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5892_s8.INIT=4'h1;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s9.INIT=16'hCACC;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(n5892_16),
    .I1(n6409_11),
    .I2(n5892_17),
    .I3(n6188_8) 
);
defparam n5892_s10.INIT=16'h0777;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(n5892_16),
    .I1(n5892_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s11.INIT=16'h0305;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(n5892_17),
    .I1(n5892_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s12.INIT=16'h3500;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_13),
    .I1(n5893_14),
    .I2(ff_priority[1]),
    .I3(n5884_14) 
);
defparam n5893_s4.INIT=16'hCA00;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_10),
    .I1(n5893_15),
    .I2(ff_priority[1]),
    .I3(n5884_16) 
);
defparam n5893_s5.INIT=16'hCA00;
  LUT3 n5893_s6 (
    .F(n5893_9),
    .I0(n123_9),
    .I1(ff_cache_vram_write),
    .I2(n5851_11) 
);
defparam n5893_s6.INIT=8'h70;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s7.INIT=16'hCACC;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_15),
    .I1(n6411_10),
    .I2(n5893_14),
    .I3(n6188_8) 
);
defparam n5893_s8.INIT=16'h0777;
  LUT3 n5893_s9 (
    .F(n5893_12),
    .I0(n5893_13),
    .I1(n6409_11),
    .I2(n5893_18) 
);
defparam n5893_s9.INIT=8'h07;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5874_18),
    .I3(n6411_10) 
);
defparam n5894_s4.INIT=16'hAC00;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_13),
    .I1(n6409_11),
    .I2(n5894_14),
    .I3(n5892_11) 
);
defparam n5894_s5.INIT=16'h0777;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_13),
    .I1(n5894_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s7.INIT=16'h0305;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5880_17),
    .I3(ff_cache2_already_read_13) 
);
defparam n5894_s8.INIT=16'h5300;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5874_18),
    .I3(n5880_10) 
);
defparam n5894_s9.INIT=16'h5300;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_12),
    .I1(n5895_9),
    .I2(ff_priority[1]),
    .I3(n5884_16) 
);
defparam n5895_s4.INIT=16'h3500;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_13),
    .I1(n5895_14),
    .I2(ff_priority[1]),
    .I3(n5884_14) 
);
defparam n5895_s5.INIT=16'h3500;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s6.INIT=16'hCACC;
  LUT3 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_13),
    .I1(n6409_11),
    .I2(n5895_15) 
);
defparam n5895_s7.INIT=8'h70;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_14),
    .I1(n6188_8),
    .I2(n5895_12),
    .I3(n6411_12) 
);
defparam n5895_s8.INIT=16'h0777;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_14),
    .I1(n5896_15),
    .I2(ff_priority[0]),
    .I3(n5874_17) 
);
defparam n5896_s4.INIT=16'hCA00;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5874_18),
    .I3(n5874_22) 
);
defparam n5896_s5.INIT=16'hAC00;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_16),
    .I1(ff_cache2_already_read_13),
    .I2(n126_9),
    .I3(ff_cache_vram_write) 
);
defparam n5896_s6.INIT=16'h0F77;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5874_18),
    .I3(n6411_10) 
);
defparam n5896_s7.INIT=16'hAC00;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(n5896_16),
    .I1(n6188_8),
    .I2(n5896_15),
    .I3(n6411_12) 
);
defparam n5896_s10.INIT=16'h0777;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_13),
    .I1(n5897_14),
    .I2(ff_priority[1]),
    .I3(n5884_14) 
);
defparam n5897_s4.INIT=16'hCA00;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_10),
    .I1(n5897_15),
    .I2(ff_priority[1]),
    .I3(n5884_16) 
);
defparam n5897_s5.INIT=16'hCA00;
  LUT3 n5897_s6 (
    .F(n5897_9),
    .I0(n127_9),
    .I1(ff_cache_vram_write),
    .I2(n5851_11) 
);
defparam n5897_s6.INIT=8'h70;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s7.INIT=16'hCACC;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_15),
    .I1(n6411_10),
    .I2(n5897_14),
    .I3(n6188_8) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT3 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_13),
    .I1(n6409_11),
    .I2(n5897_18) 
);
defparam n5897_s9.INIT=8'h07;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s11.INIT=16'h0503;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5880_17),
    .I1(n5874_18),
    .I2(ff_priority[0]),
    .I3(n5898_21) 
);
defparam n5898_s12.INIT=16'hCA00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5874_18),
    .I3(n6411_10) 
);
defparam n5898_s14.INIT=16'hAC00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5880_17),
    .I3(n6188_8) 
);
defparam n5898_s15.INIT=16'hAC00;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5898_s16.INIT=16'hAC00;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(n5898_22),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5898_23) 
);
defparam n5898_s17.INIT=16'hD43F;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s18.INIT=16'h5300;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5880_17),
    .I3(n6188_8) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5899_20),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5899_21) 
);
defparam n5899_s11.INIT=16'hE300;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5899_s12.INIT=16'hAC00;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5874_18),
    .I3(n6411_10) 
);
defparam n5899_s13.INIT=16'hAC00;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s14.INIT=16'h0503;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(n5880_17),
    .I1(n5874_18),
    .I2(ff_priority[0]),
    .I3(n5899_19) 
);
defparam n5899_s15.INIT=16'hCA00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s16.INIT=16'h5300;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5880_17),
    .I3(n6188_8) 
);
defparam n5900_s10.INIT=16'hAC00;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n6695_17),
    .I3(n6409_11) 
);
defparam n5900_s11.INIT=16'hCA00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5874_18),
    .I3(n6411_10) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT3 n5900_s13 (
    .F(n5900_16),
    .I0(n5900_20),
    .I1(n6411_12),
    .I2(n5900_23) 
);
defparam n5900_s13.INIT=8'h07;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s14.INIT=16'h0503;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(n5880_17),
    .I1(n5874_18),
    .I2(ff_priority[0]),
    .I3(n5900_19) 
);
defparam n5900_s15.INIT=16'hCA00;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s16.INIT=16'h5300;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_19),
    .I3(n6411_12) 
);
defparam n5901_s10.INIT=16'hAC00;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5901_20),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5901_21) 
);
defparam n5901_s11.INIT=16'hC730;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5880_17),
    .I3(n6188_8) 
);
defparam n5901_s12.INIT=16'hAC00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n6695_17),
    .I3(n6409_11) 
);
defparam n5901_s13.INIT=16'hCA00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s14.INIT=16'h0503;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5880_17),
    .I1(n5874_18),
    .I2(ff_priority[0]),
    .I3(n5901_19) 
);
defparam n5901_s15.INIT=16'hCA00;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s16.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache_vram_write),
    .I1(n6693_14) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT3 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache1_already_read_9),
    .I2(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=8'h0D;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n6693_s9.INIT=16'h8000;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n6695_17),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s8.INIT=16'h007F;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(n5883_8),
    .I1(n6693_15),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5851_19),
    .I2(ff_vram_wdata_31_8),
    .I3(n5883_8) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s7.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_8),
    .I2(n5880_17),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(n5880_10),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache3_address_16_s7.INIT=16'hB000;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_12),
    .I0(n1350_4),
    .I1(n6693_15),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache1_data_31_16) 
);
defparam ff_cache0_data_en_s7.INIT=16'h1000;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(n6409_11),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'hF400;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(n6411_10),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_11),
    .I2(n6188_8),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'hF400;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5869_15),
    .I1(n5887_15),
    .I2(ff_priority[0]),
    .I3(n6695_18) 
);
defparam n6695_s10.INIT=16'hC0AF;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n5880_17),
    .I1(n6188_8),
    .I2(n6695_19),
    .I3(n6695_20) 
);
defparam n6695_s11.INIT=16'h0007;
  LUT2 n6695_s12 (
    .F(n6695_17),
    .I0(n5868_15),
    .I1(ff_cache0_data_en) 
);
defparam n6695_s12.INIT=4'h4;
  LUT2 n5851_s16 (
    .F(n5851_19),
    .I0(n5887_15),
    .I1(ff_cache1_data_en) 
);
defparam n5851_s16.INIT=4'h4;
  LUT3 n5851_s17 (
    .F(n5851_20),
    .I0(ff_priority[1]),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_14) 
);
defparam n5851_s17.INIT=8'h40;
  LUT4 n5851_s18 (
    .F(n5851_21),
    .I0(n5869_15),
    .I1(n5851_27),
    .I2(n5866_16),
    .I3(n5851_28) 
);
defparam n5851_s18.INIT=16'hB0BB;
  LUT4 n5851_s19 (
    .F(n5851_22),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5851_s19.INIT=16'hCACC;
  LUT4 n5851_s20 (
    .F(n5851_23),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5851_s20.INIT=16'hCACC;
  LUT4 n5851_s21 (
    .F(n5851_24),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5851_s21.INIT=16'hCACC;
  LUT2 n5851_s22 (
    .F(n5851_25),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]) 
);
defparam n5851_s22.INIT=4'h4;
  LUT4 n5851_s23 (
    .F(n5851_26),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_address[16]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5851_s23.INIT=16'h3FF2;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s13.INIT=16'hCACC;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5852_s14.INIT=16'hCACC;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5852_s15.INIT=16'hCACC;
  LUT3 n5852_s16 (
    .F(n5852_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[15]),
    .I2(n5852_21) 
);
defparam n5852_s16.INIT=8'hE0;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s13.INIT=16'hCACC;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5853_s14.INIT=16'hCACC;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s15.INIT=16'hCACC;
  LUT3 n5853_s16 (
    .F(n5853_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[14]),
    .I2(n5852_21) 
);
defparam n5853_s16.INIT=8'hE0;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5854_s13.INIT=16'hCACC;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s14.INIT=16'hCACC;
  LUT4 n5854_s15 (
    .F(n5854_18),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5854_s15.INIT=16'hCACC;
  LUT3 n5854_s16 (
    .F(n5854_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[13]),
    .I2(n5852_21) 
);
defparam n5854_s16.INIT=8'hE0;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5855_s13.INIT=16'hCACC;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_address[12]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5855_s14.INIT=16'h3FF2;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s15.INIT=16'hCACC;
  LUT4 n5855_s16 (
    .F(n5855_19),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5855_s16.INIT=16'hCACC;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s13.INIT=16'hCACC;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5856_s14.INIT=16'hCACC;
  LUT4 n5856_s15 (
    .F(n5856_18),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5856_s15.INIT=16'hCACC;
  LUT3 n5856_s16 (
    .F(n5856_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[11]),
    .I2(n5852_21) 
);
defparam n5856_s16.INIT=8'hE0;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s13.INIT=16'hCACC;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5857_s14.INIT=16'hCACC;
  LUT4 n5857_s15 (
    .F(n5857_18),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5857_s15.INIT=16'hCACC;
  LUT3 n5857_s16 (
    .F(n5857_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[10]),
    .I2(n5852_21) 
);
defparam n5857_s16.INIT=8'hE0;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5858_s13.INIT=16'hCACC;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5858_s14.INIT=16'hCACC;
  LUT4 n5858_s15 (
    .F(n5858_18),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s15.INIT=16'hCACC;
  LUT3 n5858_s16 (
    .F(n5858_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[9]),
    .I2(n5852_21) 
);
defparam n5858_s16.INIT=8'hE0;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5859_s13.INIT=16'hCACC;
  LUT3 n5859_s14 (
    .F(n5859_17),
    .I0(n5852_20),
    .I1(w_command_vram_address[8]),
    .I2(n5852_21) 
);
defparam n5859_s14.INIT=8'hE0;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s15.INIT=16'hCACC;
  LUT4 n5859_s16 (
    .F(n5859_19),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s16.INIT=16'hCACC;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5860_s13.INIT=16'hCACC;
  LUT4 n5860_s14 (
    .F(n5860_17),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5860_s14.INIT=16'hCACC;
  LUT4 n5860_s15 (
    .F(n5860_18),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5860_s15.INIT=16'hCACC;
  LUT3 n5860_s16 (
    .F(n5860_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[7]),
    .I2(n5852_21) 
);
defparam n5860_s16.INIT=8'hE0;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s13.INIT=16'hCACC;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5861_s14.INIT=16'hCACC;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s15.INIT=16'hCACC;
  LUT3 n5861_s16 (
    .F(n5861_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[6]),
    .I2(n5852_21) 
);
defparam n5861_s16.INIT=8'hE0;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s13.INIT=16'hCACC;
  LUT4 n5862_s14 (
    .F(n5862_17),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5862_s14.INIT=16'hCACC;
  LUT4 n5862_s15 (
    .F(n5862_18),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5862_s15.INIT=16'hCACC;
  LUT3 n5862_s16 (
    .F(n5862_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[5]),
    .I2(n5852_21) 
);
defparam n5862_s16.INIT=8'hE0;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s13.INIT=16'hCACC;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s14.INIT=16'hCACC;
  LUT4 n5863_s15 (
    .F(n5863_18),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5863_s15.INIT=16'hCACC;
  LUT3 n5863_s16 (
    .F(n5863_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[4]),
    .I2(n5852_21) 
);
defparam n5863_s16.INIT=8'hE0;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s13.INIT=16'hCACC;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s14.INIT=16'hCACC;
  LUT4 n5864_s15 (
    .F(n5864_18),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5864_s15.INIT=16'hCACC;
  LUT3 n5864_s16 (
    .F(n5864_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[3]),
    .I2(n5852_21) 
);
defparam n5864_s16.INIT=8'hE0;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s13.INIT=16'hCACC;
  LUT4 n5865_s14 (
    .F(n5865_17),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5865_s14.INIT=16'hCACC;
  LUT4 n5865_s15 (
    .F(n5865_18),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5865_s15.INIT=16'hCACC;
  LUT3 n5865_s16 (
    .F(n5865_19),
    .I0(n5852_20),
    .I1(w_command_vram_address[2]),
    .I2(n5852_21) 
);
defparam n5865_s16.INIT=8'hE0;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s10.INIT=16'hCACC;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s11.INIT=16'hCACC;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s12.INIT=16'hCACC;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5866_s13.INIT=16'h8000;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[31]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5866_s14.INIT=16'h00F1;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s11.INIT=16'hCACC;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s12.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s9.INIT=16'hCACC;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s10.INIT=16'hCACC;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s11.INIT=16'hCACC;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5868_s12.INIT=16'h8000;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s9.INIT=16'hCACC;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s10.INIT=16'hCACC;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s11.INIT=16'hCACC;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5869_s12.INIT=16'h8000;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[28]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5869_s13.INIT=16'h00F1;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s9.INIT=16'hCACC;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s10.INIT=16'hCACC;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s11.INIT=16'hCACC;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[27]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5870_s12.INIT=16'h00F1;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s9.INIT=16'hCACC;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s10.INIT=16'hCACC;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s11.INIT=16'hCACC;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(w_command_vram_wdata[26]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s12.INIT=16'hACCB;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s9.INIT=16'hCACC;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s10.INIT=16'hCACC;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s11.INIT=16'hCACC;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s12.INIT=16'hCACC;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s9.INIT=16'hCACC;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s10.INIT=16'hCACC;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s11.INIT=16'hCACC;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s12.INIT=16'hCACC;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s12.INIT=16'hCACC;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s13.INIT=16'hCACC;
  LUT2 n5874_s14 (
    .F(n5874_17),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5874_s14.INIT=4'h1;
  LUT2 n5874_s15 (
    .F(n5874_18),
    .I0(n5869_15),
    .I1(ff_cache3_data_en) 
);
defparam n5874_s15.INIT=4'h4;
  LUT4 n5874_s17 (
    .F(n5874_20),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s17.INIT=16'hCACC;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s9.INIT=16'hCACC;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s10.INIT=16'hCACC;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s11.INIT=16'hCACC;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s12.INIT=16'hCACC;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s10.INIT=16'hCACC;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s11.INIT=16'hCACC;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s12.INIT=16'hCACC;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s9.INIT=16'hCACC;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s10.INIT=16'hAC00;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5877_s11.INIT=16'h000B;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s12.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s9.INIT=16'hCACC;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s10.INIT=16'hCACC;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s11.INIT=16'hCACC;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s9.INIT=16'hCACC;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s10.INIT=16'hCACC;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s11.INIT=16'hCACC;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5879_s12.INIT=16'h5CFB;
  LUT2 n5880_s14 (
    .F(n5880_17),
    .I0(n5866_16),
    .I1(ff_cache2_data_en) 
);
defparam n5880_s14.INIT=4'h4;
  LUT4 n5880_s15 (
    .F(n5880_18),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s15.INIT=16'hCACC;
  LUT4 n5880_s16 (
    .F(n5880_19),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s16.INIT=16'hCACC;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s9.INIT=16'hCACC;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s10.INIT=16'hCACC;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s11.INIT=16'hCACC;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[16]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5881_s12.INIT=16'h00F1;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s9.INIT=16'hCACC;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s10.INIT=16'hCACC;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s11.INIT=16'hCACC;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[15]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5882_s12.INIT=16'h00F1;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s10.INIT=16'hCACC;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s11.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s12.INIT=16'hCACC;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[14]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5883_s13.INIT=16'h00F1;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s9.INIT=16'hCACC;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s10.INIT=16'hCACC;
  LUT2 n5884_s11 (
    .F(n5884_14),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write) 
);
defparam n5884_s11.INIT=4'h1;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s12.INIT=16'hCACC;
  LUT2 n5884_s13 (
    .F(n5884_16),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]) 
);
defparam n5884_s13.INIT=4'h4;
  LUT4 n5884_s14 (
    .F(n5884_17),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[13]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5884_s14.INIT=16'h00F1;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s9.INIT=16'hCACC;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s10.INIT=16'hCACC;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s11.INIT=16'hCACC;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[12]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5885_s12.INIT=16'h00F1;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s11.INIT=16'hCACC;
  LUT3 n5886_s12 (
    .F(n5886_15),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[0]) 
);
defparam n5886_s12.INIT=8'hB0;
  LUT4 n5886_s13 (
    .F(n5886_16),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s13.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_17),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s9.INIT=16'hCACC;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s10.INIT=16'hCACC;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s11.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5887_s12.INIT=16'h8000;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[10]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5887_s13.INIT=16'h00F1;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s9.INIT=16'hCACC;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s10.INIT=16'hCACC;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s11.INIT=16'hCACC;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5888_s12.INIT=16'h5CFB;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s10.INIT=16'hCACC;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s11.INIT=16'hCACC;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s12.INIT=16'hCACC;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s9.INIT=16'hCACC;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s10.INIT=16'hCACC;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s11.INIT=16'hCACC;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[7]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5890_s12.INIT=16'h00F1;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s9.INIT=16'hCACC;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s10.INIT=16'hCACC;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s11.INIT=16'hCACC;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_wdata[6]) 
);
defparam n5891_s12.INIT=16'hE022;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5892_s14 (
    .F(n5892_17),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s14.INIT=16'hCACC;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s11.INIT=16'hCACC;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s12.INIT=16'hCACC;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s10.INIT=16'hCACC;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s11.INIT=16'hCACC;
  LUT4 n5894_s13 (
    .F(n5894_16),
    .I0(n5866_16),
    .I1(ff_cache2_data_en),
    .I2(n5894_17),
    .I3(n5894_18) 
);
defparam n5894_s13.INIT=16'h00BF;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s9.INIT=16'hCACC;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s10.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s11.INIT=16'hCACC;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[2]),
    .I2(n5892_10),
    .I3(n5874_7) 
);
defparam n5895_s12.INIT=16'h00F1;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s11.INIT=16'hCACC;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s12.INIT=16'hCACC;
  LUT4 n5896_s13 (
    .F(n5896_16),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s13.INIT=16'hCACC;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s10.INIT=16'hCACC;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5866_16),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s11.INIT=16'hCACC;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s12.INIT=16'hCACC;
  LUT4 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache0_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5898_s19.INIT=16'hCACC;
  LUT4 n5898_s20 (
    .F(n5898_23),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5898_s20.INIT=16'h3A0D;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache0_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5868_15),
    .I3(ff_cache0_data_en) 
);
defparam n5899_s17.INIT=16'hCACC;
  LUT4 n5899_s18 (
    .F(n5899_21),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5899_s18.INIT=16'hBAE3;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5900_s17.INIT=16'hCACC;
  LUT4 n5901_s17 (
    .F(n5901_20),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5869_15),
    .I3(ff_cache3_data_en) 
);
defparam n5901_s17.INIT=16'h3533;
  LUT4 n5901_s18 (
    .F(n5901_21),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5901_s18.INIT=16'hCF5D;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_20),
    .I1(ff_cache_vram_rdata_en_18),
    .I2(w_cache2_hit),
    .I3(n6693_14) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h3500;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hBBF0;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_16),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_data_31_s11.INIT=8'hB0;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(n5868_15),
    .I1(n5866_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s13.INIT=16'h03F5;
  LUT4 n6695_s14 (
    .F(n6695_19),
    .I0(ff_flush_state[1]),
    .I1(n5887_15),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en) 
);
defparam n6695_s14.INIT=16'h1000;
  LUT3 n6695_s15 (
    .F(n6695_20),
    .I0(n5869_15),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n6695_s15.INIT=8'h40;
  LUT2 n5851_s24 (
    .F(n5851_27),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]) 
);
defparam n5851_s24.INIT=4'h8;
  LUT2 n5851_s25 (
    .F(n5851_28),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s25.INIT=4'h4;
  LUT3 n5852_s17 (
    .F(n5852_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n5852_s17.INIT=8'h0B;
  LUT3 n5852_s18 (
    .F(n5852_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n5852_s18.INIT=8'hE3;
  LUT4 n5894_s14 (
    .F(n5894_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache2_data[3]) 
);
defparam n5894_s14.INIT=16'h4000;
  LUT3 n5894_s15 (
    .F(n5894_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[3]) 
);
defparam n5894_s15.INIT=8'h90;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_18),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_data_31_s12.INIT=16'h1055;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(ff_cache_vram_write),
    .I1(n6693_14),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(n5874_7),
    .I1(ff_start),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h0001;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_vram_address_16_15),
    .I1(ff_start),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s12.INIT=16'h0001;
  LUT4 n5859_s17 (
    .F(n5859_21),
    .I0(n5859_16),
    .I1(n5859_17),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5859_s17.INIT=16'h3D33;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_22),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_7_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_22),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_15_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_22),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_23_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_22),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_31_s11.INIT=16'h5400;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8) 
);
defparam ff_vram_address_16_s13.INIT=8'h10;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(n6693_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT4 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_13),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en_16) 
);
defparam ff_cache3_already_read_s8.INIT=16'h8000;
  LUT3 n5874_s18 (
    .F(n5874_22),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5874_s18.INIT=8'h40;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_already_read_s9.INIT=16'h8000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_20),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s13.INIT=16'h0800;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT3 n5867_s14 (
    .F(n5867_18),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5867_15) 
);
defparam n5867_s14.INIT=8'h04;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s7 (
    .F(n5643_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5643_s7.INIT=16'h0EFF;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_15),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_14),
    .I2(n5874_18),
    .I3(n5874_22) 
);
defparam ff_cache3_address_16_s9.INIT=16'h8000;
  LUT3 n5898_s21 (
    .F(n5898_25),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_14),
    .I2(n5851_11) 
);
defparam n5898_s21.INIT=8'h80;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 n5898_s22 (
    .F(n5898_27),
    .I0(n5868_15),
    .I1(ff_cache0_data_en),
    .I2(n5851_19),
    .I3(ff_priority[0]) 
);
defparam n5898_s22.INIT=16'hF044;
  LUT3 n5889_s14 (
    .F(n5889_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5889_15) 
);
defparam n5889_s14.INIT=8'h04;
  LUT3 n5886_s15 (
    .F(n5886_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5886_14) 
);
defparam n5886_s15.INIT=8'h04;
  LUT4 n5883_s14 (
    .F(n5883_18),
    .I0(n5883_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5880_23) 
);
defparam n5883_s14.INIT=16'hDF00;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s12.INIT=16'h0800;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n5643_11) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h7500;
  LUT3 ff_cache3_data_31_s12 (
    .F(ff_cache3_data_31_20),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_12) 
);
defparam ff_cache3_data_31_s12.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_22),
    .I0(ff_cache1_data_31_18),
    .I1(w_cache_vram_rdata_en),
    .I2(n5851_11),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache1_data_31_s14.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(ff_cache1_already_read_14),
    .I1(w_cache_vram_rdata_en),
    .I2(n5851_11),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache1_already_read_s10.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(w_cache_vram_rdata_en),
    .I2(n5851_11),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'h1000;
  LUT4 n5894_s16 (
    .F(n5894_20),
    .I0(n5894_22),
    .I1(n5866_16),
    .I2(ff_cache2_data_en),
    .I3(n5894_16) 
);
defparam n5894_s16.INIT=16'h7500;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s15 (
    .F(ff_cache1_data_31_24),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s15.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache3_data_31_s13 (
    .F(ff_cache3_data_31_22),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_14) 
);
defparam ff_cache3_data_31_s13.INIT=16'hB000;
  LUT4 n5883_s15 (
    .F(n5883_20),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5887_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s15.INIT=16'hCACC;
  LUT4 n5900_s19 (
    .F(n5900_23),
    .I0(n5892_11),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5900_s19.INIT=16'hE00E;
  LUT4 n5897_s14 (
    .F(n5897_18),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s14.INIT=16'hE00E;
  LUT4 n5893_s14 (
    .F(n5893_18),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s14.INIT=16'hE00E;
  LUT4 n5889_s15 (
    .F(n5889_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_cache0_data[8]),
    .I3(n6409_11) 
);
defparam n5889_s15.INIT=16'hF099;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5878_s13.INIT=16'hE00E;
  LUT4 n5876_s14 (
    .F(n5876_18),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s14.INIT=16'hE00E;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s14.INIT=16'hE00E;
  LUT4 n5896_s14 (
    .F(n5896_18),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s14.INIT=16'hE00E;
  LUT4 n5874_s19 (
    .F(n5874_24),
    .I0(n5892_11),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s19.INIT=16'hE00E;
  LUT4 n5880_s17 (
    .F(n5880_21),
    .I0(n5880_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5867_20) 
);
defparam n5880_s17.INIT=16'hFD00;
  LUT3 n5875_s13 (
    .F(n5875_17),
    .I0(n5875_13),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5875_s13.INIT=8'h02;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 n5896_s15 (
    .F(n5896_20),
    .I0(n5896_14),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s15.INIT=16'h2000;
  LUT4 n5894_s17 (
    .F(n5894_22),
    .I0(w_command_vram_wdata[3]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5894_s17.INIT=16'h2000;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(ff_cache2_already_read_18),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0001;
  LUT4 n5867_s15 (
    .F(n5867_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5874_7) 
);
defparam n5867_s15.INIT=16'h00FE;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(ff_cache3_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache3_data_en_s6.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_14),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s8.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_13),
    .I0(n5874_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n6693_s12 (
    .F(n6693_19),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s12.INIT=16'h0111;
  LUT4 n5880_s18 (
    .F(n5880_23),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5851_11) 
);
defparam n5880_s18.INIT=16'h1500;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(n5851_11),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s15.INIT=16'h0777;
  LUT3 n5865_s17 (
    .F(n5865_21),
    .I0(n95_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5865_s17.INIT=8'h80;
  LUT3 n5864_s17 (
    .F(n5864_21),
    .I0(n94_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5864_s17.INIT=8'h80;
  LUT3 n5863_s17 (
    .F(n5863_21),
    .I0(n93_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5863_s17.INIT=8'h80;
  LUT3 n5862_s17 (
    .F(n5862_21),
    .I0(n92_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5862_s17.INIT=8'h80;
  LUT3 n5861_s17 (
    .F(n5861_21),
    .I0(n91_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5861_s17.INIT=8'h80;
  LUT3 n5860_s17 (
    .F(n5860_21),
    .I0(n90_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5860_s17.INIT=8'h80;
  LUT3 n5859_s18 (
    .F(n5859_23),
    .I0(n89_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5859_s18.INIT=8'h80;
  LUT3 n5858_s17 (
    .F(n5858_21),
    .I0(n88_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5858_s17.INIT=8'h80;
  LUT3 n5857_s17 (
    .F(n5857_21),
    .I0(n87_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5857_s17.INIT=8'h80;
  LUT3 n5856_s17 (
    .F(n5856_21),
    .I0(n86_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5856_s17.INIT=8'h80;
  LUT3 n5855_s17 (
    .F(n5855_21),
    .I0(n85_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5855_s17.INIT=8'h80;
  LUT3 n5854_s17 (
    .F(n5854_21),
    .I0(n84_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5854_s17.INIT=8'h80;
  LUT3 n5853_s17 (
    .F(n5853_21),
    .I0(n83_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5853_s17.INIT=8'h80;
  LUT3 n5852_s19 (
    .F(n5852_23),
    .I0(n82_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5852_s19.INIT=8'h80;
  LUT3 n5851_s26 (
    .F(n5851_30),
    .I0(n81_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5851_s26.INIT=8'h80;
  LUT4 n6693_s13 (
    .F(n6693_21),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6693_s13.INIT=16'h5455;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_en_s9 (
    .F(ff_cache0_data_en_16),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache0_data_en_12) 
);
defparam ff_cache0_data_en_s9.INIT=16'h1000;
  LUT4 n5880_s19 (
    .F(n5880_25),
    .I0(n110_6),
    .I1(n110_7),
    .I2(ff_priority[1]),
    .I3(n5866_19) 
);
defparam n5880_s19.INIT=16'h0035;
  LUT4 n5892_s15 (
    .F(n5892_19),
    .I0(n122_6),
    .I1(n122_7),
    .I2(ff_priority[1]),
    .I3(n5866_19) 
);
defparam n5892_s15.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_18),
    .I0(ff_cache2_already_read),
    .I1(n550_6),
    .I2(n550_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_20),
    .I0(ff_cache3_already_read),
    .I1(n592_6),
    .I2(n592_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h5044;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_16),
    .I2(n5851_11),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5023_s4.INIT=16'h3F40;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(n5022_10) 
);
defparam ff_cache0_address_15_s11.INIT=16'hB000;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(n5872_12),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5872_s13.INIT=16'h0008;
  LUT4 n5874_s20 (
    .F(n5874_26),
    .I0(n5874_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5874_s20.INIT=16'h0008;
  LUT4 n5889_s16 (
    .F(n5889_22),
    .I0(n5889_13),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5889_s16.INIT=16'h0008;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s15 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1638_4,
  n1628_4,
  w_pulse0,
  n1668_4,
  n1662_4,
  ff_reset_n2_1,
  w_vram_interleave,
  n806_23,
  w_sprite_mode2_4,
  w_4colors_mode_5,
  w_4colors_mode,
  w_command_vram_rdata_en,
  n354_8,
  w_pulse1,
  ff_vram_wdata_mask_3_6,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  w_next_0_4,
  n1374_14,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1638_4;
input n1628_4;
input w_pulse0;
input n1668_4;
input n1662_4;
input ff_reset_n2_1;
input w_vram_interleave;
input n806_23;
input w_sprite_mode2_4;
input w_4colors_mode_5;
input w_4colors_mode;
input w_command_vram_rdata_en;
input n354_8;
input w_pulse1;
input ff_vram_wdata_mask_3_6;
input [7:0] w_register_data;
input [4:2] reg_screen_mode;
input [5:0] w_register_num;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output w_next_0_4;
output n1374_14;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1105_6;
wire n1105_7;
wire n1106_6;
wire n1106_7;
wire n209_4;
wire n210_4;
wire n211_4;
wire n212_4;
wire n213_4;
wire n214_4;
wire n215_4;
wire n216_4;
wire n217_4;
wire n249_3;
wire n257_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n300_3;
wire n490_6;
wire n491_6;
wire n492_6;
wire n493_6;
wire n494_6;
wire n495_6;
wire n496_6;
wire n497_6;
wire n498_6;
wire n525_3;
wire n533_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire n608_3;
wire n609_3;
wire n610_3;
wire n611_3;
wire n794_4;
wire n795_4;
wire n796_4;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n801_4;
wire n835_3;
wire n843_3;
wire n890_3;
wire n891_3;
wire n892_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n899_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n951_3;
wire n952_3;
wire n953_3;
wire n954_3;
wire n955_3;
wire n1400_3;
wire n1410_3;
wire n1414_3;
wire n1422_3;
wire n1502_3;
wire n1503_3;
wire n1504_3;
wire n1505_3;
wire n1506_3;
wire n1507_3;
wire n1508_3;
wire n1509_3;
wire n1465_3;
wire n1466_3;
wire n1467_3;
wire n1468_3;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_wdata_7_8;
wire n1427_13;
wire n1430_13;
wire n1433_13;
wire n1436_13;
wire n1439_13;
wire n1442_13;
wire n1448_13;
wire n1330_11;
wire n1334_11;
wire n1338_11;
wire n1342_11;
wire n1346_11;
wire n1350_11;
wire n1354_11;
wire n1358_11;
wire n1362_11;
wire n1366_11;
wire n1370_11;
wire n1374_11;
wire n1378_11;
wire n1382_11;
wire n1386_11;
wire n1390_11;
wire n1394_11;
wire ff_dx_8_8;
wire n1170_7;
wire n1464_7;
wire n1463_7;
wire n1122_7;
wire n1121_7;
wire n1120_7;
wire n1119_7;
wire n946_7;
wire ff_count_valid_9;
wire n1452_19;
wire n1309_21;
wire n2064_4;
wire n249_4;
wire n490_7;
wire n525_4;
wire n2259_4;
wire n800_5;
wire n890_4;
wire n891_4;
wire n892_4;
wire n894_4;
wire n895_4;
wire n897_4;
wire n947_4;
wire n948_4;
wire n949_4;
wire n950_4;
wire n951_4;
wire n952_4;
wire n953_4;
wire n954_4;
wire n955_4;
wire n1226_5;
wire n1226_6;
wire n1406_4;
wire n1410_4;
wire n1418_4;
wire n1465_4;
wire n1465_6;
wire n1465_7;
wire n1466_4;
wire n1466_5;
wire n1466_6;
wire n1467_4;
wire n1467_5;
wire n1467_6;
wire n1467_7;
wire n1468_4;
wire n1468_5;
wire ff_sx_8_9;
wire ff_command_enable_7;
wire ff_command_enable_8;
wire ff_source_7_7;
wire ff_cache_vram_write_10;
wire ff_cache_vram_wdata_7_9;
wire ff_cache_vram_wdata_7_10;
wire n1427_14;
wire n1427_15;
wire n1427_16;
wire n1427_17;
wire n1430_14;
wire n1430_17;
wire n1433_14;
wire n1433_15;
wire n1433_16;
wire n1436_14;
wire n1436_16;
wire n1439_14;
wire n1439_15;
wire n1439_16;
wire n1442_16;
wire n1442_17;
wire n1445_14;
wire n1445_15;
wire n1445_16;
wire n1448_14;
wire n1448_15;
wire n1330_12;
wire n1330_13;
wire n1330_14;
wire n1334_12;
wire n1334_13;
wire n1338_12;
wire n1338_13;
wire n1342_12;
wire n1342_13;
wire n1346_12;
wire n1346_13;
wire n1350_12;
wire n1350_13;
wire n1354_12;
wire n1354_13;
wire n1358_12;
wire n1358_13;
wire n1362_12;
wire n1362_13;
wire n1366_12;
wire n1366_13;
wire n1370_12;
wire n1370_13;
wire n1370_14;
wire n1374_12;
wire n1374_13;
wire n1378_12;
wire n1378_13;
wire n1382_12;
wire n1382_13;
wire n1386_12;
wire n1386_13;
wire n1390_12;
wire n1390_13;
wire n1394_12;
wire n1394_13;
wire ff_dx_8_9;
wire n1464_8;
wire n1464_9;
wire n1463_8;
wire n1122_9;
wire n1120_8;
wire n946_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire n1309_22;
wire n1309_23;
wire n209_6;
wire n490_8;
wire n525_5;
wire n835_5;
wire n891_5;
wire n1400_6;
wire n1400_7;
wire n1400_8;
wire n1406_6;
wire n1465_8;
wire n1465_9;
wire n1465_10;
wire n1465_11;
wire n1465_12;
wire n1465_13;
wire n1466_7;
wire n1466_8;
wire n1466_9;
wire n1466_10;
wire n1467_8;
wire n1467_9;
wire n1468_6;
wire n1468_7;
wire n1427_18;
wire n1427_19;
wire n1427_20;
wire n1427_21;
wire n1427_23;
wire n1427_25;
wire n1430_18;
wire n1430_19;
wire n1430_20;
wire n1430_21;
wire n1430_23;
wire n1433_18;
wire n1433_19;
wire n1433_20;
wire n1436_17;
wire n1436_18;
wire n1436_19;
wire n1436_20;
wire n1436_21;
wire n1439_17;
wire n1439_18;
wire n1445_17;
wire n1330_15;
wire n1330_16;
wire n1370_15;
wire n1370_16;
wire n1374_15;
wire n1374_16;
wire n1378_14;
wire n1378_15;
wire n1382_14;
wire n1382_15;
wire n1386_14;
wire n1386_15;
wire n1390_14;
wire n1390_15;
wire n1394_14;
wire n1394_15;
wire n1464_10;
wire n1463_9;
wire n1463_10;
wire n946_9;
wire n946_10;
wire n946_11;
wire ff_count_valid_11;
wire n1309_24;
wire n209_7;
wire n209_8;
wire n835_6;
wire n1465_15;
wire n1466_11;
wire n1468_9;
wire n1427_26;
wire n1427_28;
wire n1427_30;
wire n1427_31;
wire n1427_33;
wire n1427_34;
wire n1427_35;
wire n1430_25;
wire n1430_27;
wire n1430_28;
wire n1430_29;
wire n1433_22;
wire n1433_23;
wire n1436_22;
wire n1436_23;
wire n1436_24;
wire n1436_25;
wire n1468_10;
wire n1427_36;
wire n1427_37;
wire n1427_38;
wire n1427_39;
wire n1430_30;
wire n1430_31;
wire n1430_32;
wire ff_command_enable_10;
wire ff_cache_vram_address_16_10;
wire n1400_10;
wire n1427_41;
wire ff_count_valid_13;
wire n896_6;
wire ff_cache_vram_write_14;
wire n1468_12;
wire n1406_8;
wire n1465_19;
wire n1422_6;
wire n1418_7;
wire n1465_21;
wire n835_8;
wire n893_6;
wire n2344_5;
wire n2128_5;
wire n1430_34;
wire ff_cache_flush_start_14;
wire ff_next_state_0_9;
wire ff_cache_vram_write_16;
wire ff_sx_8_11;
wire n1121_10;
wire n1122_11;
wire n1465_23;
wire n1400_12;
wire n1226_8;
wire n2352_5;
wire n2127_5;
wire n2359_5;
wire n1430_36;
wire n1430_38;
wire n1427_43;
wire n1427_45;
wire n2260_5;
wire n2065_5;
wire n1442_19;
wire n1430_40;
wire n1445_19;
wire n2259_6;
wire n2064_6;
wire n1366_17;
wire n1366_19;
wire n1442_21;
wire n1465_25;
wire n209_10;
wire n1433_25;
wire n1427_47;
wire n1116_11;
wire n1115_11;
wire n1118_11;
wire n1117_11;
wire n1433_27;
wire n1427_49;
wire n1436_27;
wire n1430_42;
wire n1123_10;
wire n1123_12;
wire ff_read_pixel_7_15;
wire n1124_10;
wire n1124_12;
wire n1125_10;
wire n1126_10;
wire n1127_10;
wire n1127_12;
wire n1128_10;
wire n1128_12;
wire n1129_10;
wire n1130_10;
wire n793_7;
wire n793_8;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_0_COUT ;
wire n925_1;
wire n925_2;
wire n924_1;
wire n924_2;
wire n923_1;
wire n923_2;
wire n922_1;
wire n922_2;
wire n921_1;
wire n921_2;
wire n920_1;
wire n920_2;
wire n919_1;
wire n919_2;
wire n918_1;
wire n918_2;
wire n917_1;
wire n917_2;
wire n916_1;
wire n916_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n985_9;
wire n774_2;
wire n774_3;
wire n773_2;
wire n773_3;
wire n772_2;
wire n772_3;
wire n771_2;
wire n771_3;
wire n770_2;
wire n770_3;
wire n769_2;
wire n769_3;
wire n768_2;
wire n768_3;
wire n767_2;
wire n767_3;
wire n1105_9;
wire n1106_9;
wire ff_diy_3_4;
wire ff_dix_3_4;
wire ff_busy;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sy;
wire [9:0] w_next_dy;
wire [8:0] w_next_sx;
wire [8:0] w_next_dx;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1105_s6 (
    .F(n1105_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_dx[0]) 
);
defparam n1105_s6.INIT=8'hCA;
  LUT3 n1105_s7 (
    .F(n1105_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_dx[0]) 
);
defparam n1105_s7.INIT=8'hCA;
  LUT3 n1106_s6 (
    .F(n1106_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_dx[0]) 
);
defparam n1106_s6.INIT=8'hCA;
  LUT3 n1106_s7 (
    .F(n1106_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_dx[0]) 
);
defparam n1106_s7.INIT=8'hCA;
  LUT3 n209_s1 (
    .F(n209_4),
    .I0(reg_sx[8]),
    .I1(w_next_sx[8]),
    .I2(n209_10) 
);
defparam n209_s1.INIT=8'hCA;
  LUT3 n210_s1 (
    .F(n210_4),
    .I0(reg_sx[7]),
    .I1(w_next_sx[7]),
    .I2(n209_10) 
);
defparam n210_s1.INIT=8'hCA;
  LUT3 n211_s1 (
    .F(n211_4),
    .I0(reg_sx[6]),
    .I1(w_next_sx[6]),
    .I2(n209_10) 
);
defparam n211_s1.INIT=8'hCA;
  LUT3 n212_s1 (
    .F(n212_4),
    .I0(reg_sx[5]),
    .I1(w_next_sx[5]),
    .I2(n209_10) 
);
defparam n212_s1.INIT=8'hCA;
  LUT3 n213_s1 (
    .F(n213_4),
    .I0(reg_sx[4]),
    .I1(w_next_sx[4]),
    .I2(n209_10) 
);
defparam n213_s1.INIT=8'hCA;
  LUT3 n214_s1 (
    .F(n214_4),
    .I0(reg_sx[3]),
    .I1(w_next_sx[3]),
    .I2(n209_10) 
);
defparam n214_s1.INIT=8'hCA;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(reg_sx[2]),
    .I1(w_next_sx[2]),
    .I2(n209_10) 
);
defparam n215_s1.INIT=8'hCA;
  LUT3 n216_s1 (
    .F(n216_4),
    .I0(reg_sx[1]),
    .I1(w_next_sx[1]),
    .I2(n209_10) 
);
defparam n216_s1.INIT=8'hCA;
  LUT3 n217_s1 (
    .F(n217_4),
    .I0(reg_sx[0]),
    .I1(w_next_sx[0]),
    .I2(n209_10) 
);
defparam n217_s1.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(n2064_4),
    .I1(n1638_4),
    .I2(n249_4) 
);
defparam n249_s0.INIT=8'hF8;
  LUT3 n257_s0 (
    .F(n257_3),
    .I0(n2064_4),
    .I1(n1628_4),
    .I2(n249_4) 
);
defparam n257_s0.INIT=8'hF8;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_pulse0) 
);
defparam n291_s0.INIT=8'hCA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_pulse0) 
);
defparam n292_s0.INIT=8'hCA;
  LUT3 n293_s0 (
    .F(n293_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_pulse0) 
);
defparam n293_s0.INIT=8'hCA;
  LUT3 n294_s0 (
    .F(n294_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_pulse0) 
);
defparam n294_s0.INIT=8'hCA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_pulse0) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n296_s0 (
    .F(n296_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_pulse0) 
);
defparam n296_s0.INIT=8'hCA;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_pulse0) 
);
defparam n297_s0.INIT=8'hCA;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_pulse0) 
);
defparam n298_s0.INIT=8'hCA;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_pulse0) 
);
defparam n299_s0.INIT=8'hCA;
  LUT3 n300_s0 (
    .F(n300_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse0) 
);
defparam n300_s0.INIT=8'hCA;
  LUT3 n490_s3 (
    .F(n490_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n490_7) 
);
defparam n490_s3.INIT=8'hCA;
  LUT3 n491_s3 (
    .F(n491_6),
    .I0(reg_dx[7]),
    .I1(w_next_dx[7]),
    .I2(n490_7) 
);
defparam n491_s3.INIT=8'hCA;
  LUT3 n492_s3 (
    .F(n492_6),
    .I0(reg_dx[6]),
    .I1(w_next_dx[6]),
    .I2(n490_7) 
);
defparam n492_s3.INIT=8'hCA;
  LUT3 n493_s3 (
    .F(n493_6),
    .I0(reg_dx[5]),
    .I1(w_next_dx[5]),
    .I2(n490_7) 
);
defparam n493_s3.INIT=8'hCA;
  LUT3 n494_s3 (
    .F(n494_6),
    .I0(reg_dx[4]),
    .I1(w_next_dx[4]),
    .I2(n490_7) 
);
defparam n494_s3.INIT=8'hCA;
  LUT3 n495_s3 (
    .F(n495_6),
    .I0(reg_dx[3]),
    .I1(w_next_dx[3]),
    .I2(n490_7) 
);
defparam n495_s3.INIT=8'hCA;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(reg_dx[2]),
    .I1(w_next_dx[2]),
    .I2(n490_7) 
);
defparam n496_s3.INIT=8'hCA;
  LUT3 n497_s3 (
    .F(n497_6),
    .I0(reg_dx[1]),
    .I1(w_next_dx[1]),
    .I2(n490_7) 
);
defparam n497_s3.INIT=8'hCA;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(reg_dx[0]),
    .I1(w_next_dx[0]),
    .I2(n490_7) 
);
defparam n498_s3.INIT=8'hCA;
  LUT3 n525_s0 (
    .F(n525_3),
    .I0(n2064_4),
    .I1(n1668_4),
    .I2(n525_4) 
);
defparam n525_s0.INIT=8'hF8;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(n2064_4),
    .I1(n1662_4),
    .I2(n525_4) 
);
defparam n533_s0.INIT=8'hF8;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_pulse0) 
);
defparam n602_s0.INIT=8'hCA;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_pulse0) 
);
defparam n603_s0.INIT=8'hCA;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_pulse0) 
);
defparam n604_s0.INIT=8'hCA;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_pulse0) 
);
defparam n605_s0.INIT=8'hCA;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_pulse0) 
);
defparam n606_s0.INIT=8'hCA;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_pulse0) 
);
defparam n607_s0.INIT=8'hCA;
  LUT3 n608_s0 (
    .F(n608_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_pulse0) 
);
defparam n608_s0.INIT=8'hCA;
  LUT3 n609_s0 (
    .F(n609_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_pulse0) 
);
defparam n609_s0.INIT=8'hCA;
  LUT3 n610_s0 (
    .F(n610_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_pulse0) 
);
defparam n610_s0.INIT=8'hCA;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse0) 
);
defparam n611_s0.INIT=8'hCA;
  LUT3 n794_s1 (
    .F(n794_4),
    .I0(reg_nx[7]),
    .I1(n767_2),
    .I2(n209_10) 
);
defparam n794_s1.INIT=8'hCA;
  LUT3 n795_s1 (
    .F(n795_4),
    .I0(reg_nx[6]),
    .I1(n768_2),
    .I2(n209_10) 
);
defparam n795_s1.INIT=8'hCA;
  LUT3 n796_s1 (
    .F(n796_4),
    .I0(reg_nx[5]),
    .I1(n769_2),
    .I2(n209_10) 
);
defparam n796_s1.INIT=8'hCA;
  LUT3 n797_s1 (
    .F(n797_4),
    .I0(reg_nx[4]),
    .I1(n770_2),
    .I2(n209_10) 
);
defparam n797_s1.INIT=8'hCA;
  LUT3 n798_s1 (
    .F(n798_4),
    .I0(reg_nx[3]),
    .I1(n771_2),
    .I2(n209_10) 
);
defparam n798_s1.INIT=8'hCA;
  LUT3 n799_s1 (
    .F(n799_4),
    .I0(reg_nx[2]),
    .I1(n772_2),
    .I2(n209_10) 
);
defparam n799_s1.INIT=8'hCA;
  LUT3 n800_s1 (
    .F(n800_4),
    .I0(n800_5),
    .I1(n773_2),
    .I2(n209_10) 
);
defparam n800_s1.INIT=8'hCA;
  LUT4 n801_s1 (
    .F(n801_4),
    .I0(reg_nx[0]),
    .I1(w_next[0]),
    .I2(n774_2),
    .I3(n209_10) 
);
defparam n801_s1.INIT=16'hF088;
  LUT3 n835_s0 (
    .F(n835_3),
    .I0(n2259_4),
    .I1(n1638_4),
    .I2(n835_8) 
);
defparam n835_s0.INIT=8'hF8;
  LUT3 n843_s0 (
    .F(n843_3),
    .I0(n2259_4),
    .I1(n1628_4),
    .I2(n835_8) 
);
defparam n843_s0.INIT=8'hF8;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(n890_4),
    .I1(w_register_data[1]),
    .I2(w_pulse0) 
);
defparam n890_s0.INIT=8'hC5;
  LUT4 n891_s0 (
    .F(n891_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n891_4),
    .I3(w_pulse0) 
);
defparam n891_s0.INIT=16'hAA3C;
  LUT3 n892_s0 (
    .F(n892_3),
    .I0(n892_4),
    .I1(w_register_data[7]),
    .I2(w_pulse0) 
);
defparam n892_s0.INIT=8'hCA;
  LUT3 n893_s0 (
    .F(n893_3),
    .I0(n893_6),
    .I1(w_register_data[6]),
    .I2(w_pulse0) 
);
defparam n893_s0.INIT=8'hCA;
  LUT4 n894_s0 (
    .F(n894_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n894_4),
    .I3(w_pulse0) 
);
defparam n894_s0.INIT=16'hAA3C;
  LUT4 n895_s0 (
    .F(n895_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n895_4),
    .I3(w_pulse0) 
);
defparam n895_s0.INIT=16'hAA3C;
  LUT3 n896_s0 (
    .F(n896_3),
    .I0(n896_6),
    .I1(w_register_data[3]),
    .I2(w_pulse0) 
);
defparam n896_s0.INIT=8'hC5;
  LUT4 n897_s0 (
    .F(n897_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n897_4),
    .I3(w_pulse0) 
);
defparam n897_s0.INIT=16'hAA3C;
  LUT4 n898_s0 (
    .F(n898_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_pulse0) 
);
defparam n898_s0.INIT=16'hAAC3;
  LUT3 n899_s0 (
    .F(n899_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse0) 
);
defparam n899_s0.INIT=8'hC5;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(n947_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n947_s0.INIT=8'hCA;
  LUT3 n948_s0 (
    .F(n948_3),
    .I0(n948_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n948_s0.INIT=8'hCA;
  LUT3 n949_s0 (
    .F(n949_3),
    .I0(n949_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n949_s0.INIT=8'hCA;
  LUT3 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n950_s0.INIT=8'hCA;
  LUT3 n951_s0 (
    .F(n951_3),
    .I0(n951_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n951_s0.INIT=8'hCA;
  LUT3 n952_s0 (
    .F(n952_3),
    .I0(n952_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n952_s0.INIT=8'hCA;
  LUT3 n953_s0 (
    .F(n953_3),
    .I0(n953_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n953_s0.INIT=8'hCA;
  LUT3 n954_s0 (
    .F(n954_3),
    .I0(n954_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n954_s0.INIT=8'hCA;
  LUT3 n955_s0 (
    .F(n955_3),
    .I0(n955_4),
    .I1(reg_nx[0]),
    .I2(ff_start) 
);
defparam n955_s0.INIT=8'hCA;
  LUT2 n1400_s0 (
    .F(n1400_3),
    .I0(n1400_12),
    .I1(n1400_10) 
);
defparam n1400_s0.INIT=4'hE;
  LUT4 n1410_s0 (
    .F(n1410_3),
    .I0(ff_state[0]),
    .I1(n1410_4),
    .I2(n1226_5),
    .I3(ff_state[1]) 
);
defparam n1410_s0.INIT=16'hF088;
  LUT2 n1414_s0 (
    .F(n1414_3),
    .I0(n1406_4),
    .I1(n1410_3) 
);
defparam n1414_s0.INIT=4'hE;
  LUT4 n1422_s0 (
    .F(n1422_3),
    .I0(n1422_6),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1410_4) 
);
defparam n1422_s0.INIT=16'hBEAA;
  LUT3 n1502_s0 (
    .F(n1502_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1502_s0.INIT=8'hCA;
  LUT3 n1503_s0 (
    .F(n1503_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1503_s0.INIT=8'hCA;
  LUT3 n1504_s0 (
    .F(n1504_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1504_s0.INIT=8'hCA;
  LUT3 n1505_s0 (
    .F(n1505_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1505_s0.INIT=8'hCA;
  LUT3 n1506_s0 (
    .F(n1506_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1506_s0.INIT=8'hCA;
  LUT3 n1507_s0 (
    .F(n1507_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1507_s0.INIT=8'hCA;
  LUT3 n1508_s0 (
    .F(n1508_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1508_s0.INIT=8'hCA;
  LUT3 n1509_s0 (
    .F(n1509_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1509_s0.INIT=8'hCA;
  LUT4 n1465_s0 (
    .F(n1465_3),
    .I0(n1465_4),
    .I1(n1465_25),
    .I2(n1465_6),
    .I3(n1465_7) 
);
defparam n1465_s0.INIT=16'h004F;
  LUT4 n1466_s0 (
    .F(n1466_3),
    .I0(n1466_4),
    .I1(n1465_25),
    .I2(n1466_5),
    .I3(n1466_6) 
);
defparam n1466_s0.INIT=16'h008F;
  LUT4 n1467_s0 (
    .F(n1467_3),
    .I0(n1467_4),
    .I1(n1467_5),
    .I2(n1467_6),
    .I3(n1467_7) 
);
defparam n1467_s0.INIT=16'h002F;
  LUT4 n1468_s0 (
    .F(n1468_3),
    .I0(n1468_4),
    .I1(ff_command[0]),
    .I2(ff_start),
    .I3(n1468_5) 
);
defparam n1468_s0.INIT=16'h00DF;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT2 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=4'h4;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_cache_vram_wdata_7_10),
    .I2(n1400_3),
    .I3(ff_cache_vram_write_10) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'hF800;
  LUT4 n1427_s9 (
    .F(n1427_13),
    .I0(n1427_14),
    .I1(n1427_15),
    .I2(n1427_16),
    .I3(n1427_17) 
);
defparam n1427_s9.INIT=16'hB0FF;
  LUT4 n1430_s9 (
    .F(n1430_13),
    .I0(n1430_14),
    .I1(n1430_42),
    .I2(n1430_40),
    .I3(n1430_17) 
);
defparam n1430_s9.INIT=16'hB0FF;
  LUT4 n1433_s9 (
    .F(n1433_13),
    .I0(w_next_0_4),
    .I1(n1433_14),
    .I2(n1433_15),
    .I3(n1433_16) 
);
defparam n1433_s9.INIT=16'hE0FF;
  LUT3 n1436_s9 (
    .F(n1436_13),
    .I0(n1436_14),
    .I1(n1436_27),
    .I2(n1436_16) 
);
defparam n1436_s9.INIT=8'h8F;
  LUT4 n1439_s9 (
    .F(n1439_13),
    .I0(n1439_14),
    .I1(n1427_14),
    .I2(n1439_15),
    .I3(n1439_16) 
);
defparam n1439_s9.INIT=16'hE0FF;
  LUT4 n1442_s9 (
    .F(n1442_13),
    .I0(n1442_19),
    .I1(n1442_21),
    .I2(n1442_16),
    .I3(n1442_17) 
);
defparam n1442_s9.INIT=16'hF2FF;
  LUT2 n1448_s9 (
    .F(n1448_13),
    .I0(n1448_14),
    .I1(n1448_15) 
);
defparam n1448_s9.INIT=4'hB;
  LUT4 n1330_s6 (
    .F(n1330_11),
    .I0(n1330_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1330_14) 
);
defparam n1330_s6.INIT=16'h8F88;
  LUT4 n1334_s6 (
    .F(n1334_11),
    .I0(n1334_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1334_13) 
);
defparam n1334_s6.INIT=16'h8F88;
  LUT4 n1338_s6 (
    .F(n1338_11),
    .I0(n1338_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1338_13) 
);
defparam n1338_s6.INIT=16'h8F88;
  LUT4 n1342_s6 (
    .F(n1342_11),
    .I0(n1342_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1342_13) 
);
defparam n1342_s6.INIT=16'h8F88;
  LUT4 n1346_s6 (
    .F(n1346_11),
    .I0(n1346_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1346_13) 
);
defparam n1346_s6.INIT=16'h8F88;
  LUT4 n1350_s6 (
    .F(n1350_11),
    .I0(n1350_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1350_13) 
);
defparam n1350_s6.INIT=16'h8F88;
  LUT4 n1354_s6 (
    .F(n1354_11),
    .I0(n1354_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1354_13) 
);
defparam n1354_s6.INIT=16'h8F88;
  LUT4 n1358_s6 (
    .F(n1358_11),
    .I0(n1358_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1358_13) 
);
defparam n1358_s6.INIT=16'h8F88;
  LUT4 n1362_s6 (
    .F(n1362_11),
    .I0(n1362_12),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1362_13) 
);
defparam n1362_s6.INIT=16'h8F88;
  LUT2 n1366_s6 (
    .F(n1366_11),
    .I0(n1366_12),
    .I1(n1366_13) 
);
defparam n1366_s6.INIT=4'hE;
  LUT3 n1370_s6 (
    .F(n1370_11),
    .I0(n1370_12),
    .I1(n1370_13),
    .I2(n1370_14) 
);
defparam n1370_s6.INIT=8'h53;
  LUT2 n1374_s6 (
    .F(n1374_11),
    .I0(n1374_12),
    .I1(n1374_13) 
);
defparam n1374_s6.INIT=4'hE;
  LUT2 n1378_s6 (
    .F(n1378_11),
    .I0(n1378_12),
    .I1(n1378_13) 
);
defparam n1378_s6.INIT=4'hE;
  LUT2 n1382_s6 (
    .F(n1382_11),
    .I0(n1382_12),
    .I1(n1382_13) 
);
defparam n1382_s6.INIT=4'hE;
  LUT2 n1386_s6 (
    .F(n1386_11),
    .I0(n1386_12),
    .I1(n1386_13) 
);
defparam n1386_s6.INIT=4'hE;
  LUT2 n1390_s6 (
    .F(n1390_11),
    .I0(n1390_12),
    .I1(n1390_13) 
);
defparam n1390_s6.INIT=4'hE;
  LUT3 n1394_s6 (
    .F(n1394_11),
    .I0(n1394_12),
    .I1(n1394_13),
    .I2(n1370_14) 
);
defparam n1394_s6.INIT=8'h35;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_8_9),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT3 n1170_s2 (
    .F(n1170_7),
    .I0(n1422_6),
    .I1(n1330_13),
    .I2(ff_cache_vram_valid) 
);
defparam n1170_s2.INIT=8'h0B;
  LUT3 n1464_s2 (
    .F(n1464_7),
    .I0(n1464_8),
    .I1(n1464_9),
    .I2(ff_start) 
);
defparam n1464_s2.INIT=8'h07;
  LUT3 n1463_s2 (
    .F(n1463_7),
    .I0(n1463_8),
    .I1(n1464_8),
    .I2(ff_start) 
);
defparam n1463_s2.INIT=8'h07;
  LUT4 n1122_s2 (
    .F(n1122_7),
    .I0(n1122_11),
    .I1(n1106_9),
    .I2(ff_start),
    .I3(n1122_9) 
);
defparam n1122_s2.INIT=16'h0C0A;
  LUT4 n1121_s2 (
    .F(n1121_7),
    .I0(n1121_10),
    .I1(n1105_9),
    .I2(ff_start),
    .I3(n1122_9) 
);
defparam n1121_s2.INIT=16'h0C0A;
  LUT4 n1120_s2 (
    .F(n1120_7),
    .I0(n1122_9),
    .I1(n1128_12),
    .I2(n1124_12),
    .I3(n1120_8) 
);
defparam n1120_s2.INIT=16'hF044;
  LUT4 n1119_s2 (
    .F(n1119_7),
    .I0(n1122_9),
    .I1(n1127_12),
    .I2(n1123_12),
    .I3(n1120_8) 
);
defparam n1119_s2.INIT=16'hF044;
  LUT4 n946_s2 (
    .F(n946_7),
    .I0(n916_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n946_8) 
);
defparam n946_s2.INIT=16'h0C0A;
  LUT4 ff_count_valid_s4 (
    .F(ff_count_valid_9),
    .I0(n1400_10),
    .I1(ff_count_valid_13),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s4.INIT=16'hFF0E;
  LUT2 n1452_s10 (
    .F(n1452_19),
    .I0(ff_start),
    .I1(n1400_10) 
);
defparam n1452_s10.INIT=4'h4;
  LUT3 n1309_s14 (
    .F(n1309_21),
    .I0(n1309_22),
    .I1(n1309_23),
    .I2(ff_cache_flush_start_12) 
);
defparam n1309_s14.INIT=8'h8F;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT4 n2064_s1 (
    .F(n2064_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_pulse0),
    .I3(w_register_num[5]) 
);
defparam n2064_s1.INIT=16'h1000;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(w_pulse0),
    .I1(n209_6),
    .I2(ff_sx_8_9) 
);
defparam n249_s1.INIT=8'h40;
  LUT4 n490_s4 (
    .F(n490_7),
    .I0(n490_8),
    .I1(n209_6),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n490_s4.INIT=16'h000B;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(w_pulse0),
    .I1(n525_5),
    .I2(ff_sx_8_9) 
);
defparam n525_s1.INIT=8'h40;
  LUT4 n2259_s1 (
    .F(n2259_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_pulse0),
    .I3(w_register_num[5]) 
);
defparam n2259_s1.INIT=16'h4000;
  LUT3 n800_s2 (
    .F(n800_5),
    .I0(w_next[0]),
    .I1(w_vram_interleave),
    .I2(reg_nx[1]) 
);
defparam n800_s2.INIT=8'hB0;
  LUT3 n890_s1 (
    .F(n890_4),
    .I0(ff_ny[8]),
    .I1(n891_4),
    .I2(ff_ny[9]) 
);
defparam n890_s1.INIT=8'h4B;
  LUT4 n891_s1 (
    .F(n891_4),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n895_4),
    .I3(n891_5) 
);
defparam n891_s1.INIT=16'h1000;
  LUT4 n892_s1 (
    .F(n892_4),
    .I0(ff_ny[6]),
    .I1(n895_4),
    .I2(n891_5),
    .I3(ff_ny[7]) 
);
defparam n892_s1.INIT=16'hBF40;
  LUT2 n894_s1 (
    .F(n894_4),
    .I0(ff_ny[4]),
    .I1(n895_4) 
);
defparam n894_s1.INIT=4'h4;
  LUT4 n895_s1 (
    .F(n895_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n895_s1.INIT=16'h0001;
  LUT2 n897_s1 (
    .F(n897_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n897_s1.INIT=4'h1;
  LUT3 n947_s1 (
    .F(n947_4),
    .I0(n917_1),
    .I1(w_next_nyb[8]),
    .I2(n946_8) 
);
defparam n947_s1.INIT=8'hCA;
  LUT3 n948_s1 (
    .F(n948_4),
    .I0(n918_1),
    .I1(w_next_nyb[7]),
    .I2(n946_8) 
);
defparam n948_s1.INIT=8'hCA;
  LUT3 n949_s1 (
    .F(n949_4),
    .I0(n919_1),
    .I1(w_next_nyb[6]),
    .I2(n946_8) 
);
defparam n949_s1.INIT=8'hCA;
  LUT3 n950_s1 (
    .F(n950_4),
    .I0(n920_1),
    .I1(w_next_nyb[5]),
    .I2(n946_8) 
);
defparam n950_s1.INIT=8'hCA;
  LUT3 n951_s1 (
    .F(n951_4),
    .I0(n921_1),
    .I1(w_next_nyb[4]),
    .I2(n946_8) 
);
defparam n951_s1.INIT=8'hCA;
  LUT3 n952_s1 (
    .F(n952_4),
    .I0(n922_1),
    .I1(w_next_nyb[3]),
    .I2(n946_8) 
);
defparam n952_s1.INIT=8'hCA;
  LUT3 n953_s1 (
    .F(n953_4),
    .I0(n923_1),
    .I1(w_next_nyb[2]),
    .I2(n946_8) 
);
defparam n953_s1.INIT=8'hCA;
  LUT3 n954_s1 (
    .F(n954_4),
    .I0(n924_1),
    .I1(w_next_nyb[1]),
    .I2(n946_8) 
);
defparam n954_s1.INIT=8'hCA;
  LUT3 n955_s1 (
    .F(n955_4),
    .I0(n925_1),
    .I1(w_next_nyb[0]),
    .I2(n946_8) 
);
defparam n955_s1.INIT=8'hCA;
  LUT4 n1226_s2 (
    .F(n1226_5),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1226_s2.INIT=16'h0001;
  LUT2 n1226_s3 (
    .F(n1226_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1226_s3.INIT=4'h4;
  LUT4 n1406_s1 (
    .F(n1406_4),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_wdata_7_9),
    .I3(n1406_6) 
);
defparam n1406_s1.INIT=16'h6000;
  LUT4 n1410_s1 (
    .F(n1410_4),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1410_s1.INIT=16'h0100;
  LUT4 n1418_s1 (
    .F(n1418_4),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1418_s1.INIT=16'hBB2F;
  LUT4 n1465_s1 (
    .F(n1465_4),
    .I0(n1465_8),
    .I1(n1465_9),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1465_s1.INIT=16'hF53F;
  LUT4 n1465_s3 (
    .F(n1465_6),
    .I0(n1465_10),
    .I1(n1465_11),
    .I2(n1465_12),
    .I3(n1465_13) 
);
defparam n1465_s3.INIT=16'h4000;
  LUT4 n1465_s4 (
    .F(n1465_7),
    .I0(ff_command[1]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1465_s4.INIT=16'hBF00;
  LUT4 n1466_s1 (
    .F(n1466_4),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n1466_7) 
);
defparam n1466_s1.INIT=16'h4200;
  LUT4 n1466_s2 (
    .F(n1466_5),
    .I0(n1465_12),
    .I1(n1466_8),
    .I2(n1466_9),
    .I3(n1466_10) 
);
defparam n1466_s2.INIT=16'h8000;
  LUT4 n1466_s3 (
    .F(n1466_6),
    .I0(ff_start),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n1466_s3.INIT=16'hA82A;
  LUT2 n1467_s1 (
    .F(n1467_4),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1467_s1.INIT=4'h4;
  LUT4 n1467_s2 (
    .F(n1467_5),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1467_s2.INIT=16'hFDE3;
  LUT4 n1467_s3 (
    .F(n1467_6),
    .I0(n1467_8),
    .I1(ff_cache_flush_start_12),
    .I2(n1467_9),
    .I3(n1465_11) 
);
defparam n1467_s3.INIT=16'h4000;
  LUT4 n1467_s4 (
    .F(n1467_7),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1467_s4.INIT=16'hF100;
  LUT3 n1468_s1 (
    .F(n1468_4),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n1468_s1.INIT=8'h3A;
  LUT4 n1468_s2 (
    .F(n1468_5),
    .I0(n1468_6),
    .I1(n1468_7),
    .I2(n1466_8),
    .I3(n1468_12) 
);
defparam n1468_s2.INIT=16'h2000;
  LUT3 ff_sx_8_s4 (
    .F(ff_sx_8_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_enable),
    .I2(ff_count_valid) 
);
defparam ff_sx_8_s4.INIT=8'h40;
  LUT2 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam ff_command_enable_s4.INIT=4'h1;
  LUT2 ff_command_enable_s5 (
    .F(ff_command_enable_8),
    .I0(w_command_vram_valid),
    .I1(ff_flush_state[0]) 
);
defparam ff_command_enable_s5.INIT=4'h4;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(n1465_9),
    .I3(ff_start) 
);
defparam ff_source_7_s3.INIT=16'h00BF;
  LUT2 ff_cache_vram_write_s6 (
    .F(ff_cache_vram_write_10),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_write_s6.INIT=4'h1;
  LUT2 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=4'h8;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'h8000;
  LUT4 n1427_s10 (
    .F(n1427_14),
    .I0(n1427_18),
    .I1(n1427_19),
    .I2(n1427_20),
    .I3(n1427_21) 
);
defparam n1427_s10.INIT=16'h7077;
  LUT3 n1427_s11 (
    .F(n1427_15),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1427_s11.INIT=8'h07;
  LUT4 n1427_s12 (
    .F(n1427_16),
    .I0(n1427_15),
    .I1(ff_read_byte[7]),
    .I2(w_next_0_4),
    .I3(n1445_15) 
);
defparam n1427_s12.INIT=16'h0E00;
  LUT4 n1427_s13 (
    .F(n1427_17),
    .I0(n1427_47),
    .I1(n1427_23),
    .I2(n1427_49),
    .I3(n1427_25) 
);
defparam n1427_s13.INIT=16'h1F00;
  LUT4 n1430_s10 (
    .F(n1430_14),
    .I0(n1430_18),
    .I1(w_vram_interleave),
    .I2(n1430_19),
    .I3(n1427_15) 
);
defparam n1430_s10.INIT=16'h0D00;
  LUT4 n1430_s13 (
    .F(n1430_17),
    .I0(n1430_34),
    .I1(ff_read_byte[6]),
    .I2(ff_color[6]),
    .I3(n1430_23) 
);
defparam n1430_s13.INIT=16'h0777;
  LUT4 n1433_s10 (
    .F(n1433_14),
    .I0(n1427_20),
    .I1(n1433_25),
    .I2(ff_read_byte[5]),
    .I3(n1433_18) 
);
defparam n1433_s10.INIT=16'hF0EE;
  LUT4 n1433_s11 (
    .F(n1433_15),
    .I0(n1433_19),
    .I1(n1433_20),
    .I2(n1433_27),
    .I3(n1445_15) 
);
defparam n1433_s11.INIT=16'hEF00;
  LUT4 n1433_s12 (
    .F(n1433_16),
    .I0(n1430_34),
    .I1(ff_read_byte[5]),
    .I2(ff_color[5]),
    .I3(n1430_23) 
);
defparam n1433_s12.INIT=16'h0777;
  LUT3 n1436_s10 (
    .F(n1436_14),
    .I0(n1436_17),
    .I1(ff_read_byte[4]),
    .I2(n1433_18) 
);
defparam n1436_s10.INIT=8'hC5;
  LUT4 n1436_s12 (
    .F(n1436_16),
    .I0(n1436_19),
    .I1(n1436_20),
    .I2(n1427_49),
    .I3(n1436_21) 
);
defparam n1436_s12.INIT=16'h4F00;
  LUT3 n1439_s10 (
    .F(n1439_14),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1439_s10.INIT=8'hD3;
  LUT3 n1439_s11 (
    .F(n1439_15),
    .I0(n1439_14),
    .I1(ff_read_byte[3]),
    .I2(n1436_27) 
);
defparam n1439_s11.INIT=8'hD0;
  LUT4 n1439_s12 (
    .F(n1439_16),
    .I0(n1427_19),
    .I1(n1439_17),
    .I2(n1427_49),
    .I3(n1439_18) 
);
defparam n1439_s12.INIT=16'h8F00;
  LUT4 n1442_s12 (
    .F(n1442_16),
    .I0(n1436_27),
    .I1(n1439_14),
    .I2(n1430_34),
    .I3(ff_read_byte[2]) 
);
defparam n1442_s12.INIT=16'hF800;
  LUT4 n1442_s13 (
    .F(n1442_17),
    .I0(n1430_18),
    .I1(n1427_49),
    .I2(ff_color[2]),
    .I3(n1430_23) 
);
defparam n1442_s13.INIT=16'h0BBB;
  LUT4 n1445_s10 (
    .F(n1445_14),
    .I0(n1427_20),
    .I1(n1433_25),
    .I2(ff_read_byte[1]),
    .I3(n1445_17) 
);
defparam n1445_s10.INIT=16'hF0EE;
  LUT2 n1445_s11 (
    .F(n1445_15),
    .I0(ff_state[5]),
    .I1(n1436_18) 
);
defparam n1445_s11.INIT=4'h1;
  LUT4 n1445_s12 (
    .F(n1445_16),
    .I0(n1430_34),
    .I1(ff_read_byte[1]),
    .I2(ff_color[1]),
    .I3(n1430_23) 
);
defparam n1445_s12.INIT=16'h0777;
  LUT4 n1448_s10 (
    .F(n1448_14),
    .I0(n1436_17),
    .I1(ff_read_byte[0]),
    .I2(n1445_17),
    .I3(n1445_15) 
);
defparam n1448_s10.INIT=16'hC500;
  LUT4 n1448_s11 (
    .F(n1448_15),
    .I0(n1430_34),
    .I1(ff_read_byte[0]),
    .I2(ff_color[0]),
    .I3(n1430_23) 
);
defparam n1448_s11.INIT=16'h0777;
  LUT3 n1330_s7 (
    .F(n1330_12),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n806_23) 
);
defparam n1330_s7.INIT=8'hAC;
  LUT4 n1330_s8 (
    .F(n1330_13),
    .I0(n1330_15),
    .I1(n1330_16),
    .I2(n1400_7),
    .I3(n1400_8) 
);
defparam n1330_s8.INIT=16'hB0BB;
  LUT3 n1330_s9 (
    .F(n1330_14),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n806_23) 
);
defparam n1330_s9.INIT=8'hAC;
  LUT3 n1334_s7 (
    .F(n1334_12),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n806_23) 
);
defparam n1334_s7.INIT=8'hCA;
  LUT3 n1334_s8 (
    .F(n1334_13),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n806_23) 
);
defparam n1334_s8.INIT=8'hCA;
  LUT3 n1338_s7 (
    .F(n1338_12),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n806_23) 
);
defparam n1338_s7.INIT=8'hCA;
  LUT3 n1338_s8 (
    .F(n1338_13),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n806_23) 
);
defparam n1338_s8.INIT=8'hCA;
  LUT3 n1342_s7 (
    .F(n1342_12),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n806_23) 
);
defparam n1342_s7.INIT=8'hCA;
  LUT3 n1342_s8 (
    .F(n1342_13),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n806_23) 
);
defparam n1342_s8.INIT=8'hCA;
  LUT3 n1346_s7 (
    .F(n1346_12),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n806_23) 
);
defparam n1346_s7.INIT=8'hCA;
  LUT3 n1346_s8 (
    .F(n1346_13),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n806_23) 
);
defparam n1346_s8.INIT=8'hCA;
  LUT3 n1350_s7 (
    .F(n1350_12),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n806_23) 
);
defparam n1350_s7.INIT=8'hCA;
  LUT3 n1350_s8 (
    .F(n1350_13),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n806_23) 
);
defparam n1350_s8.INIT=8'hCA;
  LUT3 n1354_s7 (
    .F(n1354_12),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n806_23) 
);
defparam n1354_s7.INIT=8'hCA;
  LUT3 n1354_s8 (
    .F(n1354_13),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n806_23) 
);
defparam n1354_s8.INIT=8'hCA;
  LUT3 n1358_s7 (
    .F(n1358_12),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(n806_23) 
);
defparam n1358_s7.INIT=8'hCA;
  LUT3 n1358_s8 (
    .F(n1358_13),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n806_23) 
);
defparam n1358_s8.INIT=8'hCA;
  LUT3 n1362_s7 (
    .F(n1362_12),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n806_23) 
);
defparam n1362_s7.INIT=8'hCA;
  LUT3 n1362_s8 (
    .F(n1362_13),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n806_23) 
);
defparam n1362_s8.INIT=8'hCA;
  LUT4 n1366_s7 (
    .F(n1366_12),
    .I0(n1366_19),
    .I1(ff_sy[0]),
    .I2(n806_23),
    .I3(n1422_6) 
);
defparam n1366_s7.INIT=16'hCA00;
  LUT4 n1366_s8 (
    .F(n1366_13),
    .I0(n1366_17),
    .I1(ff_dy[0]),
    .I2(n1330_13),
    .I3(n806_23) 
);
defparam n1366_s8.INIT=16'h0C0A;
  LUT4 n1370_s7 (
    .F(n1370_12),
    .I0(n1330_13),
    .I1(ff_dx[7]),
    .I2(ff_sx[7]),
    .I3(n1422_6) 
);
defparam n1370_s7.INIT=16'h0BBB;
  LUT4 n1370_s8 (
    .F(n1370_13),
    .I0(n1370_15),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1370_16) 
);
defparam n1370_s8.INIT=16'h7077;
  LUT4 n1370_s9 (
    .F(n1370_14),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n1370_s9.INIT=16'h6000;
  LUT4 n1374_s7 (
    .F(n1374_12),
    .I0(n1374_14),
    .I1(ff_dx[5]),
    .I2(n1374_15),
    .I3(n1330_13) 
);
defparam n1374_s7.INIT=16'h004F;
  LUT4 n1374_s8 (
    .F(n1374_13),
    .I0(n1374_14),
    .I1(ff_sx[5]),
    .I2(n1422_6),
    .I3(n1374_16) 
);
defparam n1374_s8.INIT=16'hE000;
  LUT4 n1378_s7 (
    .F(n1378_12),
    .I0(n1374_14),
    .I1(ff_dx[4]),
    .I2(n1378_14),
    .I3(n1330_13) 
);
defparam n1378_s7.INIT=16'h004F;
  LUT4 n1378_s8 (
    .F(n1378_13),
    .I0(n1374_14),
    .I1(ff_sx[4]),
    .I2(n1422_6),
    .I3(n1378_15) 
);
defparam n1378_s8.INIT=16'hE000;
  LUT4 n1382_s7 (
    .F(n1382_12),
    .I0(n1374_14),
    .I1(ff_dx[3]),
    .I2(n1382_14),
    .I3(n1330_13) 
);
defparam n1382_s7.INIT=16'h004F;
  LUT4 n1382_s8 (
    .F(n1382_13),
    .I0(n1374_14),
    .I1(ff_sx[3]),
    .I2(n1422_6),
    .I3(n1382_15) 
);
defparam n1382_s8.INIT=16'hE000;
  LUT4 n1386_s7 (
    .F(n1386_12),
    .I0(n1374_14),
    .I1(ff_dx[2]),
    .I2(n1386_14),
    .I3(n1330_13) 
);
defparam n1386_s7.INIT=16'h004F;
  LUT4 n1386_s8 (
    .F(n1386_13),
    .I0(n1374_14),
    .I1(ff_sx[2]),
    .I2(n1422_6),
    .I3(n1386_15) 
);
defparam n1386_s8.INIT=16'hE000;
  LUT4 n1390_s7 (
    .F(n1390_12),
    .I0(n1374_14),
    .I1(ff_dx[1]),
    .I2(n1390_14),
    .I3(n1330_13) 
);
defparam n1390_s7.INIT=16'h004F;
  LUT4 n1390_s8 (
    .F(n1390_13),
    .I0(n1390_15),
    .I1(ff_sx[2]),
    .I2(n1370_14),
    .I3(n1422_6) 
);
defparam n1390_s8.INIT=16'hC500;
  LUT4 n1394_s7 (
    .F(n1394_12),
    .I0(n1394_14),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(n1394_15) 
);
defparam n1394_s7.INIT=16'h7077;
  LUT4 n1394_s8 (
    .F(n1394_13),
    .I0(n1330_13),
    .I1(ff_dx[1]),
    .I2(ff_sx[1]),
    .I3(n1422_6) 
);
defparam n1394_s8.INIT=16'h0BBB;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n946_8),
    .I2(n490_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 n1464_s3 (
    .F(n1464_8),
    .I0(n1466_4),
    .I1(n1465_4),
    .I2(n1465_25),
    .I3(n1465_11) 
);
defparam n1464_s3.INIT=16'h4F00;
  LUT3 n1464_s4 (
    .F(n1464_9),
    .I0(n1400_10),
    .I1(n1465_12),
    .I2(n1464_10) 
);
defparam n1464_s4.INIT=8'h40;
  LUT3 n1463_s3 (
    .F(n1463_8),
    .I0(n1463_9),
    .I1(n1468_12),
    .I2(n1463_10) 
);
defparam n1463_s3.INIT=8'h40;
  LUT2 n1122_s4 (
    .F(n1122_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n1122_s4.INIT=4'h4;
  LUT2 n1120_s3 (
    .F(n1120_8),
    .I0(ff_dx[0]),
    .I1(w_vram_interleave) 
);
defparam n1120_s3.INIT=4'h1;
  LUT4 n946_s3 (
    .F(n946_8),
    .I0(n946_9),
    .I1(n946_10),
    .I2(n946_11),
    .I3(n985_9) 
);
defparam n946_s3.INIT=16'h7F00;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(ff_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam ff_cache_flush_start_s7.INIT=16'hE000;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(n1226_5),
    .I1(ff_cache_vram_wdata_7_10),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s8.INIT=16'hF53F;
  LUT3 n1309_s15 (
    .F(n1309_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_10) 
);
defparam n1309_s15.INIT=8'h40;
  LUT3 n1309_s16 (
    .F(n1309_23),
    .I0(ff_next_state[0]),
    .I1(ff_next_state[1]),
    .I2(n1309_24) 
);
defparam n1309_s16.INIT=8'h80;
  LUT3 n209_s3 (
    .F(n209_6),
    .I0(ff_nx[0]),
    .I1(n209_7),
    .I2(n209_8) 
);
defparam n209_s3.INIT=8'h40;
  LUT4 n490_s5 (
    .F(n490_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n490_s5.INIT=16'h4000;
  LUT4 n525_s2 (
    .F(n525_5),
    .I0(ff_maj),
    .I1(n946_8),
    .I2(n209_6),
    .I3(n490_8) 
);
defparam n525_s2.INIT=16'hBBF0;
  LUT4 n835_s2 (
    .F(n835_5),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n895_4),
    .I3(n835_6) 
);
defparam n835_s2.INIT=16'h1000;
  LUT2 n891_s2 (
    .F(n891_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]) 
);
defparam n891_s2.INIT=4'h1;
  LUT3 n1400_s3 (
    .F(n1400_6),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1400_s3.INIT=8'h10;
  LUT4 n1400_s4 (
    .F(n1400_7),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1400_s4.INIT=16'h3ED7;
  LUT3 n1400_s5 (
    .F(n1400_8),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1400_s5.INIT=8'h14;
  LUT2 n1406_s3 (
    .F(n1406_6),
    .I0(ff_state[5]),
    .I1(ff_state[2]) 
);
defparam n1406_s3.INIT=4'h1;
  LUT4 n1465_s5 (
    .F(n1465_8),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1465_s5.INIT=16'h1000;
  LUT4 n1465_s6 (
    .F(n1465_9),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1465_s6.INIT=16'h0100;
  LUT3 n1465_s7 (
    .F(n1465_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[3]),
    .I2(n1309_22) 
);
defparam n1465_s7.INIT=8'hD0;
  LUT3 n1465_s8 (
    .F(n1465_11),
    .I0(n1465_21),
    .I1(n209_6),
    .I2(n1465_15) 
);
defparam n1465_s8.INIT=8'h07;
  LUT3 n1465_s9 (
    .F(n1465_12),
    .I0(n1400_12),
    .I1(n1406_4),
    .I2(n1465_19) 
);
defparam n1465_s9.INIT=8'h01;
  LUT4 n1465_s10 (
    .F(n1465_13),
    .I0(ff_start),
    .I1(n1430_34),
    .I2(n1466_4),
    .I3(n1465_23) 
);
defparam n1465_s10.INIT=16'h0001;
  LUT3 n1466_s4 (
    .F(n1466_7),
    .I0(ff_state[5]),
    .I1(ff_state[0]),
    .I2(ff_state[4]) 
);
defparam n1466_s4.INIT=8'h10;
  LUT4 n1466_s5 (
    .F(n1466_8),
    .I0(n1466_11),
    .I1(n1465_8),
    .I2(ff_start),
    .I3(n1465_15) 
);
defparam n1466_s5.INIT=16'h0007;
  LUT4 n1466_s6 (
    .F(n1466_9),
    .I0(ff_next_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1309_22),
    .I3(n1465_4) 
);
defparam n1466_s6.INIT=16'h4F00;
  LUT3 n1466_s7 (
    .F(n1466_10),
    .I0(n1465_21),
    .I1(n1465_23),
    .I2(n1430_23) 
);
defparam n1466_s7.INIT=8'h01;
  LUT3 n1467_s5 (
    .F(n1467_8),
    .I0(ff_next_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1309_22) 
);
defparam n1467_s5.INIT=8'h80;
  LUT4 n1467_s6 (
    .F(n1467_9),
    .I0(n1400_6),
    .I1(n1465_9),
    .I2(n1226_6),
    .I3(ff_start) 
);
defparam n1467_s6.INIT=16'h001F;
  LUT4 n1468_s3 (
    .F(n1468_6),
    .I0(n835_5),
    .I1(n1465_21),
    .I2(n209_6),
    .I3(n1468_9) 
);
defparam n1468_s3.INIT=16'hA0F3;
  LUT4 n1468_s4 (
    .F(n1468_7),
    .I0(ff_next_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1463_9),
    .I3(n1309_22) 
);
defparam n1468_s4.INIT=16'hBBF0;
  LUT3 n1427_s14 (
    .F(n1427_18),
    .I0(w_vram_interleave),
    .I1(n1427_26),
    .I2(n1427_45) 
);
defparam n1427_s14.INIT=8'h01;
  LUT4 n1427_s15 (
    .F(n1427_19),
    .I0(n1427_28),
    .I1(w_status_color[3]),
    .I2(n1427_41),
    .I3(n1427_30) 
);
defparam n1427_s15.INIT=16'h330D;
  LUT4 n1427_s16 (
    .F(n1427_20),
    .I0(n1427_31),
    .I1(n1427_43),
    .I2(n1427_30),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s16.INIT=16'h0305;
  LUT3 n1427_s17 (
    .F(n1427_21),
    .I0(n1427_30),
    .I1(w_status_color[1]),
    .I2(w_vram_interleave) 
);
defparam n1427_s17.INIT=8'h70;
  LUT4 n1427_s19 (
    .F(n1427_23),
    .I0(n1427_33),
    .I1(n1427_34),
    .I2(n1427_35),
    .I3(ff_source[7]) 
);
defparam n1427_s19.INIT=16'hF0EE;
  LUT4 n1427_s21 (
    .F(n1427_25),
    .I0(n1430_34),
    .I1(ff_read_byte[7]),
    .I2(ff_color[7]),
    .I3(n1430_23) 
);
defparam n1427_s21.INIT=16'h0777;
  LUT4 n1430_s14 (
    .F(n1430_18),
    .I0(n1430_38),
    .I1(w_status_color[2]),
    .I2(n1430_25),
    .I3(n1427_30) 
);
defparam n1430_s14.INIT=16'h0305;
  LUT4 n1430_s15 (
    .F(n1430_19),
    .I0(n1430_36),
    .I1(w_status_color[0]),
    .I2(n1427_30),
    .I3(n1430_27) 
);
defparam n1430_s15.INIT=16'h3500;
  LUT4 n1430_s16 (
    .F(n1430_20),
    .I0(n1427_30),
    .I1(n1430_28),
    .I2(w_status_color[6]),
    .I3(w_next_0_4) 
);
defparam n1430_s16.INIT=16'h1F00;
  LUT4 n1430_s17 (
    .F(n1430_21),
    .I0(n1427_30),
    .I1(n1430_29),
    .I2(ff_source[6]),
    .I3(ff_logical_opration[2]) 
);
defparam n1430_s17.INIT=16'h3ECF;
  LUT4 n1430_s19 (
    .F(n1430_23),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1400_6) 
);
defparam n1430_s19.INIT=16'h1000;
  LUT3 n1433_s14 (
    .F(n1433_18),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1433_s14.INIT=8'hBC;
  LUT2 n1433_s15 (
    .F(n1433_19),
    .I0(ff_logical_opration[2]),
    .I1(n1433_22) 
);
defparam n1433_s15.INIT=4'h1;
  LUT4 n1433_s16 (
    .F(n1433_20),
    .I0(n1427_30),
    .I1(ff_source[5]),
    .I2(n1433_23),
    .I3(ff_logical_opration[2]) 
);
defparam n1433_s16.INIT=16'h1C00;
  LUT4 n1436_s13 (
    .F(n1436_17),
    .I0(n1430_36),
    .I1(w_status_color[0]),
    .I2(n1436_22),
    .I3(n1427_30) 
);
defparam n1436_s13.INIT=16'h0305;
  LUT4 n1436_s14 (
    .F(n1436_18),
    .I0(ff_state[1]),
    .I1(n1436_23),
    .I2(ff_state[3]),
    .I3(n1400_7) 
);
defparam n1436_s14.INIT=16'h7F7A;
  LUT3 n1436_s15 (
    .F(n1436_19),
    .I0(n1436_24),
    .I1(n1427_30),
    .I2(w_status_color[4]) 
);
defparam n1436_s15.INIT=8'hE0;
  LUT4 n1436_s16 (
    .F(n1436_20),
    .I0(n1427_30),
    .I1(n1436_25),
    .I2(ff_source[4]),
    .I3(ff_logical_opration[2]) 
);
defparam n1436_s16.INIT=16'h3ECF;
  LUT4 n1436_s17 (
    .F(n1436_21),
    .I0(n1430_34),
    .I1(ff_read_byte[4]),
    .I2(ff_color[4]),
    .I3(n1430_23) 
);
defparam n1436_s17.INIT=16'h0777;
  LUT2 n1439_s13 (
    .F(n1439_17),
    .I0(n1427_26),
    .I1(n1427_45) 
);
defparam n1439_s13.INIT=4'h1;
  LUT4 n1439_s14 (
    .F(n1439_18),
    .I0(n1430_34),
    .I1(ff_read_byte[3]),
    .I2(ff_color[3]),
    .I3(n1430_23) 
);
defparam n1439_s14.INIT=16'h0777;
  LUT4 n1445_s13 (
    .F(n1445_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1445_s13.INIT=16'h0733;
  LUT4 n1330_s10 (
    .F(n1330_15),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1330_s10.INIT=16'hEB3F;
  LUT3 n1330_s11 (
    .F(n1330_16),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[5]) 
);
defparam n1330_s11.INIT=8'h07;
  LUT3 n1370_s10 (
    .F(n1370_15),
    .I0(ff_sx[8]),
    .I1(ff_sx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1370_s10.INIT=8'hAC;
  LUT3 n1370_s11 (
    .F(n1370_16),
    .I0(ff_dx[8]),
    .I1(ff_dx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1370_s11.INIT=8'hAC;
  LUT4 n1374_s9 (
    .F(n1374_14),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n1374_s9.INIT=16'h2C00;
  LUT4 n1374_s10 (
    .F(n1374_15),
    .I0(ff_dx[6]),
    .I1(n1370_14),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1374_s10.INIT=16'h0777;
  LUT4 n1374_s11 (
    .F(n1374_16),
    .I0(ff_sx[6]),
    .I1(n1370_14),
    .I2(ff_sx[7]),
    .I3(w_4colors_mode) 
);
defparam n1374_s11.INIT=16'hB0BB;
  LUT4 n1378_s9 (
    .F(n1378_14),
    .I0(ff_dx[5]),
    .I1(n1370_14),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1378_s9.INIT=16'h0777;
  LUT4 n1378_s10 (
    .F(n1378_15),
    .I0(ff_sx[5]),
    .I1(n1370_14),
    .I2(ff_sx[6]),
    .I3(w_4colors_mode) 
);
defparam n1378_s10.INIT=16'hB0BB;
  LUT4 n1382_s9 (
    .F(n1382_14),
    .I0(ff_dx[4]),
    .I1(n1370_14),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1382_s9.INIT=16'h0777;
  LUT4 n1382_s10 (
    .F(n1382_15),
    .I0(ff_sx[4]),
    .I1(n1370_14),
    .I2(ff_sx[5]),
    .I3(w_4colors_mode) 
);
defparam n1382_s10.INIT=16'hB0BB;
  LUT4 n1386_s9 (
    .F(n1386_14),
    .I0(ff_dx[3]),
    .I1(n1370_14),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1386_s9.INIT=16'h0777;
  LUT4 n1386_s10 (
    .F(n1386_15),
    .I0(ff_sx[3]),
    .I1(n1370_14),
    .I2(ff_sx[4]),
    .I3(w_4colors_mode) 
);
defparam n1386_s10.INIT=16'hB0BB;
  LUT4 n1390_s9 (
    .F(n1390_14),
    .I0(ff_dx[2]),
    .I1(n1370_14),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1390_s9.INIT=16'h0777;
  LUT3 n1390_s10 (
    .F(n1390_15),
    .I0(ff_sx[3]),
    .I1(ff_sx[1]),
    .I2(w_4colors_mode_5) 
);
defparam n1390_s10.INIT=8'h53;
  LUT3 n1394_s9 (
    .F(n1394_14),
    .I0(ff_sx[2]),
    .I1(ff_sx[0]),
    .I2(w_4colors_mode_5) 
);
defparam n1394_s9.INIT=8'hAC;
  LUT3 n1394_s10 (
    .F(n1394_15),
    .I0(ff_dx[2]),
    .I1(ff_dx[0]),
    .I2(w_4colors_mode_5) 
);
defparam n1394_s10.INIT=8'hAC;
  LUT4 n1464_s5 (
    .F(n1464_10),
    .I0(ff_next_state[4]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1309_22),
    .I3(n1465_23) 
);
defparam n1464_s5.INIT=16'h004F;
  LUT4 n1463_s4 (
    .F(n1463_9),
    .I0(n1410_4),
    .I1(n1226_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1463_s4.INIT=16'hCEE0;
  LUT4 n1463_s5 (
    .F(n1463_10),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1309_22),
    .I3(n1400_12) 
);
defparam n1463_s5.INIT=16'h004F;
  LUT4 n946_s4 (
    .F(n946_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n946_s4.INIT=16'h0001;
  LUT2 n946_s5 (
    .F(n946_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n946_s5.INIT=4'h1;
  LUT4 n946_s6 (
    .F(n946_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n946_s6.INIT=16'h0001;
  LUT4 ff_count_valid_s6 (
    .F(ff_count_valid_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_count_valid_s6.INIT=16'h1335;
  LUT4 n1309_s17 (
    .F(n1309_24),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1309_s17.INIT=16'h8000;
  LUT4 n209_s4 (
    .F(n209_7),
    .I0(ff_nx[1]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(ff_nx[8]) 
);
defparam n209_s4.INIT=16'h0001;
  LUT4 n209_s5 (
    .F(n209_8),
    .I0(ff_nx[2]),
    .I1(ff_nx[3]),
    .I2(ff_nx[4]),
    .I3(ff_nx[5]) 
);
defparam n209_s5.INIT=16'h0001;
  LUT4 n835_s3 (
    .F(n835_6),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n835_s3.INIT=16'h0001;
  LUT4 n1465_s12 (
    .F(n1465_15),
    .I0(ff_command_enable_8),
    .I1(ff_command_enable_7),
    .I2(ff_state[1]),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1465_s12.INIT=16'h7000;
  LUT2 n1466_s8 (
    .F(n1466_11),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1466_s8.INIT=4'h1;
  LUT4 n1468_s6 (
    .F(n1468_9),
    .I0(ff_state[5]),
    .I1(ff_state[1]),
    .I2(n1468_10),
    .I3(ff_state[4]) 
);
defparam n1468_s6.INIT=16'h0100;
  LUT4 n1427_s22 (
    .F(n1427_26),
    .I0(n1427_28),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[0]),
    .I3(n1427_36) 
);
defparam n1427_s22.INIT=16'h4F00;
  LUT2 n1427_s24 (
    .F(n1427_28),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[1]) 
);
defparam n1427_s24.INIT=4'h8;
  LUT3 n1427_s26 (
    .F(n1427_30),
    .I0(ff_source[0]),
    .I1(n1427_38),
    .I2(n1427_39) 
);
defparam n1427_s26.INIT=8'h40;
  LUT4 n1427_s27 (
    .F(n1427_31),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[1]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1427_s27.INIT=16'h823F;
  LUT4 n1427_s29 (
    .F(n1427_33),
    .I0(ff_source[0]),
    .I1(n1427_39),
    .I2(n1427_38),
    .I3(n1427_37) 
);
defparam n1427_s29.INIT=16'hBF00;
  LUT3 n1427_s30 (
    .F(n1427_34),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(w_status_color[7]) 
);
defparam n1427_s30.INIT=8'h40;
  LUT4 n1427_s31 (
    .F(n1427_35),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1427_s31.INIT=16'hDEF3;
  LUT2 n1430_s21 (
    .F(n1430_25),
    .I0(ff_logical_opration[2]),
    .I1(n1430_30) 
);
defparam n1430_s21.INIT=4'h1;
  LUT3 n1430_s23 (
    .F(n1430_27),
    .I0(n1430_31),
    .I1(n1430_32),
    .I2(w_vram_interleave) 
);
defparam n1430_s23.INIT=8'hD0;
  LUT4 n1430_s24 (
    .F(n1430_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s24.INIT=16'h070C;
  LUT4 n1430_s25 (
    .F(n1430_29),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s25.INIT=16'hEEF0;
  LUT4 n1433_s18 (
    .F(n1433_22),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[5]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n1433_s18.INIT=16'h823F;
  LUT2 n1433_s19 (
    .F(n1433_23),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1433_s19.INIT=4'h1;
  LUT2 n1436_s18 (
    .F(n1436_22),
    .I0(n1430_32),
    .I1(n1430_31) 
);
defparam n1436_s18.INIT=4'h4;
  LUT4 n1436_s19 (
    .F(n1436_23),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1436_s19.INIT=16'h4F00;
  LUT4 n1436_s20 (
    .F(n1436_24),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1436_s20.INIT=16'h070C;
  LUT4 n1436_s21 (
    .F(n1436_25),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1436_s21.INIT=16'hEEF0;
  LUT3 n1468_s7 (
    .F(n1468_10),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1468_s7.INIT=8'hBD;
  LUT4 n1427_s32 (
    .F(n1427_36),
    .I0(ff_source[3]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1427_s32.INIT=16'h0C0A;
  LUT3 n1427_s33 (
    .F(n1427_37),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1427_s33.INIT=8'h10;
  LUT4 n1427_s34 (
    .F(n1427_38),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1427_s34.INIT=16'h0100;
  LUT4 n1427_s35 (
    .F(n1427_39),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1427_s35.INIT=16'h0001;
  LUT4 n1430_s26 (
    .F(n1430_30),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1430_s26.INIT=16'h823F;
  LUT4 n1430_s27 (
    .F(n1430_31),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1430_s27.INIT=16'h00F8;
  LUT4 n1430_s28 (
    .F(n1430_32),
    .I0(ff_source[0]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1430_s28.INIT=16'h8300;
  LUT4 ff_command_enable_s6 (
    .F(ff_command_enable_10),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_command_enable_8),
    .I3(ff_start) 
);
defparam ff_command_enable_s6.INIT=16'hFF10;
  LUT4 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_10),
    .I0(ff_start),
    .I1(n1422_6),
    .I2(n1330_13),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_address_16_s5.INIT=16'h0045;
  LUT4 n1400_s6 (
    .F(n1400_10),
    .I0(n1400_7),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1400_s6.INIT=16'h0110;
  LUT4 n1427_s36 (
    .F(n1427_41),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s36.INIT=16'h0100;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_13),
    .I0(n1406_4),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_count_valid_11) 
);
defparam ff_count_valid_s7.INIT=16'h1000;
  LUT4 n896_s2 (
    .F(n896_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n896_s2.INIT=16'h01FE;
  LUT4 ff_cache_vram_write_s8 (
    .F(ff_cache_vram_write_14),
    .I0(ff_state[1]),
    .I1(n1410_4),
    .I2(n1406_4),
    .I3(n1410_3) 
);
defparam ff_cache_vram_write_s8.INIT=16'h0007;
  LUT4 n1468_s8 (
    .F(n1468_12),
    .I0(n1406_4),
    .I1(ff_state[1]),
    .I2(n1410_4),
    .I3(n1465_23) 
);
defparam n1468_s8.INIT=16'h0015;
  LUT4 n1406_s4 (
    .F(n1406_8),
    .I0(n1226_8),
    .I1(n1406_4),
    .I2(ff_state[1]),
    .I3(n1410_4) 
);
defparam n1406_s4.INIT=16'hFEEE;
  LUT4 n1465_s15 (
    .F(n1465_19),
    .I0(ff_state[3]),
    .I1(n1466_11),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1465_s15.INIT=16'h0001;
  LUT4 n1422_s2 (
    .F(n1422_6),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n1330_13) 
);
defparam n1422_s2.INIT=16'h0200;
  LUT3 n1418_s3 (
    .F(n1418_7),
    .I0(n1418_4),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1418_s3.INIT=8'h01;
  LUT3 n1465_s16 (
    .F(n1465_21),
    .I0(n1465_9),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1465_s16.INIT=8'h02;
  LUT4 n835_s4 (
    .F(n835_8),
    .I0(n835_5),
    .I1(w_pulse0),
    .I2(n209_6),
    .I3(ff_sx_8_9) 
);
defparam n835_s4.INIT=16'h1000;
  LUT4 n893_s2 (
    .F(n893_6),
    .I0(n895_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n893_s2.INIT=16'hFD02;
  LUT4 n2344_s1 (
    .F(n2344_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2344_s1.INIT=16'h1000;
  LUT4 n2128_s1 (
    .F(n2128_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2128_s1.INIT=16'h1000;
  LUT3 n1430_s29 (
    .F(n1430_34),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1465_8) 
);
defparam n1430_s29.INIT=8'h80;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_flush_start_12),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s9.INIT=16'h000B;
  LUT4 ff_next_state_0_s4 (
    .F(ff_next_state_0_9),
    .I0(ff_cache_vram_write_14),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_next_state_0_s4.INIT=16'h0004;
  LUT4 ff_cache_vram_write_s9 (
    .F(ff_cache_vram_write_16),
    .I0(ff_cache_vram_write_14),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_vram_wdata_7_8) 
);
defparam ff_cache_vram_write_s9.INIT=16'hFF01;
  LUT4 ff_sx_8_s5 (
    .F(ff_sx_8_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam ff_sx_8_s5.INIT=16'hBAAA;
  LUT4 n1121_s4 (
    .F(n1121_10),
    .I0(w_cache_vram_rdata[1]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1121_s4.INIT=16'hAAAC;
  LUT4 n1122_s5 (
    .F(n1122_11),
    .I0(w_cache_vram_rdata[0]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1122_s5.INIT=16'hAAAC;
  LUT3 n1465_s17 (
    .F(n1465_23),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_wdata_7_10) 
);
defparam n1465_s17.INIT=8'h40;
  LUT4 n1400_s7 (
    .F(n1400_12),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1400_6) 
);
defparam n1400_s7.INIT=16'h2000;
  LUT3 n1226_s4 (
    .F(n1226_8),
    .I0(n1226_5),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1226_s4.INIT=8'h20;
  LUT4 n2352_s1 (
    .F(n2352_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2352_s1.INIT=16'h4000;
  LUT4 n2127_s1 (
    .F(n2127_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2127_s1.INIT=16'h4000;
  LUT4 n2359_s1 (
    .F(n2359_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2359_s1.INIT=16'h4000;
  LUT4 n1430_s30 (
    .F(n1430_36),
    .I0(ff_source[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1430_s30.INIT=16'hA900;
  LUT4 n1430_s31 (
    .F(n1430_38),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1430_s31.INIT=16'hA900;
  LUT3 n1427_s37 (
    .F(n1427_43),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1427_s37.INIT=8'h56;
  LUT4 n1427_s38 (
    .F(n1427_45),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1427_s38.INIT=16'hE000;
  LUT4 n2260_s1 (
    .F(n2260_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2260_s1.INIT=16'h0100;
  LUT4 n2065_s1 (
    .F(n2065_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2065_s1.INIT=16'h0100;
  LUT4 n1442_s14 (
    .F(n1442_19),
    .I0(n1430_19),
    .I1(n1439_14),
    .I2(ff_state[5]),
    .I3(n1436_18) 
);
defparam n1442_s14.INIT=16'h0001;
  LUT4 n1430_s32 (
    .F(n1430_40),
    .I0(n1430_20),
    .I1(n1430_21),
    .I2(ff_state[5]),
    .I3(n1436_18) 
);
defparam n1430_s32.INIT=16'h0007;
  LUT4 n1445_s14 (
    .F(n1445_19),
    .I0(n1445_14),
    .I1(ff_state[5]),
    .I2(n1436_18),
    .I3(n1445_16) 
);
defparam n1445_s14.INIT=16'h02FF;
  LUT4 n2259_s2 (
    .F(n2259_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2259_4) 
);
defparam n2259_s2.INIT=16'h1000;
  LUT4 n2064_s2 (
    .F(n2064_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2064_4) 
);
defparam n2064_s2.INIT=16'h1000;
  LUT4 n1366_s11 (
    .F(n1366_17),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1366_s11.INIT=16'hCACC;
  LUT4 n1366_s12 (
    .F(n1366_19),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1366_s12.INIT=16'hCACC;
  LUT3 n1442_s15 (
    .F(n1442_21),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n1430_18) 
);
defparam n1442_s15.INIT=8'hB0;
  LUT4 n1465_s18 (
    .F(n1465_25),
    .I0(ff_nx[0]),
    .I1(n209_7),
    .I2(n209_8),
    .I3(n835_5) 
);
defparam n1465_s18.INIT=16'h4000;
  LUT4 n209_s6 (
    .F(n209_10),
    .I0(ff_start),
    .I1(ff_nx[0]),
    .I2(n209_7),
    .I3(n209_8) 
);
defparam n209_s6.INIT=16'h4555;
  LUT4 n1433_s20 (
    .F(n1433_25),
    .I0(w_status_color[1]),
    .I1(ff_source[0]),
    .I2(n1427_38),
    .I3(n1427_39) 
);
defparam n1433_s20.INIT=16'h2000;
  LUT4 n1427_s39 (
    .F(n1427_47),
    .I0(w_status_color[7]),
    .I1(ff_source[0]),
    .I2(n1427_38),
    .I3(n1427_39) 
);
defparam n1427_s39.INIT=16'h2000;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1116_s4 (
    .F(n1116_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1116_s4.INIT=16'h0800;
  LUT4 n1115_s4 (
    .F(n1115_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1115_s4.INIT=16'h0800;
  LUT4 n1118_s4 (
    .F(n1118_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1118_s4.INIT=16'h0800;
  LUT4 n1117_s4 (
    .F(n1117_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1117_s4.INIT=16'h0800;
  LUT4 n1433_s21 (
    .F(n1433_27),
    .I0(n1427_30),
    .I1(w_status_color[5]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1433_s21.INIT=16'h7000;
  LUT4 n1427_s40 (
    .F(n1427_49),
    .I0(ff_state[5]),
    .I1(n1436_18),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1427_s40.INIT=16'h1000;
  LUT4 n1436_s22 (
    .F(n1436_27),
    .I0(ff_state[5]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n1436_18) 
);
defparam n1436_s22.INIT=16'h0015;
  LUT4 n1430_s33 (
    .F(n1430_42),
    .I0(n1427_15),
    .I1(ff_read_byte[6]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1430_s33.INIT=16'h0BBB;
  LUT4 w_next_0_s2 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s2.INIT=16'h8FFF;
  LUT4 n1123_s4 (
    .F(n1123_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1123_s4.INIT=16'h0C0A;
  LUT2 n1123_s5 (
    .F(n1123_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1123_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1124_s4 (
    .F(n1124_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1124_s4.INIT=16'h0C0A;
  LUT2 n1124_s5 (
    .F(n1124_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1124_s5.INIT=4'h4;
  LUT4 n1125_s4 (
    .F(n1125_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1125_s4.INIT=16'h0C0A;
  LUT4 n1126_s4 (
    .F(n1126_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1126_s4.INIT=16'h0C0A;
  LUT4 n1127_s4 (
    .F(n1127_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1127_s4.INIT=16'h0C0A;
  LUT2 n1127_s5 (
    .F(n1127_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1127_s5.INIT=4'h4;
  LUT4 n1128_s4 (
    .F(n1128_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1128_s4.INIT=16'h0C0A;
  LUT2 n1128_s5 (
    .F(n1128_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1128_s5.INIT=4'h4;
  LUT4 n1129_s4 (
    .F(n1129_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1129_s4.INIT=16'h0C0A;
  LUT4 n1130_s4 (
    .F(n1130_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1130_s4.INIT=16'h0C0A;
  LUT3 n793_s2 (
    .F(n793_7),
    .I0(reg_nx[8]),
    .I1(n793_8),
    .I2(n209_10) 
);
defparam n793_s2.INIT=8'h3A;
  LUT3 n793_s3 (
    .F(n793_8),
    .I0(ff_nx[8]),
    .I1(GND),
    .I2(n767_3) 
);
defparam n793_s3.INIT=8'h96;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2065_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2127_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2128_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2259_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2260_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2344_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2352_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2352_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2352_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2359_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2359_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1330_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1334_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1338_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1342_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1346_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1350_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1354_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1358_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1366_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1370_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1374_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1382_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1386_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1390_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1309_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1170_7),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1400_3),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1427_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1430_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1433_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1436_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1439_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1442_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1445_19),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1448_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1502_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1503_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1504_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1505_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1506_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1507_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1508_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1509_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1226_8),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1406_8),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1410_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1414_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1418_7),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1422_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2064_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s1 (
    .Q(ff_sx[8]),
    .D(n209_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(ff_sx[7]),
    .D(n210_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(ff_sx[6]),
    .D(n211_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(ff_sx[5]),
    .D(n212_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(ff_sx[4]),
    .D(n213_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(ff_sx[3]),
    .D(n214_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(ff_sx[2]),
    .D(n215_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(ff_sx[1]),
    .D(n216_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(ff_sx[0]),
    .D(n217_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n291_3),
    .CLK(clk85m),
    .CE(n249_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n292_3),
    .CLK(clk85m),
    .CE(n249_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n293_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n294_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n295_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n296_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n297_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n298_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n299_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n300_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n602_3),
    .CLK(clk85m),
    .CE(n525_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n603_3),
    .CLK(clk85m),
    .CE(n525_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n604_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n605_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n606_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n607_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n608_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n609_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n610_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n793_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n794_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n795_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n796_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n797_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n798_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n799_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n800_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n801_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n835_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n891_3),
    .CLK(clk85m),
    .CE(n835_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n892_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n893_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n894_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n895_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n896_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n897_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n898_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n899_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n946_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n947_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n948_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n949_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n950_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n951_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n952_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n953_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n954_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n955_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_10),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1115_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1116_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1117_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1118_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1119_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1120_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1121_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1122_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1463_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1464_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1465_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1466_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1467_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1468_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1452_19),
    .CLK(clk85m),
    .CE(ff_count_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n490_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n491_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n492_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n493_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n494_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n495_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n496_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n497_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n498_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1123_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1124_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1125_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1126_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1127_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1128_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1129_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1130_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(ff_sx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_0_COUT ),
    .I0(ff_sx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_0_COUT ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU n925_s (
    .SUM(n925_1),
    .COUT(n925_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n925_s.ALU_MODE=0;
  ALU n924_s (
    .SUM(n924_1),
    .COUT(n924_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n925_2) 
);
defparam n924_s.ALU_MODE=0;
  ALU n923_s (
    .SUM(n923_1),
    .COUT(n923_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n924_2) 
);
defparam n923_s.ALU_MODE=0;
  ALU n922_s (
    .SUM(n922_1),
    .COUT(n922_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n923_2) 
);
defparam n922_s.ALU_MODE=0;
  ALU n921_s (
    .SUM(n921_1),
    .COUT(n921_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n922_2) 
);
defparam n921_s.ALU_MODE=0;
  ALU n920_s (
    .SUM(n920_1),
    .COUT(n920_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n921_2) 
);
defparam n920_s.ALU_MODE=0;
  ALU n919_s (
    .SUM(n919_1),
    .COUT(n919_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n920_2) 
);
defparam n919_s.ALU_MODE=0;
  ALU n918_s (
    .SUM(n918_1),
    .COUT(n918_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n919_2) 
);
defparam n918_s.ALU_MODE=0;
  ALU n917_s (
    .SUM(n917_1),
    .COUT(n917_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n918_2) 
);
defparam n917_s.ALU_MODE=0;
  ALU n916_s (
    .SUM(n916_1),
    .COUT(n916_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n917_2) 
);
defparam n916_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n985_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n774_s.ALU_MODE=1;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n773_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=1;
  ALU n772_s (
    .SUM(n772_2),
    .COUT(n772_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n773_3) 
);
defparam n772_s.ALU_MODE=1;
  ALU n771_s (
    .SUM(n771_2),
    .COUT(n771_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n772_3) 
);
defparam n771_s.ALU_MODE=1;
  ALU n770_s (
    .SUM(n770_2),
    .COUT(n770_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n771_3) 
);
defparam n770_s.ALU_MODE=1;
  ALU n769_s (
    .SUM(n769_2),
    .COUT(n769_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n770_3) 
);
defparam n769_s.ALU_MODE=1;
  ALU n768_s (
    .SUM(n768_2),
    .COUT(n768_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n769_3) 
);
defparam n768_s.ALU_MODE=1;
  ALU n767_s (
    .SUM(n767_2),
    .COUT(n767_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n768_3) 
);
defparam n767_s.ALU_MODE=1;
  MUX2_LUT5 n1105_s5 (
    .O(n1105_9),
    .I0(n1105_6),
    .I1(n1105_7),
    .S0(ff_dx[1]) 
);
  MUX2_LUT5 n1106_s5 (
    .O(n1106_9),
    .I0(n1106_6),
    .I1(n1106_7),
    .S0(ff_dx[1]) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_8(n354_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  ff_reset_n2_1,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  w_pulse1,
  w_ic_vram_valid,
  w_command_vram_valid,
  ff_vram_valid_10,
  reg_sprite_disable,
  ff_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_screen_mode,
  ff_current_plane_num,
  reg_sprite_attribute_table_base,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n354_8,
  ff_vram_wdata_mask_3_6,
  n354_12,
  n354_13,
  n127_6,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input ff_reset_n2_1;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input w_pulse1;
input w_ic_vram_valid;
input w_command_vram_valid;
input ff_vram_valid_10;
input reg_sprite_disable;
input ff_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [4:0] reg_screen_mode;
input [4:0] ff_current_plane_num;
input [16:7] reg_sprite_attribute_table_base;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n354_8;
output ff_vram_wdata_mask_3_6;
output n354_12;
output n354_13;
output n127_6;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n127_4;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_7;
wire n369_6;
wire n369_7;
wire n369_8;
wire n370_7;
wire n354_9;
wire n354_10;
wire n354_11;
wire n354_14;
wire n354_15;
wire n355_7;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_8;
wire n369_9;
wire n369_10;
wire n354_16;
wire n355_8;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire ff_vram_rdata_sel_2_9;
wire n370_9;
wire n368_10;
wire ff_vram_write_11;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n127_6) 
);
defparam n185_s0.INIT=8'h5C;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n127_6) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n127_6),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n187_s0.INIT=16'hFF0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n127_6),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'h3A;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n354_8) 
);
defparam n355_s2.INIT=8'hCA;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n191_4),
    .I2(n354_8) 
);
defparam n356_s2.INIT=8'hCA;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n192_4),
    .I2(n354_8) 
);
defparam n357_s2.INIT=8'hCA;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n193_4),
    .I2(n354_8) 
);
defparam n358_s2.INIT=8'hCA;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n194_4),
    .I2(n354_8) 
);
defparam n359_s2.INIT=8'hCA;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n195_4),
    .I2(n354_8) 
);
defparam n360_s2.INIT=8'hCA;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n196_4),
    .I2(n354_8) 
);
defparam n361_s2.INIT=8'hCA;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n197_4),
    .I2(n354_8) 
);
defparam n362_s2.INIT=8'hCA;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n198_4),
    .I2(n354_8) 
);
defparam n363_s2.INIT=8'hCA;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n199_4),
    .I2(n354_8) 
);
defparam n364_s2.INIT=8'hCA;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n200_4),
    .I2(n354_8) 
);
defparam n365_s2.INIT=8'hCA;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n201_4),
    .I2(n354_8) 
);
defparam n366_s2.INIT=8'hCA;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n354_8) 
);
defparam n367_s2.INIT=8'hCA;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_10),
    .I1(n368_7),
    .I2(n203_4),
    .I3(n354_8) 
);
defparam n368_s2.INIT=16'hF011;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n369_8) 
);
defparam n369_s2.INIT=8'hCA;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n370_9),
    .I1(n370_7),
    .I2(n186_4),
    .I3(n354_8) 
);
defparam n370_s2.INIT=16'hF011;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_8),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_6),
    .I1(n369_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n369_8),
    .I1(n127_6),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_6),
    .I1(ff_sdr_ready),
    .I2(n354_8) 
);
defparam n34_s5.INIT=8'h40;
  LUT2 n127_s1 (
    .F(n127_4),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]) 
);
defparam n127_s1.INIT=4'h8;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(w_cpu_vram_address[1]) 
);
defparam n185_s1.INIT=16'hAC00;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(n127_6) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_6) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT3 n354_s3 (
    .F(n354_6),
    .I0(n354_9),
    .I1(n354_10),
    .I2(w_vram_interleave) 
);
defparam n354_s3.INIT=8'hCA;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_vram_interleave),
    .I1(w_command_vram_address[16]),
    .I2(n354_11),
    .I3(n127_6) 
);
defparam n354_s4.INIT=16'h0FBB;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(n354_12),
    .I1(n354_13),
    .I2(n354_14),
    .I3(n354_15) 
);
defparam n354_s5.INIT=16'h4F00;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_7),
    .I1(n354_9),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_7),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_vram_interleave),
    .I3(n369_8) 
);
defparam n368_s4.INIT=16'h030A;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n368_8),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h5C;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n186_5),
    .I1(n369_9),
    .I2(n369_10),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=16'h0FEE;
  LUT4 n369_s5 (
    .F(n369_8),
    .I0(n354_12),
    .I1(n354_13),
    .I2(n354_14),
    .I3(w_ic_vram_valid) 
);
defparam n369_s5.INIT=16'h004F;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n369_8),
    .I3(w_vram_interleave) 
);
defparam n370_s4.INIT=16'h3500;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(n127_4),
    .I1(w_command_vram_valid),
    .I2(n602_3),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'hE000;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(n354_16),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n369_8) 
);
defparam n354_s6.INIT=8'hC5;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n369_8) 
);
defparam n354_s7.INIT=8'hAC;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s8.INIT=8'hCA;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n354_s9.INIT=4'h8;
  LUT3 n354_s10 (
    .F(n354_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam n354_s10.INIT=8'h10;
  LUT2 n354_s11 (
    .F(n354_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s11.INIT=4'h4;
  LUT2 n354_s12 (
    .F(n354_15),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n354_s12.INIT=4'h1;
  LUT3 n355_s4 (
    .F(n355_7),
    .I0(n355_8),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n369_8) 
);
defparam n355_s4.INIT=8'hC5;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n369_8) 
);
defparam n356_s4.INIT=8'hC5;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n369_8) 
);
defparam n357_s4.INIT=8'hC5;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n369_8) 
);
defparam n358_s4.INIT=8'hC5;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n369_8) 
);
defparam n359_s4.INIT=8'hC5;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n369_8) 
);
defparam n360_s4.INIT=8'hC5;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n369_8) 
);
defparam n361_s4.INIT=8'hC5;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n369_8) 
);
defparam n362_s4.INIT=8'hC5;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n369_8) 
);
defparam n363_s4.INIT=8'hC5;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n369_8) 
);
defparam n364_s4.INIT=8'hC5;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n369_8) 
);
defparam n365_s4.INIT=8'hC5;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n369_8) 
);
defparam n366_s4.INIT=8'hC5;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n369_8) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 n369_s6 (
    .F(n369_9),
    .I0(n127_6),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]) 
);
defparam n369_s6.INIT=8'h40;
  LUT3 n369_s7 (
    .F(n369_10),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s7.INIT=8'h53;
  LUT3 n354_s13 (
    .F(n354_16),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s13.INIT=8'h07;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s5.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(n354_8),
    .I2(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=8'hF7;
  LUT3 n127_s2 (
    .F(n127_6),
    .I0(n602_3),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n127_s2.INIT=8'h80;
  LUT4 n370_s5 (
    .F(n370_9),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_address[0]),
    .I2(w_ic_vram_address[0]),
    .I3(n369_8) 
);
defparam n370_s5.INIT=16'h1105;
  LUT4 n368_s6 (
    .F(n368_10),
    .I0(w_vram_interleave),
    .I1(n367_8),
    .I2(w_screen_mode_vram_address[3]),
    .I3(n369_8) 
);
defparam n368_s6.INIT=16'h0A88;
  LUT4 ff_vram_write_s6 (
    .F(ff_vram_write_11),
    .I0(n354_8),
    .I1(ff_vram_wdata_mask_3_6),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s6.INIT=16'h0D00;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_6) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_4,
  w_palette_valid,
  n1656_7,
  n438_7,
  w_vram_interleave,
  n317_10,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_4;
input w_palette_valid;
input n1656_7;
input n438_7;
input w_vram_interleave;
input n317_10;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n366_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_30;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n288_4;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n197_7;
wire n196_6;
wire n196_7;
wire n195_6;
wire n195_8;
wire n194_6;
wire n199_6;
wire n197_10;
wire n196_8;
wire n199_7;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n197_12;
wire n195_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n197_14;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_6;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_4),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s0.INIT=16'h1000;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_4),
    .I2(ff_display_color_7_9),
    .I3(w_next_0_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_next_0_4),
    .I2(n288_4),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_30),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(w_screen_mode_display_color[0]),
    .I3(n197_14) 
);
defparam n197_s1.INIT=16'hEEF0;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(w_screen_mode_display_color[1]),
    .I3(n197_14) 
);
defparam n196_s1.INIT=16'hEEF0;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_10),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_10),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1656_7) 
);
defparam n288_s1.INIT=4'h8;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT2 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=4'h1;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_12),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s2.INIT=16'hAC00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n197_10),
    .I1(n177_3),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'h050C;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_12),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s2.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n196_8),
    .I1(n176_3),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'h050C;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT3 n195_s4 (
    .F(n195_8),
    .I0(n197_12),
    .I1(n199_6),
    .I2(n197_14) 
);
defparam n195_s4.INIT=8'hE0;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_7),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT3 n197_s6 (
    .F(n197_10),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n197_s6.INIT=8'h0B;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n196_s4.INIT=8'h0B;
  LUT4 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=16'h0001;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT3 n197_s7 (
    .F(n197_12),
    .I0(n438_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n197_s7.INIT=8'h10;
  LUT3 n195_s5 (
    .F(n195_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(n197_14) 
);
defparam n195_s5.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n197_s8 (
    .F(n197_14),
    .I0(n199_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n317_10) 
);
defparam n197_s8.INIT=16'h00BF;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n367_s2.INIT=16'hCAAA;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n240_4) 
);
defparam n240_s2.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_30),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12779_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12779_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12779_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12779_DIAREG_G[22]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12779_DIAREG_G[21]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12779_DIAREG_G[20]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12779_DIAREG_G[19]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12779_DIAREG_G[18]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12779_DIAREG_G[17]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12779_DIAREG_G[16]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12779_DIAREG_G[15]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12779_DIAREG_G[14]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12779_DIAREG_G[13]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12779_DIAREG_G[12]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12779_DIAREG_G[11]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12779_DIAREG_G[10]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12779_DIAREG_G[9]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12779_DIAREG_G[8]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12779_DIAREG_G[7]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12779_DIAREG_G[6]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12779_DIAREG_G[5]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12779_DIAREG_G[4]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12779_DIAREG_G[3]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12779_DIAREG_G[2]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12779_DIAREG_G[1]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12779_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12779_DIAREG_G[23]),
    .I2(ff_imem_12779_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n86),
    .I1(ff_address_even[1]),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_REDUCAREG_G_s (
    .Q(ff_imem_12779_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_0_s (
    .Q(ff_imem_12779_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_1_s (
    .Q(ff_imem_12779_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_2_s (
    .Q(ff_imem_12779_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_3_s (
    .Q(ff_imem_12779_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_4_s (
    .Q(ff_imem_12779_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_5_s (
    .Q(ff_imem_12779_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_6_s (
    .Q(ff_imem_12779_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_7_s (
    .Q(ff_imem_12779_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_8_s (
    .Q(ff_imem_12779_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_9_s (
    .Q(ff_imem_12779_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_10_s (
    .Q(ff_imem_12779_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_11_s (
    .Q(ff_imem_12779_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_12_s (
    .Q(ff_imem_12779_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_13_s (
    .Q(ff_imem_12779_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_14_s (
    .Q(ff_imem_12779_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_15_s (
    .Q(ff_imem_12779_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_16_s (
    .Q(ff_imem_12779_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_17_s (
    .Q(ff_imem_12779_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_18_s (
    .Q(ff_imem_12779_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_19_s (
    .Q(ff_imem_12779_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_20_s (
    .Q(ff_imem_12779_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_21_s (
    .Q(ff_imem_12779_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_22_s (
    .Q(ff_imem_12779_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12779_DIAREG_G_23_s (
    .Q(ff_imem_12779_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12779_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12779_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_12880_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12779_DIAREG_G[22]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12779_DIAREG_G[21]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12779_DIAREG_G[20]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12779_DIAREG_G[19]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12779_DIAREG_G[18]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12779_DIAREG_G[17]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12779_DIAREG_G[16]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12779_DIAREG_G[15]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12779_DIAREG_G[14]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12779_DIAREG_G[13]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12779_DIAREG_G[12]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12779_DIAREG_G[11]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12779_DIAREG_G[10]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12779_DIAREG_G[9]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12779_DIAREG_G[8]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12779_DIAREG_G[7]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12779_DIAREG_G[6]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12779_DIAREG_G[5]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12779_DIAREG_G[4]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12779_DIAREG_G[3]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12779_DIAREG_G[2]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12779_DIAREG_G[1]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12779_DIAREG_G[0]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12779_DIAREG_G[23]),
    .I2(ff_imem_12880_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(n97),
    .I3(ff_address_odd[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n95),
    .I1(ff_address_odd[3]),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(n96),
    .I3(ff_address_odd[2]) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n91),
    .I1(ff_address_odd[7]),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12880_REDUCAREG_G_s (
    .Q(ff_imem_12880_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12779_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12779_DIAREG_G(ff_imem_12779_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12779_DIAREG_G(ff_imem_12779_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n138_6,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_7,
  n103_8,
  n103_10,
  ff_v_en_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n138_6;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_7;
output n103_8;
output n103_10;
output ff_v_en_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n217_7;
wire n215_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n103_9;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n22_8;
wire n75_11;
wire ff_h_en_12;
wire ff_v_en_9;
wire n216_9;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[9]),
    .I2(w_h_count_end_13),
    .I3(n75_10) 
);
defparam n75_s6.INIT=16'h8000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[4]),
    .I1(n103_7),
    .I2(n103_8),
    .I3(n103_9) 
);
defparam n103_s3.INIT=16'h8000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(n103_9),
    .I3(w_v_count[0]) 
);
defparam ff_vs_s2.INIT=16'h4000;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n138_6),
    .I3(n75_11) 
);
defparam n75_s7.INIT=16'h1000;
  LUT2 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n103_s4.INIT=4'h8;
  LUT2 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam n103_s5.INIT=4'h1;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n103_10) 
);
defparam n103_s6.INIT=8'h10;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s8.INIT=8'h01;
  LUT3 n103_s7 (
    .F(n103_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n103_s7.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse0,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse0;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1628_4;
wire n1638_4;
wire n1662_4;
wire n1668_4;
wire n954_39;
wire ff_vram_valid_10;
wire n1043_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n138_6;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n806_23;
wire n1656_7;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n438_7;
wire n317_10;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire w_status_command_enable;
wire w_next_0_4;
wire n1374_14;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n354_8;
wire ff_vram_wdata_mask_3_6;
wire n354_12;
wire n354_13;
wire n127_6;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n6_8;
wire n103_7;
wire n103_8;
wire n103_10;
wire ff_v_en_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1177_7(n1177_7),
    .w_sprite_collision(w_sprite_collision),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .ff_v_active_8(ff_v_active_8),
    .n127_6(n127_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_pulse0(w_pulse0),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n1628_4(n1628_4),
    .n1638_4(n1638_4),
    .n1662_4(n1662_4),
    .n1668_4(n1668_4),
    .n954_39(n954_39),
    .ff_vram_valid_10(ff_vram_valid_10),
    .n1043_20(n1043_20),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_7(n103_7),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_10(n103_10),
    .ff_v_en_8(ff_v_en_8),
    .n103_8(n103_8),
    .reg_interlace_mode(reg_interlace_mode),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .n354_12(n354_12),
    .n1374_14(n1374_14),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n354_13(n354_13),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_4(n240_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n954_39(n954_39),
    .n1043_20(n1043_20),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n806_23(n806_23),
    .n1656_7(n1656_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1638_4(n1638_4),
    .n1628_4(n1628_4),
    .w_pulse0(w_pulse0),
    .n1668_4(n1668_4),
    .n1662_4(n1662_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .n806_23(n806_23),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_4colors_mode(w_4colors_mode),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_8(n354_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_register_num(w_register_num[5:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .w_next_0_4(w_next_0_4),
    .n1374_14(n1374_14),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_pulse1(w_pulse1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_valid_10(ff_vram_valid_10),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_vram_valid(ff_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_8(n354_8),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .n354_12(n354_12),
    .n354_13(n354_13),
    .n127_6(n127_6),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_4(w_next_0_4),
    .w_palette_valid(w_palette_valid),
    .n1656_7(n1656_7),
    .n438_7(n438_7),
    .w_vram_interleave(w_vram_interleave),
    .n317_10(n317_10),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n138_6(n138_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_7(n103_7),
    .n103_8(n103_8),
    .n103_10(n103_10),
    .ff_v_en_8(ff_v_en_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
gy+5Ggkfu5i5zq5YgiBmulLkWmNbYfLSRcXMvTjAJEUs0d/guKcMsezHSPDDqvENnEiNvA65PcJN
A7OWRhwEgeD2WYQ7h5/rAX/1Tb+au92CkRKeGEHsEuNTwHkZ+GnmFWkEVlZmUYagQ2eBqQ1KrCBJ
6725VnPye9cFDg51gTUL/jwZ3OBQWaQ9odtywciR3il/e4LoSyXmgvn/EiSZQET35ki2ws3j8gmq
RodnGBgMta7rqQH++/CIA3Z0vyYB0iOPTHmunBQzG4GEGPl4rE+m/CoJ6+C/E2ISbOJGqbPJbwOD
sku9M8yQPuNWmmEDfHAqqlIpqjRwJkaKVfSrWA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
aj7Mb1A+9b5J5oHMRrMMlyUhZtMG0XjJm7OGcGiSh/yZjorimKaR8d3MB74Bj20S/BWpYGe+RZAY
5aSi1GonyINudBNXsv3VvTgnG4IJh0V1C3qZewRX8Vzw28mLMICJgPRGDBt8EBMICFKX0onUIhCY
8C9ef/LBKZD21yppzotZezMq94CN5M5LTynmFA6QnUCV2vTb+ZebhhvqHwDTn6X3FOqKWs/LAXnY
BiOecPw4eXGe6ARZoOTH9CnS1Pn5/eJ/FVszCBqJpFSqM3a6s7oimfvABTXRzl0Iv4M6ur+6Cb2p
/5yzXbzzK0pU8AXZ0EGcjrd2ANgpjFD5flp6agvbn+cLObQ/r0NUoEhTvb3f0ozZWrKf8LK1F7RY
DNjpa/Kb4zKp5FENZhvoVUvNIcK/BMTpuiW5igEf8oCI8B+dpsH+13oQdcNLz/6CY9m6z5X4EqcI
sPxFL91AveFC97RjVpq4pqAovU2qUAd0j51nVbDB609ZjsANx87o78RekdHsSayBRC0GIwjHnL8Z
qC+A3YYIUzWn4CShE/wSEQ6mXihBHEGUsYDJro/lWXVk4E8ZowqJGHt11xLYdtusNQgX1YVLFPov
1GJcsQ4iIub9FyJiy0TPO2kLAg7gzbQyt1cOBdVvicmkGUxhx3YZggDKD5cXr9D/JgOvy9J65WA2
lS5C1GE58FgOI4ucFrjRfFNjDIf/cankVdbXC2HK5P3p6Kt7NtNHTTtOKulKJ+q6Gvo79HdScH3+
YeSTfF/xgJolKky2EbE95UNWfAUBnaT43dEdii/rWo6rSSgSHPyhp8h/1xio3ou9e2Q3RbRafLQc
Rx2sAKkKIfosgyQZsIkJP9QRwcpGtLe73UCIhMd8jVwOPQWzI1qGNxnPtVnkPzgnNM/vaNSBPvrH
9joyd9PsmDI3a1uF+eHZWJHfsvj015uB5qMLG1hR0TtS0iQryYGBoE/NapPuBFQMgL6d8aojnmHD
dWubzp8GzZ8FdaaF9RmE8Sj9ZMCbFzpsq2rU1OtaHYflRF0XRGRgfiTW4PS0jx5nROVCEd2mi3L7
v5gaZ2ON5tmMr9x6FSrhghIWlpNSh7qeJaffgHp7Kwfm/GKKP59o6kjLcftNwZgBIyC/YjE3WlMg
rak2/VRhU4qWTen4t/L+s/Oy39lFUjV1AmEWVVMu0hGHEyTYKXmebX2tF6pVFMKH6kh+EPQJkp6b
U0Qp6WjvWJexDGkFodJXDlN/oQJt0exOODChg/XAB213Wfq3lU6XtpPmEHNhzTw6LF8o0ZQ8cnqd
/2efk0aZK556+O+jONbPd7t0KTSwYXWrXo5mieA0rApCGQjVbyQE64oo3w4j36prQ4U2zlXteFdk
hNh3SjADRryidKN/V3cLfXuEcpiMLZV1Vkq0kv9RkzkCQM9vyiYu2ok/VwaOy5/uwrnIfTIE9buS
PHT7mClIEETfQQ/L1BymMAWSAH2WFScnVPxdHNIaJqwyF1RW0vrvLSycs/E4s6XlRzWxPuOU6s0y
IMMoZgoZEIGrlFsTrms+2JOhcCfjhEF5R8pNjpQTZ1Ilzl5wf4x7psZC5YQnLpblJzse2kez9aNM
qhpZqpdr5V4Cka01RtbTXmxq74zfrE4MmFNwV7qVAKdWFqwjW9T9OtYPlg/y9wOIgEhSAfiU4fEO
Fkv6k7fZ/Y9jZkB6m87a2Oa/zcGvF7IOyMVrbNyFTHB90Pe2KzdVWNg41nJaLn/u5mq+rp7t1965
FXj8yVksNtoBSeBlcfJSDjqmQbxm+sFByjA0B27uXb00FcdhDfLLYLWFGiaw7BiW3LoEaxnt5edU
xKmATXNj+hcSMn2WXBCB0ZmrFPoXfgeFyG5gGyYAYMwuOqP5dtGpmC1s4T4M2N8wbfBn50uykwJC
1SbHAiBBeS1Sjd6ZXpOiRU7GuDv6tAsw2SyruTTxMrhC0I+f1iGsHJ3ciJ6htSg86jVFnUmDLVHu
bIq2pImzw9umxpSSKY8h0tiF9E3k3sNodz/nS4a/U+/GubURVVzbcxM+LP7az/U5KLdhsf1ESsR0
sVeYw1GlA8UcKmGR+fq4klgo9EquBXmQsrRf/sI9Pvc51+GiqRvFRSs+/MbpGoxalELEE+H1e92O
Jm+vy0BfrA2xlolAKwRkhi0XFzNtFlkX+KQweOKJEzvfhBrQsMaGAjsD55bT8ibFlYBDQbegI3AB
5/Eo4Ure6LurKCYmu1Rk3WcVvxJEcicDdYqYCU32Tb3cstKTqYtX9GJRztrAdBGY7iixPJMmBW3h
W2INWtZ6kS7GgUw+QyouyC+/ZGbY8i5en2hb1a80BByMzCqPfzBZpWkCb8t76MmyKaMG9j6jIYsa
NCyRP+KjGsVxrruLazRu8P3Y1mcw/9xqNzLqlB2pFRHKLd8fGr6ZH90+CA6Jhfh+bj4X0cDzVPdO
HlO61qJhKs9+W9oUuFzrfdHwuofupmTVuQFU623mvND79zL4s7YtkdvGoB+RfFogbdNjEaS15FK4
kSkmkIrLKYRgbjowK12woNryyCgkAQceb+sh0QIo1h58JmGyINSxYRKjsuBegqwt5fW8LYFR7VqK
e/FCRymBeHwssCh807Ru6cVB8k0xsId6MSUHiF6342GEazgDOA1nyNGisPlsQV3wMfHSelTqlFlM
jtYJ5nMnrGHa0/QQf/bBEou9QlFQZNWWUxtUdU+rKU/DGvGNidDcbN59iqIsDMa7eIUseE5klCMd
s1AfIFs4eEopbalTqNd/8SGHCQVU8ZlMVOAvQtj5X9nMuoIUHeV8e0F1Xp1nhwxwk3WaJKcsgUXL
5XI4gMmlY6jiY2OiuyRRZcUxhnC8XL3A1m+W9PrY4uDHDnNmsUxMGmVbYVxoSz3fYBsHmer+H9JV
gWJt72t57h5wJyUvKCv1GTcGwdgkbuXNuKyxNQWCdKZnY3U3sGqjtAHqIaJzmPSrbXVY98HZ0q8M
SkB8Dy9Gj7ltgTdF6CStsWYCeLEQp8uQrGM0xaztUrknFx03rDZramOYk00cBVELR6IkegyxdZy0
b8YJAJ5XRblHf2+cR6jnhwiCHcetJyJl53hpJuuy7+O7/y1o26begoB4ahugUtXak6ocUj/iufsV
irh7h4LC1keAoar/BQ5a9CI4k8GhovMlvJjDcFWfTfLJWaG8JMb1ZFeE74LY32yI0BRjfGRAr2DA
VSx2CFTkwLXypZxtT2i1Y5i04ee1JjYW4LKMKckeCMQvjXBhZuTAwZ1p1vQ8RwbjiiMf+XInUO19
iGfecU250D00c+7mQwDDwPlCKwC4Y0+va7HronltNo4C7coHs/Qi3bzLMXezEhUrEK8It86OP9mM
nrJGp1g2hMdfCH40+kGDSN21e6T8XtLkHPUe1o8TuQ0R3Z8aErpCxxU1tS/i/LHacR7HBgPzuM0W
CSxvjLVjPzMdlnKmYp59/MLC2YXuQ4513r7qvhDwh0Lq3vmM9o4iO3KfZjLVCvdiyYRqU6XTEVex
Q51obNM3htKxTv8DrESehFMyGmXj89sbCO72W5bQbfMDjXsBqpR0jfxs5wOx4Rbp3n9bSTiNr2oi
qB2X31y2KRsyEyLd3snIkYbv31QOIuxDxnEl5CDpKaKxs/3AO7MH+14VcZT1vjpe2Zpe6OYcXN4f
6TMhY6OSAVWw07hq5KnRf/f2G9wNEviJvN9+SYPVnV+qhIUf+MsPjBOUvpMOwgB1yjVotlP8EbRG
XI+vnpiupJVz7fvbH6XFUztMrDVQgpW59U1Cd50ad60dbVcV/xoNG8lUiEM8rZbts3air1QFQMib
VwjvSuK5wJZpeKroHXAFG5eXKDwOpsDwhkvjXOKQsU945W4eu4BIbJveFLlAZcV/uC4LH83g/bNK
C6AnERPKUBAEBXJOiCZBbBXkbZwBdhfimUJIGuzn/IIM2oWzy71qjr5o09D64Y2YnICD56kvmhnp
vWgvpdDsDKDouJcGBCttMjVrnpP587NVcfi9qCE0N9WFfodnqRgWeGstZeeQ/fcp9fsdd7UiqRX6
W4jHvj1SvXj9syBF1NEwN0ZNZU95vcgDJ3ecPOLfY9NdHpW/YXCBHNiVNBN4ats9Drh/F9jzHPXi
w8qQO9//rIFJHuHfZy/oYJEvOkWvItkSaTD67UBuy9sTNbX0uhxetHk0ofMfOptL6bbmR7qMSoqz
3r/uZHBYwNigbEoBUBBkVkCNzcwwfhfRjzXWncSE34Dg0tLgeD2lR8w/K1Niytj68e8mioTLUbwj
NohePAmRjeTWSloPXTRwB4lUYCAx83IXZIdn2ucqmHZM5O1fUC1RK5Y7fa70k6J+kg2WFMqjNx7R
aDRj2fVG6ouqLjIY0Ne6o6raYtczilvOFl94Iv+y87KSIBm73zAEF9yyVuaUvnC9kNc5nQjdAxh6
0W7JiIMcM1dj76vAAtctIGbchUw/ddus48UVnJS8ZECTgRXYw+5u9zoUTbvVYwMUL758E7ZuV/yr
RJs67xXbk37pp2kg+0sGDWXmMbUFfiHtdePHJUHd5p5cNgymCuVVoGCH25Vps/ey+wjJXjWAPOf5
ZAoW0FVE43+R460uW+ixEtFRE7Qk69oto9aJ1FjOsfjQzrTBo4qE/iU77TB1Y9HOYoycOJYos7TR
XGTtE3+EsXv8JroEuCve+rLP2B8BjlTuDUgR5lCglsG+etkvaqRuh/KgUImm99VirmzwIlkVu9yd
CXeHVoP+wwET+IMu9tCaDcZ4Nz7b+8p89eCZOinb2Zi5KQRiBnMRzx4B/nLNndqDEXNMg1OahLPB
B+TcnEd975x7mFza93ySegDnw431G4lquFGDtOMb4IFi+mCn7xLfo3sAaDzzWstQJf2G1m3Zez8J
RDuu7uQZL+YaIZqu2gbj6rZfOQTHrdRKzOP3WWPLQaaMpf3b8+T0gRrAW9og9wwuFSzC2mr6c2ra
BwrGso0qgCITMc3FfM2PF/l0LbBha6+fouRnfsElyqQAnC2DFO24gcC3D/sNkltPrM5dYahTMwTS
cPGHNKaE2sil4ef9qZ2Zh781nFHjb+PbakDzqwIB+7KdRCF6Vau/dmVnthKoI6O95GETVkvK0+FH
+B1N9YDOkWep8c+py7h6a+Y3riWg9LrodsP2kB3xOEyZ9YNJtpqAYcFk2Z1wh03Qy4hN1DiCRx9+
9NDf1cPmdVIei0tpqGFd0nnnXqfBP5tssYvhBkPFAUv7TSnt/7OO/ZirdZhWfOW/kw/Zgw6H3hXk
YShBSjkVU+oCksT5aeeEww6dmvnlVcrn0nAoawd7EA3oumRCpjAHIxthBS1cvu4QraD3qc3LB6j3
zeb8gWjyKRmZty3YOb9jsktsn7Cq91M+jQTSV8Jz1JVm+bmJ7d/gKkdHHtdfITDQzUPW45OZbaHF
CdXdBgcJb8fN9lsri+nvYVOri6bp14AuUOyFkZFjAO1RNGUJrYGt9zUiQ2ytjXlQtjiTWhyON9ng
X2/3BEYnAuDS/vx5JMDS6ZlmpJ0y2nTkUorpHaamaObUXjW2DNtlIYyNhr3ezDgMQRdk5DSNyyUP
PyElLJnTuJTgxvpcvEF/vZuLXE2jk2GoB7vufQqfy+53CwuzTWCQ4qwcLtAb2jr1Dl4lWm0O0qWj
z6tuEEBxLUt7AYunOOkt8XqhXBCTZuEM9EZ+mrYZxjbRVHsqruPEAFQm4DyZu/vxUhqtqAGiboig
i+IRJjZBZDY0oyoyAUzT1YNpI8cU08tDsZb35Mmt+oJZqGeZIxLyehjJswyZ7oZfqWstFnj3Bdnz
L8vgjijXHVvXF6HKf1QVg9ThQjKEHxTSvsuZnItI/AMHGgGdlBNcScBfrCLldBTSwoFdecPs+3uX
WEFnhDAPMPVKyEQHGkQMTowbwle/hyfYLhQKmejPVsvCWHjLKhkjZG6x9N4No4zTUhnGId70jINK
TtiFuauyBmCqBiSdk1/Q0k71pzHeGSvmYS7ttsccsa2lNFGeiuOFmWZxOqOijWlwKWeAxXbFdCVp
XZBKvixZqMaTFrOw0WRc5Zqx+dWLDYa05tBW/XC5vJHUd7samXesI18CcwroGJ/ClwhV8Y5t5wIV
Z76XTDE1oNLwWmWGK6yXAZ+5GNAWiqLtyWSi5ezOyjdZYBJ9eqQBd2CIEPjKsfvB+/XyUcWr91mn
4OKdyOedglPi0XcNMZYRHiC2U6b6Oi3bjcecDrsF7pwdIgU1t8R7q8wmJqja5GBXKtWGeU6v+JdI
2Fz1l33uKDyZMJI+5W0MNAxIHQ4UhK7Q4raCDi/lUuYoTUlFiIbda9W72wNpHBYgFdQlj7K/e0te
trhbmQNaTIQLadSwSQqtqbLCEfzM5vsNfmkh4tAbtXpG0SbEu/Qmls4l0vbtpS/8Tp89Q470seTy
FDk5D/1eT6VXA5PP9WJGrdEZPRlY2IGe70JwWDUlAbRBver+E4wLRQLLBPq+xf/+2L86AkUlS9Lp
LJ3n8KGNrnm+K/eYNrXfgmSuQZ1W1jGzl/la3hy0q9khYIjv8Qs8pmmXVz4RV9O5364i5nyZj477
BUgNiJgKxV9Q7tG4mpmbsSDPW4on1wuUYTv3G8JQEBCO2GXkLKrd64JkzdbeywjtnEAQVV9lqGbU
VXJlviIVvwaa4sVDJRdJ6lKvOsCSmfj3RbdIyyYMQ+yqAlqty6rxBKtivTOy7PIElozkFbZLLId8
VnxSJSiinxjyD9ByYocYzkxizUyH77Zi50Kyr4HrGAI6dr2jsfVOI90bgxBaO6LjBGjanpKWeHzU
LvZMqa813PB0QEgSUfwCsNJgLGd88IVgI4w7s1jslBDH+RObaJ2LHX1DI0Pd4YEfXghVI9hm4Vrg
AxIBnfzhGsQu2Jd6UVzv3Od4aRS6lCmjqJAmxm2v9hBRX2KqE0kMlm114874RR5yCELuGv8bPuwi
fNmP65jB6skA4Vfc9sHMQgZkgLh/8MS5Gxe751oZM5pi4D5t3FybEDoOUw2BKMqFxehkl9ed5UQn
ozKLBlTRkujakR5mO4VNGCP55KB87C0AFNbapp+VDrLALK4WfU9FphDv0tAiOEWVaTrmyOuFjOe4
t6V2q2qQWUrPXj0AOpWvMaQsBGu1F4J3xvvNMI4yXjjnWRKXa1bm4ieF5BKctal4wchpKjfMtMu/
S9mg/LRhsrM0BsW5I1rSqr2HsFWbZo30Ly6JVlj+/1DxH+JCgIxou9Vhu4kr7nMxyMqIuby717jI
WBlbUP6fJb6RCT/NK8LXXAgQ2j29Ua8ZPvcP6yF1uR7coXlQstoIxNiM8gB0tR126yamtD2XVg2p
LAXvoUkSmihlLWpD5EaNZ6u+vlUrwRvz0kRfAhdngkratEoVGJw8lS71a6e2nwH/3yK8Uwyhs20K
4VzKTpk0gOIz1UWtSuj40Bzodtg6HDyXrA5Gs/HtGUvtAJc2eksU+tIhwuH/xOyNw+oGBFZo2QhL
ZtATsAHqfxMB0ftdTURUUgHQC46EmWYELhw8b9bDgCB2ILm6kmRx9TPOG5U8VmaMUCnE00HHYUqi
zsXvDadj87x6egb5SJEXFqa0A0u7LSPyX+pxjqBEReMlfHP7DxJAX2taUkALiF3Xl3WsOOdFNxjm
78M1cig601DE1FThWiXt8np2lNoEVyTWde+to/wySU0IBAO3IFaE6FgyOMXR/fAf76Ee+zXoONJn
5IgCv1aWFZ6f4LPvlRUrHbZRhE7SAkDu0wf1XQLVfJo5fP+VBNLKjQ+mhp2p5tMTNLJbabhtFfnA
9W7tLfIBpuwf4YYHB6wLhBDxXWcNdgKneLdDufyhfVAhie0Prcn1iFYbYT79cTjeRuv+fpjSJ2AC
SDidszZ3ThN6Iw5D7D/QyhGytBBu5s0Ni2lyKMdDm8gU8+6suz+vmXYxjCV8O3htQpGNW0C0D9Fp
md1S7eCuqqOvDbzE+sRHsuHU1mSWI/6HUcnDPJ5viXjqc48AsNDyFae85bzwJvqo3OF5NA2NUcDs
lqsN1frkpsdEwsjsJDA6GPfKzvVyOtQAC2aZxuP2GJZSgAV7CM8OyIqimyLaIxAAC1KIPLZoyMRp
wtJyH+3EQRob56isqn7G8315ioyxDsdvH1r9jbuyIcaW3oV5zLyKsnEhvaGo97BMOU2xJ6fQdgBi
IRMwtl/+rkvGdOL3zNJU3FWec9mBZP2Lqv/1dwLBR0sNJgylVBxqzkwy1627cswrvTbFgkZixr6i
S9hNxPE4Iaa7SiKLRVfbAC7JBqgnW1PT88yN4zCV3HS53nuA6ErceokaA21C43bnmjN/Rxz0ypv8
+7h6HCWxJ2S/B3DOEkl6hfYUDyQHTi5cUGhkSb7k9pfnqLadW4UA1kg0kcrG07XKi4cUEqTmfNCV
5fPCISf3NtJSEZfUG49Pj9qmX7+A/LnzEZ+Duk+bU9CsU0RP/y602keZQxETDuKyPCkDuGxI0Qc9
XmhxIVuCi1ZykC4V4HRQBTEGZKNzb0fDniULiMw7HYIMCFYB7YYM9OWHFgnQNEAhdzSGVKXOfc9x
kxd8kxPJxLCYShShltv6AVzEpCTY00l/K0SicxHlhesbozcitjFMNzdxESeQqq0Nx3rWGAFqMh9g
UGVsDRFFql5yOap8fbdV8omZqie1M9fqQAJ4RQpGmGjKsL9o0ExIO/bJbeqWhC7n0H6obmE7tf2n
KVumct+9ZNGQLPN0szxsEZ4gP0rkjmhEvoS/6OA1lZ8A2AdtAgArzil6/S7OaUmz1vQ4mNzhdTpj
61Z1GVTrHdxldOk07LP4HGeWFsC0U2D2QxnbO0bhUz1FhtzcMNv8WTvCDCkmTJ5oCntpucKNWViQ
njXNHeIJODLrqd4+316/4ZheM6IoKaN4B5eY7nD6wzthtNqW1SlKSTjVVOukajOrOLGxcWA9/kMl
vM3HEThXQZesmpWA01LTP5Y12H7F09Mg1xh4X3c3e6cYM9PPXVHhXjfQGcqBN4At7zQhS48HERhx
tgCM2G6zjR8OYeNgDAzrQVcebRIKHpyjMMQ899O8FM5nWc2CcTtqSIVGG4IKwvMXt31ZVjySnra1
+u2gLyLt/TWd5/Dpi+PilDqJnFpN4cAL2InLNvN9stltnukfNPOJAu8t5Yuoh8C/ZxEUO7GDNhK2
FEH2CI0nRKQ4xCPw+ExUY1JS1C6qf4N51utdAyEItbuXViBKx8GIyM3ub5SzWYH0s8hDVITWj3Hg
lWKEqSxJIG9QITFvXsHDXF/eBCyslT+dVIDCTam/WyRcNqLXJKm272VWOQJNcWALjSnU3b2JPDRY
nhJcf6pBSfkB6GbnplYw3PEBYsvx1s22MDUDLrVS82TJE70ypqvJqBXke3Ggb1mj4e5XmJjrq2MA
FCaW8O7RKvQjRYEReJmi/kZVOU8ppynBVq7h1MCmxH0qPLoS0ea4eA08r2Ox7tqRS3wjGSlSScqY
SlLxGNAWQfsxVmwZ6tJlEI/rVZ4nFI8GYXrRbOImvXz5Xp7oohdb5uqGk3MHf7U1yYW1wtk/mlku
B6LcbY4tWBBnmBuKvOhuV81BgDtVLmXcPQMD2+24RMKRav9OsGOI66euTg34Oawq5ZhFrEEPpO87
vRX55Ak5gjCCFg9+XpfYfPUP4UH1U2aPp2tzXpxF9mK4UmJ7RCpQPjgw68fM+/4l2l8PDwFuOtFY
QV6OfOFzyWSmtLWgWjUbQQ/ncsWXLS/0JrK5YJhF8LYyLIe7djFMOzjdxB0EK5sOLpg4CvSNWviD
LwNAF7+JCD3E0Rzt4HdgmqlrqD70P7oxVNJAu1i5q3gaYphrqrZpiaKoMqI/2EnvPkUasFIu9MLD
HofBQotiVJJCt2gH0nDzzCBOE8NaKu5ef3hl78EdmFDuLH8nlLLe4fNpV9cLxF7w4piz5DNfR6AY
Fx3sc5kHYWB55yeZ/ABzIyHSv2m1yh5K2QwRCI3/KES6q3ibQAopBmcYbjQZTWdlJ6ndvJriu0+i
LdbE8Rj+A4JRS5o7hfvcNz35ETQLoLDvZ3GID8KtuCG6wt+gk7CCWTKqVV+LvPJ4yQVtAjXEI5Ky
6bwhi6ZZpRxR1nRGffYChFj/Bz+wn0ImRX+vNXKyi7ed+LbOAPRb2MEFUJSTY9MtxQ33JtHNkjXF
f3UvDZ31XSiwgM021NLgIT2LsHOuPLNSGW9zqLqMRe+uZwKqU7WosLmCST5/chj2q8ffI5YG6FOK
xA6Mlzx73u6NBWwQ5QCXyv4bGjyFIpnVRj/LUhvr4sTSnWlNSdbbKxLsBENjpbg/JsB+6D9skLud
Zkd5OgeMBoHv7JbkPpNjwKF7/VGoAKMCSx5gfRD/3jyRcx3g1ombqMfNwPzSbvSj5LY6jBtdF4rk
24+L3mq3GCTKaVpTijYfkosaFfAVpr5Lzftbw6sWb2+UNhKXutmjKSSR0qHr1AKhyLd3/pTTIxIt
oCKimTenZLeP3buJ884hOyb5Xd8mtnT2JGmeHN+CAz9BXLCWIHEwFaPCdOfyyB9e576lpolqE2W+
Chs5rfKUXpzkpBTSUlQjUJ3S+onBhY+wzB38JmAyeCHO761gJLRU1xAKfZ3+aRf7J8Tv/e5x+7MW
MkgZ9qGTjYgD5eH2WdHoPQFNMQsOh4r0jGweEHlY0r671+1sCU8gyGga/+0zEBv+l6MdgpXiJMj4
n+exsG6oducv6aHn9lB8rAkyWWBDMT0QDY3Eekuo8HBF1FbZ3rO6sdD+34/UxFaClsuCmmHFyMBJ
fge2BkCRNoqiwFgOW6yLXACaPjHXCZTO+eC6GFRbekwQOUinRXco550Gpv9nKHpNO8jE9xbxxuIa
V1djsCBP0cM13RC2Sr8VTioFnptmQucol+anQiI+skynFbjUWduN9tsZQ2BHPIT+c6vUWz00j7D2
UiotR8su5YesuyDH8lRa6WUH/bS4CT9E/E0E0OjIcbgSx+jnKXOX0FWQSxC3cXH9csajD1cGD05y
XDZ7Y2E9rhJwAPdP1J4cakfCKesSqH4Xq+dEYHCHexocgiYhWXqL1dX9iKXVuVgV7DvKVnVb2Nnd
Miu7z9IeUJIfyBwjO4ka217vG9Ag6E20uJInrHi1TuNmYI+olLeEpckePnetR1i3IhjuKVT+dEB3
nPRm39x1Ve9ree5EB711WseBJwAIRYBWVoB0Wq/wfAo28zxUHz8vgb/Hhc7W/uNGob+6aOJfQL4Z
2h6PvBcwzOOGq1ajMviLNSgZutXx1jg+syekcvqIZfpdmQfdhIgA01BvpeaNamdPDjSDhezcvhUE
TxGBJtkN/giK5tlklUfJTlsd+iQpbg1pw+yiVzHq/cM8X7FF6V4sDlEj+7rgabq8GHiDtz/ssT17
fpGRP1fU/tDWNY/ZN30RbTWJYmbynrGTarIqSANuw0cr4pmA24c5O7UouF6bjcl8z3K/LO57U115
ilPTwTHlA1WMCk9Xp9lsbhNMrETH5/iJZ/mdPdzeCRgX02UMawRzoVs6JItNsnV6jUrADL1DqCJf
8awLzNaFaq1fw9+QGHxn7RHJL5UQMRMbdEOnUm4PgKyMJXNxB3F63tjxm5sJ0KvVv2WH7kk+2qKc
wgSVC7nvEYt68+ouQAdKnvrjAYW3RnN36B4MzR+pk+UUbl4X97xcA3s0IUULENGS79INa2DL26GT
9ZAtG+8lb6IzOBNJI1RuSL4yUcJwOMfEveWNBEN0NrFhb+2ZohCfS8MlVl0SB94kmnERbJVKXSiL
yYFSnObowxzO2LFk51mj0jOYX1n8GWMS/QpmhyHkpSY07UpoeIaUL119q4CM8a9WM8KMe0a2h6An
SMTq788LUAcBppsLh4WN9/tScb4HFiCGJ8+WHLf5RQfYoT4Bja0rG6A8zlq1tles/T8hLPIW7fAn
dIN2y8as+LW2LF1T+aOroiutUZ4jPCvOJnkY5wAnT3+/lNOsQb6O+oiIZmtQTKQKl9Ll4EohDbJI
24uei6q21uwPpavqJEoXPYBRviJkSDDQsQmm3E+2oNXlXSMj4tq8qYDBCF4soqJBqcbBNPBgm12b
XcJSUdx3DDGsoPVinQXC1PMCs7WOncbH+qxY8bFfkbNClG1DjAw85FNufeNqkh3RsfFlmoABqEQq
EaWLUK0E0bi0C7oA4mtC1CRT6q7VF7cI19ECfLvaw9SOsiXs+2PYcJY1nfOaisRPjEpHBfn0LXZE
hl6awlw2+1zihhNeEJ94g0Q6SKY7xpMbCswU2Zu53i6C7+PnOrXEDlVde8so2dD70vZF43N/ID6j
d+V0PFJduCbzusNqNlKY1hReY4Fc/uSIIO7c6DKXzogaTcgB3WLrH0zpzA9Au8wzBxBjpw/izZ3Q
uVPGojWkXq0xQv0EFxUXPmo0QyGzlwpKOh/VYmZ7M+wYIjr3B7q2TMKyLYMk05vqqw+m/r0M3TQm
cujvohfaq4u2Jq2BkPbVpPMSAG5apjGGulLp2AmYpTemAlb2v8yOXheGqoHQ38ytSB2eRkPlDXkZ
52FY+0tEuKwjMafLKwWRJV6AtXMsCuqLswQfDsAr3qWbadyL9J+9/wFHmThf+h21yTB/tn3pILZ/
iHA1iKdVFBsry8H5nLYZtY4Q25aT5e5FHBR0TKnxXRgYOJb/6QAJ97jRyFW3hmpKdjEK2ukl3bzh
PzeLOqsj5nchcNP0A+koccZBZIXTgOxakuhpCKgKKAeeevQcPSzOhUqFmj3VKihsL/D4loOLqAQs
npmbM90zH8Jr3JMo+KHDcpqLo+1xgA9OjTKF72K2lwHgNYUXr8VDuO/ZVLqcGCAbWGH9/b/eX5Kb
4cC2Wh0fA+GJi3iHwUc97yKjpWNEGUsroaSFo3dRKX0obUr0RD+E0NpALOT2h1P0wJqKe/BFCOqa
3rYrzQrIRnsS0F1YoAUGa/9DmMusH84+6VqRzeyi7r4/JroMIymgtkrNVtKdfMxxPZs+X11DRUaZ
0/lln8Ex8BDfD0+fSbBJn9xfCEcb7UT3wE6RgRyvAZcM16LjDy3EFgB907lto+7lQ7XxoBU2rqi5
223bU4ZS48UmxLSo3O4Jvcxh1fLe/VjtIM/5lcXRKrkoKeYjFnYjiRat3/LsrNtJSDgs0dcyQrEQ
9XOZL5EOBgmv3Qqckv/FOhCA8oXxygqiWmd5JhJ1pfHQ89iWzg8b264N+JdLgb2S5TKNffxDbSXk
PxOOZ0EGfxfiY2Uc6i2ernPISh2n1FfnjSFZqtw6hWTp7fbLRBIhDcpFMMCq837li6KwkFZCdgvR
OwX/oaiNrxzkFs/ysOts3LSneIO9GHrFGYPKwLvQzdR/DMHy8TxAnXmbv/ZSfuludpHtFjZ/RREO
787hEEq7ZGW2qHSKlWCBGuj+qXCU7S/THpmSxHNny6tlyCnOxXCmbKo/XUxV0M6ahPXelQG3t+Ze
t1OK/YIh4Fadya2K92Bp3WUulMCfoGlUqITmSmA+gnmsI6wjFhtDN2YHJ/A4v9wEh3f60jo2v0Md
MUQVNyRuhWdaEc8Yc0E84rO0GeN8iQzr9A83wqupdoRkvQRTiV0Qm1l1+XTKbsJOKrCMIN0TxIM0
pAXQyGh3JF1vC7kt/JnnmYXmhQLtJ6pAhJs7gCSj40P+c9VWaKbPZIxTJYbuzfqCifGDS+/jIfV5
WVEKyo0k0fjrv3pKjn6tb0BfvM62LXXvMP1yK0e6G95ReXQ3z7qdWAn7frEeyqxgoZh+iF3iGsKO
8a3wTr9wwV3X50dKBcICVZ9/3gXfzZ5kEIIy0orGPqxzIi0dJMbmFrwJrlThum7I+q09T/RpZyKy
otqEMODx7FDol1Ci059deAuxt7jA1AvWgc1qU12TAr+Iizda9GWOeyCof/tAa5V7myUF5laAa/6H
xPGuPVjx7zwAzA76UAJPjx3dXWZG8a5mYjE2jPG/46WBkKh91YOgW/dgpFK22r4+1YGYBF8e3TjJ
kZ2dwkr/iyaP5Ji58zbv7pOGycT2Yq6Pueprj6ZkV2kL00prCFBYg+ojEygRR8RX1qqdkdxPNWeC
gmpoYjTLEql47LoC20vmEjf64pFIbTYRB2lMgpJgxe8TxzPLk2PeVBTTEAfXCN2w5EKLQCp3J4qT
6A6rc8KWLLIRtt4XCjno86mh8GdDfA21MWcz+vq5DcoD4ygynPTrMFA2G/Sj6EUCekJFNV8+za+F
lFzNsve+P3Y9OgyMcUvZmP1AAUmvt0F/c8GN3kZ2FkMvFQegxwmobxv5kHH3FH7/X7mKQoOlzijZ
hVOmdolCkE/SPmHL+s3E4uals9B1zWkroqRyW8et8NswyoJY2sRQtFpI3TNqhZ5WkO6hsKQaT7t4
UFRCVtyRbd+tObVFD4emqZPF8e8PRD3wAi81rfcEs+oUwAjXFpeyoh2YhUXXQKSEmwsqybLtlki5
LINdBr7NO/pfO+riEFRpRuQxi3yvBLjg5rPY9SgBlu+3xH/OCRTVtZR6ao8dNoh0pMN+dDu5Hzor
nVysKTN+ayHo+aQMb4CjXOKb0cq3ZB9vMrduc6AbNSb75bW6nFy5ojaFiwFSGyXbLokkFJ0xwPNF
CglDSMVJfS+oEDEHFpePw/ZAej7dQn1HiAQzTUtCkoavHKyc7leJhka1Nlv8J/C1vH6zDt/RdiqA
HzrsXr0Rt1Z6680YNknCeL8M7cA8o89P1BdNRvsPmBfT2snVKK5eU9agTeGwtgsjtC2CmT5SnRbP
v4oh5TpJXhf9sTjCrQI8kNW/fhrsDTBwLBebylJ2NuAAYrlgRg+d5UvrlVfFKOt0PIkwz92/w++X
NcFW7zeYu0DNMkSNjKwLCoIetsfCjajDonGbFS/Cf6U8jO/PjyJfErRkGU4e04NKknSl0eAu5mgb
HeKIDx1nGp94EZ6zOEozNwV6iwdMRoHETpgQW0pQ2gQkC1DK9fxkOm3O7YR5qB3KxT5LrkSGT9xf
qQHZiCXtlNK4T05L3rXsvBBqZWY/H3ks7OGMhxdgZTkOi+M6oKXfqfxSKXJu3V+oTcNQ7BnyP6Br
ZF1H5tnEyFtHWeO+cquss3FjUvm5dshhRT8fDUlSx+/0ehg046Blvgg79a1AJNsbjsQW0ni/dlzf
N1KglviDT0Yd/x7p80kpzKcLneaM8h9thNsFrTq71Ms1er7WU84ZrPXQ4/P/2sH34UTi2P/uFGjw
KEiZoTjfX7lWryARJBb0p7Yie23b+CrUgDugXd280AfWtRAtH6V7/vy5o5zApgheThGNtNOVRSUq
K9mDfLVnYyIs6zhScJ3dVUS5L0mGBd6vD0ScPOAuyqf/PxK/dr435g/jExVJ5ePSInI0Mk03oagC
aFMaWOjjhPTInWTHwT/NknXSoTv8W21KR3YXzcrmKtBVi/adQReADs1XoOyrWCkfFprf1vcpG40o
5YJFFheuZAJIebSd5bn9kHaDdzEA1LrDKNcygYOwJR3fjV2KV47ZySFBAX6GuX9EhrFs8ow4MxrR
V2gJHqshwKsk9uWMKUXyjvAvBpkzKxx9CwhrrcwgLfQj1QLFpffuNNnhXqe8OzXSyCHm4Bvl3ysG
C3paCV0sp6mSVxknZVxnMppcY6+eG2tfXTDZ5ZRK3a2h6q31dE6lrtVBeg6c2FZ9/ztm2sGkOOvj
f9Fv7Ta9NVdeI76wfsyrDpugZA0qY+id0BmQl3pOfddxjjn2o8+8Y+FRxMtibUAO6H/TFdDphMDj
ZvHmb9tqEr8pOOiIQpZUfLnCWTU8z+DNIK8XNhRovte4bGzKiveDUtXTt56/p5ciN1VwvPG2odgG
kt6mbksvJYaNMEvUTOAVeETxPrJgT+1ZLjYHXU96aGYVGskgx9+nEFrbb8y66QTQxjsbQQ1vE7Wu
Mwet/tFHZXHwFdAqY6cVDZpOLzIkVrMIikFm4rIqhDVu6dO03vxc560Bun7K84vwheg9K/svr8wu
NokPEYzujwwpP8qYoHIsMbAtVscKHF8GoU/qT8Vyj2Y6v5FU+iLcV9KROlL0WwPJZu2tX5Br8n23
otG8aRPVECLudpupZibDOuASk6JUX8ECVCRopsrBX3Ni4KRiFZuUe+D5qJmpV7LsY+8O57RCXBwj
NwT/D6WtHgYUlq6z5XUgOIog7ZWcLqQ20P3u8/PDl7NKPcqeAqwT5LLYDu94u8SYBaFU/dK5zYOk
tAXzryDK9QtKNtIk2BSR2hCDPShGRM88tTxLpyBPJ9G3J3F70HNNgvkKNMsUw4RryyHPEKWc6F3z
RTGrK83s2Lpxeov4GYgPQUvQvxokhEPnfgUd4eMGVnPZiY5srnXMjVNKfUVuPWQmv5GRdnr9X9jE
171rn6wv6dPg+APlCWKdHcurolJpm3W0NheWHYqtEQSeUYgIeC8Dg6x+x9gp7xmCXH81tLxOo2gx
nWYGM/9Enu1TROeOqbynZwOjSupirDw/soVdMNKbK1byz5HFgfUsROY0EMAWEwBwWYPFsrtlQQgQ
TbfRWmaIzj17pGEjJpQCFmHhG6j7V7eVif3MldNY9NwU7dShYm7Kg+nAnynJBYaj8NNaHELKPcPY
JqYy8lLTdiU3BJ2gHAYTa4OrzFfY44CuKdAPpHTWIOppJ3fjE7Z8bMUtydGlR3Ft5bYa9kcOzw9o
gRsM58fnrUmw1ic6rFbpaFkGzUqIv4daqPl3PyUiyBxbtFnLdzT9JNEEHPxnEgKM9mJxDP+r15EB
hEtEstjquE96Jrt3Qc05MmESTNLgymLY/jm1hEJee8UvkQt+sJTkfH5DsTZ1ODIi1PLzR0tm6JHA
6xeE/gtGMVg17fgAsXT2wKAf8DGRMb4FoDbOWccgGhqv7zoPsINMAo3ZJ17EK68uoCqc9iWLCl4U
+Jx5YaIZhSK32E6LlVE0k50DzKP/4ZQa4uk5kWY1f7AZBSuf0bP9wss0v5JFdU9pm8u7BwEuUCIM
BJ99nBKUcTwaBEqCvzu0O0Q/miEu5r/aX1OsgNPKpLFYS1nHJGF9wmfY1PONBZ6Vih8UQjrH6ES/
QlMpx89Lk9oqNOOcrmXn1AFzhySqxAeW8/KjVDjftjd1lpMUUG2llZKe2WMOJUVmGrnVAGnBPd+v
OeVGzFYkkaoUk+TZMsHhHv4uJTs1UueUFRg85BPTRZM9qOosluleGNqukLDk+Ji73TZa0QVCKj3U
ci9FYBC9x8sELwfR+t9W1qUJqUcpNqbur2Vg4HXFCklq2N1kwdI4dvnFRp2TGnrgYrisNCedEB7I
x+IKKkigan+CS3G+gP8CtpYm8ygd3UaRpjh2e38t02JYvdsFLsM4crPREW8uppCvmlajL8IlBhH5
ApLi2F4qlWqwzvhatWw2M4bxJzGCd04OGyAnEOxjsUJzXybQKUj5yJ0Kf6mme3K+vIDzo6H7EkI/
pNeBvp2AEsGowWjHBy/hQDskqNn9a6T/1nbBwiWpNXXGk4IfTCMomTR9Nxy+f6OJM7XPOAA54huJ
YCpqmAbEYnFgloWhymbgIOLNQcP5l24sdU7qmOkbHpWe/JJ7JL8yJ01sncMLzNKzrKVL+bdOKKw/
WoKOSx3fpZaYoCZbCK8IGmLLeQtMW9OCGQWeMfazmSEO8ihB7MEYAfLV/QxAovTw0LXsDCSMbBMM
3urM3Zn/D/Pa6X5TvSbBJnQWUxudi3cimibjxRFMsfiJVTWPacGx4ysJErDunCaYru1VoioG61Ef
kyZQUSFzmfN6vZ9wXszS8svxkuIFEx6omwa3AdjDBr7iGpSBkbNzRTjjh65zkCvfMPBYJZd5pHb9
FtG/MId8bTUdMcNsEleorLaFK/mvJcy24TXSWrcibVrEzZyePGoak/6qRyWXpGRPhi+JKfWSxOtW
TZIzA+f+3OWRT0tbvFunIZE8m5D0/j5ltUSmP1zwpxQD8Rq88oR93yM6XeGld6BJ/P32HPBLAhPO
wBlQsOmUOoMgFDvOqLBGul/wZiLZZM1/mM+hv17APvKpjBd267bc7jTQIeXYyDAMpR5id7pl0DwT
ujS4r6jQq00GrpaZiPZGCs3mM9/86VNHlvZ8w2YBXwngwurIQ34BSuOr4wwbk4ABp8zdievu1yIS
SkPYcJCDNnrmvK8s1mPuD21yniWi7T64+PEIEJVeNU2ShwgOuzWATeH0uBcjp5S6KfbGTXxEkU21
ChQlB53CgJ3IX9rA7FZ+oicYL4vSNAZBkMCct5bQLTHefQMVPw/lNwAO5DJe3r8W9RC1k15+rMuN
U/22+/+x9z7QFougQcn6pK83+EbpmRuN0UK34Sp4fXEC6aidNwW+ec1NBR1DHfsyM1dj0xOw+TGW
lmcTnFs93ZijXrWFkapg80Ej2H7q0lrYQRmTPhca7x7QKGgtMEDr8up7I9SlPPo8XDnjf17R23qQ
HsKAnbNC48GfKB9J+Ij4RQAfwPizxfu2/rdC8lvKqH7iv7jiDQehMVxXPy870AXng8cySEq0e9vS
EGEAw/PXLM8HaMHV8cmzV6hUaeM01OPqmMHiJdqCyiK0AkpSsF2PCzLr7Obor6UCrepN6LoLpmGf
y5PztS6Xwu39Hg6Xq1tJKHWG42Al+/MUXcEdrvm0QiiX2kOvE8ekIAdrGHKa7MzvGXgnH4sKYeI9
7OpLqQYhHLZFjntCYtDozeKjq1JDgdlY+zV2B6o7Z0rPoQo+5pt/v/dRjvauD6qxZbP6mbYUsfOx
WyY438H/XTSsmQvleaiX06HwvupCwL2kANtVxj3/SkWYeb8MKlWLofpHG7sZ65AOL+BlmP5EC8Fb
paXcM8dIqEI/NIRo5WjIHEnRW2Ep+Dj6zYyA86gzDLfcXq/cSsZ9juDVrn27v0gJ2RPijz/eWplT
zb/C2IUfhvOXutzw/Lq3U7Xj33uJVwjklSGM0uOyf4CANknwBGbWaPiuPJDNeZijv9CXPKdpyDG0
6/a6rOWXCCDyeQ223qNn8T08LEwViPR4+UUQnkFozsVSg6FIkQZLz3oI7gPQnV7mfdv54flCSips
Fiyb4iKLyvTeWQTFvCYWg0jPNi6xc0TuervCtbEaBR9XD5N+/cpiUMwEXocCJn5HQsRsFbWt+RTE
PAS5aMkaktzRA+gf7/VNSiVdrRx3c2a1oOTCz+LqnGkRUv01eXa/WwJXWCH6n8NdZxpWhtWH0lul
RUPXCO9XKhKl3ad9KUz2Pnn6L2STDFXA23Ju9W8VbzWOXHD+OOg/CIspSfbWrjA3Pz/fLWgCvNbK
2P0BLYq8RNvuwlPZeQmhkXWM1Gz9zWIrFjAwqjXKsFwtuQqXOIEELvxHl7YlOPsPSbqAZGl2CMX1
1xa7NnjRgHERDOrTPt5nuKDmrYkUaLUWop4yCIxbKYqIC+44kTm2i1wtqtZ7MLBxCsNZvL+2m0my
v/5CWbRm5vI6iOqi7qDNX+wOAfLYQxy9bPXgavU/VVOnq2LtQvtdsjgrVR2cAOWPC8eVoLtWl+Qf
ve4LpTl5M+OPaLkjKng6EGTMThRrAW/oL0tHkafpErHTy7Yl5a+uQSKMfRBaadV+LPRLxz5Ti0/7
mIPJlZRk+PsB5ciamPw/WKTQEje0A1BM1Asvf5pCnP5bVH9Cv4/3YbQAeJBmunblRmfPgiimFEco
CgJQME3eg90y3ZvcZ3oWvn7dAyoRrBLVRXiyBf4IS+TijhRXx0gnjOqIIQiBWGvPNHzEpL5HZKEi
PQ89J01Q23IlgOdzCB363cdZogTtv4FNdmeTMgS0UjilqoJZPu6EUDe9C3C16Hpr2q3Z+mFpGD42
nFklHo8v6ACnM3yC9LZzeiVzSwVRTeHxgBp0H971NzMnh3B88e+kc/SzSspYWY9gCNZUqLtUOOdp
uO2Uqnj6kS4Ggs7M90HoOCekhPYAkRC2vIFn3NdFiOlwSItDE4/J96gUeGV6JI4Fv+GdiqNjxKTk
kzEsyOOzmjfmXaY4JNi1JJ9VG5cV0IthHH1M6PMJRaztdKsG8rZSmjpyBVjiD8AjnNWaZuXr7wsi
6uL3eGoEylUyc+sCRIsTzU3A62teO8iSN8XCtNTk9oJPYJWEs3eYR3vjm3ZMyO/4riechFltcAjV
jrwTOGzlWnfAdi0nh1LDQg7Hj8zDnO9VIrfv8LNwh3iVkUnqGnHZlDLoa05BVuZUHb05Rv44fsYB
57mK6Yx22VV1f77N/boj7wNAZN80u7Nvgm7H63MiSJ8j0DDdS6Rku1h23uhVu+DfbAWrZtQ2m9cj
iiCvoHoRWO7TdT8KWC2JMmZTZ8YShsc2X/iBXbKdCjAVIXDjodzwYbeXW2t+1yiugQK1cPobuuuW
TUtld9d5NdDZO7HkXXCFRE5SdKfzLKzE9y7+FcmOMXTz1rO5Ka3HzpjZvAgjsa7mwYf8nxG4jpQo
ym2ERuvUvkOrJhNww95l42RiHrqiFF2k687sNNsfRXdf8gADS6pa3/3oKHB6TLj94AlIqUWYBMKC
6unBuOYtdT7YvUyo8VCMGYySsMMXzlGqVYmZgHXSch5jWU3SDm4Bwn+4ljG7g4Z/Jhrtu6j0/YMe
WQ1VwDA++iybB/YtHOcsk3rPC4Tk97Yp1LMGUuU5kH47RY6lJeLEKSv04B1g6+fvsLbXUuaiwaEM
SbTja72CltGQUaNU2m5Hp8jIWqO5yrEUYy1Xv3hDD/OlvbnYQvdFOU356Sjxz0KiuoXusA9dYOLs
VYQiczo43enxJjpjlT6XnC0ChG5KeSRlCtfvwsNzhegEVj5LGu6VcLoFOPTagnoZypYbp+NP4nEm
O2SvUd0muOfP9N3aXIufiBFObbdn6+UC41PL1X7+geU3aEH8qiXmzvQQURUySA75nqnGc94K/XQJ
mpC52xOw0CUtgVEo+5qSZHF5cTY6Xr3BvvIhSssdjoTglZrCf2+HawBfXcQrYCPLZ41u2dIfWk9X
MQTXnh6qt4UXBHqBa3YVcR/vbxLlNw6+WEkFanrcQ5sdfOxLKDmD3MV1V8tmiNYPIlIofapSKCCb
9srUpKF/vxDxuvfUHpKh0SPcmI5UIAHusCH2bVGo8O8ZYJXi3GSQOsF/+RTvnNtrz+BNkGMqLnJv
Htru9tgJv2fIViebTQMSnjF/LU5aqkbzpmXLw6F005/STzMwGUA33OpVtpvcfjLuCeGkxA16vX0C
FNOYQkZkXO3Eaeg451puMFVtMOJJCdT8Stun6po2nKZxQoQfK1pq/nlG2O0A4KhU8PmXsk+Zaexm
9lUK7HDF3SWAIYbp505iEUnIW6GKHGox5z+y2w6n1Md/6KflyiWa1Lvrolfs95U05ikt73S3AGoF
4Ej6oijs8wi2CNrDl2iN1GmyT8p7qEjDVYPVX4O/oy+4GLHeaaY14NTuTzyZ4bYhcrnWsy5/x8GA
TBNDuc9dS7SqnKue+rwzGbwyrQoht1SLr6oo9aCPT0ibOM6tVNQcBnGHIou4WSkDTXrHVjLBwSr7
rgDmA2HNwOwE0bUYdNTXSTkB+XScbSfPtyj/bflTIuH8OaF9cSqJ12Wy/TJsR1j9jRNDTlu2uGPX
WdbXpPmunx1HdGoogXDU4H39mWUWdtf0N/jzbv+mZ1TX0EqEIYvqNiqI1YquQysc6QRfQ15UzGtj
un0o4U4kVKLvLh2kwjKwvu/2NphLVggYkQnN1Vh7kFj8QAgr3ILsDg4eCjaerS8cEZf3bGTsVX/D
OS0HM4fo0lqCNaUOtwx2DbqscHa5PtWbhIu3//KXFtBdkqk8QT+OrU1GoAPxOi9hf1/SJse4walc
nQ07T2wiT4Dl4aB88JOyEUQBJtpAdDhGLcI8VwAtQTZHUoOISzyO9FGpWxuB2Prb7XprkDfipCvh
uvspP4o1d7GoOo5Xy7/Kwr7Zr3um7QH/yFOQx5lyKG6Df7JjH+po3lT6wbxBWPIFbupA2GaUcfpl
azDgRbvfNHLfTJNT1K1Q5mEd0PnX5YdXWexNwSNg87F3hvtW+VjC1qWgm7WufJUvsL/UmSmjHXA5
PXlC/uHI24dVFe9X/I2Us/yHVM+Dqbtibu8ZOyjQGvXnLHafGs9ZJGiQsKGXkL5hsRSRMfBoJKGB
OKLrwaNRDLDs1FQK5YJOpklmEvsNnQnZqveiuS9gaANjelzOYzks8O2VjTuVVNW5Hsqf04tvHxS0
FdNh47M3OIJDSoMtJ+mlrU3kqOZEbjZ6DX5tJN3pGG7Hg02m9DvlAGJiskLWwTQIBxpt4NGesdH8
3xlsIffQpKaPyFO/J5l8eFs0711vA/L1aSeLPBz7u5q49TNRsi++O32FyCPU4N2kiddkR6owXcvv
/uCDRnnNyMP5SzsTH2CHUEAOFPRCO1TVOlzoAZo70rVR2y6vs1iE4vPRNRXJGRBInKrY+HG8p7GA
JHXBGiXLcZizoGQjjFPW/agsERy7cOnp7LFqw15eqPjXzxIUi36RtHJ9cKFbXDNV5F8aG+OmF9IM
gkIOMtNJ/K62qapTdR7FKTe7s8wM2D4nboTyGMnhrAirBo+zEXMySoRFHcbvbHNO08oas4olOZqt
CbhefwdUqz/+P57EPmVWURr66ebi/zeTTI7J7vn8FEI1jxw1dX1NdOdkCKXrqqNDYkn2F1azbTmP
p+2P8qquGM6CQe4hgZZ5m/atToKur77u9i9Nf15g+x5KPN5/ADZnigtv+aJrNgEPecmQj9/5QGd4
f/tKsd+ZJ9mdHqTNp8JcwuI3E3tmACe6LMV6P+d3jJ49Yi9mdaVCgf+zQYFd77okjzfKlZ5SD6g1
cYt6vWy+TlN3q5KBkqqh2CJSa1hr2xGMVMxw9lF2z1Vm88GRRq85+gyepeKfxTGA+COVQcQnQJIO
VRFjY66oaWbHhbT48F5DHLvz/rzu5VQ4BSIYcRH+OWN0ZKNOeuUG1AKoQKQ5gNLAyt3U4BlbDwNP
LibP15e3GYITViMlokXohmFE6Z7YaYGFFJmhuVW5nO5palQZEFsh+rTSRggMc2t40C/N64k0MVsR
eisoIqaGQ48vPuiBih3MYIdOuC7GZ8SkafUI4ex9biiJgcQdy59MbbWgRSFpkkFXHuWLP+CzEAqA
DfWjhP8shjXzsAoMdQUPc05Sprq5mqxrf+Hu7XYyLIql7Bxit4AUM3vGGgfVUx6R2KUcO/Ym7kFX
/K314aTzNwCk+XJ/si8XJ9dFi7J+oKDOjYtXhpugeM14YvrdvzT5EZN9wI8Jaq4DoKPRBwiSWh9s
CevJzNdtQ7co1qRjzyFLZL90N9eKIdFHM+Zzw5kGDGXMHChF+jHBelpHSbD96aC+MyZhDR5a0eUm
QH2DKkVCDmUWKfe+iQSbfzMJprY0qWBbyyAZGSdv4wCCatwEgJqyFw2xYTP3WSTCIm6ro+96j1rq
Qb2qqmXyXyZ5xqb7zsclu31IjvdA7+mJUrokt++qP6nCPwxCnTfBVXTf+FHLXkSTTOzKQr35l9sg
pnYleGOn3vqyKAYXmqk1qzNWfWMCWNWLejmotbswPBrwxNww8TTAEmUsVjCYZAdusvfEGUDcJQBM
8dC+PB8A7ooDkr9iaB2Xzula4FELJxeQ6DFxIVKgv14lo6bw7FVEcr/aYJeyeJhYmIFD078xoZH/
zQj5cUHmhSyhcfHYtRhTnxLCrGOqYot97QVO1vLRmjaytP5EG9pP9KE+FkeULTycbXAZPkKn6ZnM
HmEw7i+Nfx/P5EQ4SAIHxVY2ZDufFl61/75iCfA/QTHYBYHmhIJcLnI0UwdPQlDkqnogFz2jSIQe
6JuttsUSiX9LpHsdYqIVkQixQUcYE3/6TekVsJPuDhMfgv62AbAlcG2P0PRok/Egiuovk9DSLkV/
aNam8iGlsFh1bbEXkJXYGGVNAUkYsuu/9FvQK08+SohGqqavKWmq7+8QJMOyBjNZQ2D2f11puP5C
W6PxiXwPgxOHksQz2DqY3sjtNZSJXmIp5+ryFTWbWuxRZWRyYNu36wP5iKhBQEbmHZfuZI+8VrbS
LiXFOoXMxjbHqEoZWk6XyvUEgVBYSeUH4RL6wbdV64U6ZNFHXdklNBtq0hOa8FXjkw4YD88PXbsc
CfHFezV8PqgP97iYD2xY8AZ+dYtapKZNEqF38a62VSIJg4BXVR1zx2XjzjsLzbRgDTiXR6VMnvxC
KOugNYHMvXEtxwCl8CTLgbaTtPzKNf54lZlBt6wGCuZ0yhngdUgkE4X/pf0Eus/LQbOistGtQ7ys
vGxyMUyQXT8/4o84U3loUz7YJc1TVmRORB7RauRh8eHOegm63cy7wRPz/UoEEmDMJfzB2OBE350y
NX3lznSUVL5PAacooFMqvuO+etlS4KPcP1+BVlBxIXljgScL4d5guCsTRqCRDsK+xiic+OJfMos1
k6P2c0p1GhwRirmnFNCUITQvUCPEslg6bqcwvi060oh6qPZFxQmQ2ikkZ6ugAW24v+FG05zGBSl+
5eVF4o/7lpnSERBYqyZUX0av5N8nGk/AjiclRLXFbTSjmV8xJu1M98xSpcfLkAaDya3JviuESpJn
3do/huYst1IwtfwnmDDODCq0wAu4l9vz5py0B5wjNeJGf+7mwtZMYC2oP+SZGHdUfaPoQTvay3DE
AnUXpbBMZ3wtnsJSY25N6yjnDqg8vgbDmsbtALlYIOsUcGl/IFH2Tjvu9CodeMaH0RAcwkmfDA5E
rtJYoRQE9Foh/8MlDrZkq6M/e2QyUcS5fhl/v6WB0wrnrHpUuM0Wz6Q2IcPdxDWklnddGrGoKfTi
ByIkaiPqtoJMPgeCVEpH0a1zISNAMaLsYb2PKBXx8pDDiGYItTtcaCdTqj85fu/eahpjzHaySrCx
6xfDsFeMWFswXR2/ZpoWMrtZsLwq+GhVQ63rKBzOpreovpk2WMJQGDR0iiIw35q2CDfwfb9cjMoB
LoVkO8PKjI+9dlO2Gw6gwmr8D9a1MT93e5Eg4wdiBBWsh1uWPQRWYNJHBX6AqLYgSXBWB+5qjrFm
IR54vprEdxYB9cdnVAP1geCk9Yxs27qNuYvxnFbLsi6aQMPziiXAFfEqE+UkT/txm87ltfD3dygG
62rC8KiPRdRvglOwBOfeQZXwfXs/EmPmJQONVLUSXkGq3rHO1eJ5lYnUU3qp9Z2hWLfdlfHFTBn2
DgYha4YLNCGQJiOHyUpK63/GaJRNrLXvHcydpwpDShfV66GQx+Lw4rL7p7SyCx7sVSJeo6b4S2Ns
kZ0dVRGtobV9Zq5IS4V4WKmcpZMq2y1SToEWaE2Vt932NabJejGZf77p0BOGs0wRrYZ3wUvV5IkA
OPKgVNEEKy/RxD9ALBgr5tv1JBfCenTwXLQVRX9DvshUzOp5mYP9PfzcY2uNh0FngdCNv2l35IkE
CcGBENZIu9DWYHk63K5XsdkGPdXmoXDgJIIgRdGWDvtJpj1HzWZDXmR67gheSCM2L/hhPyavbQrU
lbM9GJU+323Jao6eHYRpmPu3DpMAZcLt7rdbuy+vgcxq5yj6ToYHV7+d4iB8Nx2B1mok4W6kaGrS
Cxpa7mwrAhRh7rYAz/BeDjZ0t98uP5L9D9azE5H0GynwlS7TmXWTGHio454nisKK/jUcmkVH74H7
vzZee/6q0WY04/bf4KEKyhzunpOEckTMWoyaCdEuX1MB9Kg6FxouTHIawzGtJkoWZqBGF+ZWDUFW
EAGX+/I6Q/fT1RkhqrCX5QuEgPlPRIHj/WEECO57AeH6j6/006uHHGdQrldwU9ig5pqTX60RRjSG
hOaW+HI94ec01aUgslJcz2UFFymD3Ya6Ai/jjVMBKZhSNFI1+kPkql0zipVXyup4LAvX0hbtzyyg
lgLg2/ZYsRm0mXf0pJBzQL9DBOcG5ZZOLCqnMurrQFj+ZIXze6Py1vHj41CglF0exGLMR985IHoS
Dv+TG4eMC1HIxWej+MrZyU39Icxz5GBxsYnylLvlVcCKOcy2gApVfVb8i//vbRIwtHfGvKn6cg9a
i3TOOLPFnJiEFkhsoxv0APyV6MD1WuMRP+ylpa2fvZsYyDJR6j1w91F+GqDgJG2Xw326gRpMfThO
vNUFGPxD02kTUiKA1XPWDxxMR/+FrjJ0PQIk63P6165hlFLu2fk08a4blPBLsmDt6lCMmc/ROcmC
YOmQTf/q0ZpPqig9zAmAfV+nuChi1LjgVT+4s83ILq4w1G9vpX3UcUgQW9zSTxNu4jYqoaMSi8+m
uWLHO4j7eodOT3/pNNdnnnrsRK3N2XL2lRgIO6ierkM57/dSFaREn3ANbSo/IPAM37NvpzNuGkjM
8s4T9PE/goIc+5n2xSR5CJjWm+pRPLnPDYrUacZE3jbvBeSnzhpZ95QTCGDPS0qUYG3XcTpb0acu
BursFxYjFyYXglk/q/tpPbW0GMKCNtSrv6wWAfZQUNm2mano2RbigyG+Ug24GEy89mS/9Asu6ahc
k0+OYMC4eP3So47RT14b+9GlIJezsrXwKSkLxhfjaYGg1SUw1fsI2ZauVIpz7MF7qZ5X7z5Cmv5Y
fq9p7E3BuVp7rMM0hZBELPmRzQKPC+UQneP0Cpkz5XxnDIWjkKJVBpA5YQXAuu4KvovrmMguR7LS
h6IfhB6AKIqNDdVUCo6Hv9ymBdz9K0YXrhloBb49j2nkqJk5/Gl1BRNNX1gatCeWxGlBZqQixRk3
+aMedH576U4+8bGdE99/W2dZ8cQ+q07iEPRHV/FNLYP1zWlzLwHzJWs7EqQAtMUrMCzQFcr0aKM4
ub9VMAVSdOd3C55IaJAmMHeCVpG31zaXDQcr9MgGxoBRRs9J7Xfqyum6BCpc1+m6Pr3HVDfGnpcg
PXiSes13cAG0FN69PPeaD6nzdEnWOvIniAZvaAX3hq0/uwL7kXU6WWZNle9t3oF+Xo11H9L85PQw
/j0CRea9bM29HmyMScaCFhWUea0HQ/3jp1e3o6i6ig9wdyPBGkJt65vftOCV3uE2VG+PEG6gVD6d
5Uro6cmfajT2oM/WypHyUpTv9IsOLE3mgm1hw4PNqwKBI88r+rT6XI3WVUBRiIbMqi7UxfhKyG+O
uFvfw4eZS10DfMpRqjMR4u0hSEMSXwlDi/CCUHzhr+ecL51na/iCMIWU2kGEtzZlQN1RHdITy+mG
Q/QJEl4oPbqLn6DkZv00hwlzeRMW5QcPuW6h1RK2pkdo9nXkQSe4vL7XZMBadTozAQ7ClCYL4MAS
d0Y0DF2pgBOYrBkkIEAPNC3SODQWmV3yMsF9A/XGDTWhgTIrfVlYYdGWXctwgDTzNpvXbeJNt8Mm
VCWy3PqACAE9yAXmZC7m6jbbQo+2juTc6H7kp+M2VTzMgTE89kwhA7RI+vljC8SfHux7u3Z6Tj/0
Rwb/r5JUQkyX/UcKiOz54VHce2yO04oehrnjWrJNnqom1xW65eDWkEzkAT3yLTBupJ01agdZLlu9
sapH757QYfEgBGQ9x7YdA6fflZgU4gpcdaDd94IvZb9KvOesJG/kKWCQ6RCyfW01dGzJ/wAIVHZ2
pFyqufRnFeRfm40ikqNzDLl+9AszZe8BzTwvA3KhM8FEieKKKs1QqAUwIcI4dLXcqyI2sguPwXDr
TgMCfPAjNLI0/ERs8AbfIh+pXbMkI/qvBj8al7ii+Ht3DkiW683byBBFbfQoS3/pDrTDxXXq5IOL
DxmlNrNMhjkOo8Dxl3hH4/2UqBMPRBebRm9eXbHCfrRd4cMctqNo4ZzyBjNRSkNKxP3KbIY71r/7
E8Ze+4HJpWzQZXaV0tAUbhXZQgX2e6vgX/zr8ROmgk2bxjS0H1aHtW4LgAQwAbcNS6+RXwv1RCYm
tqnaN6j2cLhRv2kZgouDE+RfBGXW0siEiPP7WHnBKfG6IiRf4f5GDRDK+I2qyPpvU+SL+nKn88rP
rVi35DiD6+VkrxzZ6390U31+asqJOQiSQKMa65b5YXoLncs77vj+CcjIe3fStJN6VAUA3SiMULvh
S7C6+gzQBKU8dGiNWgv+0R7iYab+NvG37lYHHPQerqA+LPPv/48WgjSmooEHKYMtsmN1uMLn+hwJ
eiMja2FuO/OHzBEtyGG4PrVFiu6qa4EAFuYH5hocFRFyRckAlTCPdGg9Sxe/HUwtRDLMYtG9LQCt
jC/1VpX5CtmXXISIm7gcNpoKx26StNTZBYl9cN15sVM5VgM9CHo2XjbybSpVLFCJz0LlwczsJI8u
Q7M6aAZw1dTdT6+Xn+YsAcjQLyN+dNJMs2P4O4/fH5IQhsHCICR1nHvDGQXypvW8xeSjCkB7UG09
A3TJHvs3DEb4Y44vERUTik4by7h2UDa6sBevklm4MoWo59RxnZEKoycOlNC/oc1UTp9UaPQrBuGE
thuU8zGlvIAkoF8Ez8MWGDwgQel8uFUTPwxDp+7JGLxFLRfGruYCbx1FKZlMnvrazHTBspLCe8Ea
rFeJjBmlA09IwaKAi2UM8eE1AMy56Hc4nqtoBY1zPo4PVcO30S97rD/K4xhik1j0ALzXd1JUDLhI
BT14dEzbnLk8OE1RrGv8yg5mrgZ3vxXsjYVYZJ+LEL1Vj/zm/d49KSDiTAm3KPNYDKAZ/3wEoQZ3
6gCCArXGLrXmB8yjTJNNSs8H78/kElLJkiGWcHj2sblmNY6xTDk1qPxb3ySmKibdds564nlVdVxD
PJ50w+/cZHZ/0luWIQql8opTycrXVEFn9zQe2yn5HAuITg2Wp1YJk6apgRQ75LAS/zSKEuMJlikV
PJx2/8Obov6cKoZr+9QuiyDzHIa3cAd1IfOyO7xDCFlyynAV815sVzixbFELS74bGea/b9R558iz
OgtXIznRwsjR9eAsvd6ZYI+PiOJI7V9h2asOJTWTqLErHOyWh3DFkJqpyJ78fvbEAo6HHlMmX2y4
xXbeXnV5OC6wuA8oO9vpEU42TkdDvkJfvcVcbP/H7/XpjUmQYc+rwxq7/U3tmb9u8ztvLclMGWhd
pnFUIRaWftk/X4KArjB3isqaDmyoa0om8N4jbTRTGNDxwkTLN6gVX2aeTpV0qcG1sjgWWH63BwSU
CfOnnOxDBOckMMhWl3I6J05RoO/5IK/iLZyEBsDt6mxalrHuPBnBeGqC96wYxz24+JAD4SCCtCsc
FpVxihehgMycgQ7Lkf+bGJMADeeSCCqmgcikCKgxsrueaDerhjJm96iWwtV06hBnyN91B3OWfoGL
y7+3coIr1kdffqIhcjigXbvJ4VLWzGMqfBKut0PxMguw+2yHCeCVdPww254LVwLQnQC85/fN9DgD
K/Di0ZaKr5DVxM9P0hNgwQ3oITrfTVARfsLzCT2z8A9veT8qIVsq/RBVHjtGvgGauwYR4CQhTBks
7XuCGvKRGZL6vfxjlNB9i+oCQkhexFPqSaSu/2/ObzyZlTSYZTm5Wr6dV59qGsKlAUtjiC6QsnvP
th3EjsvAqRtwm3c4iqgQ3INgIBWSupoIbGvoXjazttPoPj+8Ozwtux+b2MHebTlK/4ivzXzcJhia
LcTMPoHF0Usv3VF3I2NYZjjcTrZPAasF3rUk+2msqJv4Wq5AUM02+efUB/fvI5axSoQlMc8oUv1n
UXIqdysd8fw9k/zWZLREzgyuBekvigbI26G5Uk0xnuBWHeGJ5Ns43LwDaZxRZLLZT98XKluqpmL1
A+de2f1EQ36vtigXNj9Lj2q1TahxC+4PTGeeL8w3ksvxwtBD57g3CU/S99RzLTMuK5VR714zv2Yu
2zrU1FzjAoxHPbdiIFQtITxw9/sYIqSQ2TnGUJV93G/vR/SKqs7yck7GXp2sxAIIKxHi48Ms77BO
KXSHz7H8MOjudFHBrOi6mPD83P8stEwRPtqlwAI77I6GtThrAbsDWiBIJ6CubTc3aSDXXn5eZ3LK
xn7eIKQHcKm6EhB+yPX/kxyZMCmLgn9MnkdtEhFjCeCXdfpr7uriBslGG7RmEM8WgFQ9YMeZfnwT
wcChV/EENiQZzShwcSaOLhdEOiZVwH60EKM35m25VvaSNJcaeGDU2rR5U2jd1M8wmBq9AAdCA2+Z
nGBX/0Ogr/z4D6Y68CSIa5F+J8mqq/h3jFF1w/gSjYBTwpWJAcyH7WYw+wnNPWxCVT33mIU6cxkr
BqlpSBsZFCUUH3WzvhhVkNtk8NROY64YroJuNNQ9XOEBQ7IlVtoNteJ4tE3N22MeLOOLF2cpgC88
SRjFWlScxhQns8dRhiC6iM+vzywp33y8KUohNjw+M40EUxS/pvo+iUH+KK0kJT+wmbHULhuq0rVa
u2AAm/Y/KZ7vlAh0Vqn3qvbBUOVb6rgCfpvsf6qYwSniCKEXueqzWmjMgo5+DV+Jprz+ZRl4QMf9
to+MuRN9fxMp1ZA+yZuYTxk3HG15qpCEdLi1d0FkFn2nBHfCDXeWrL6hbu7xsf251oEQMIi6xN44
MXnVY/V4JbZqXDREL/J8JmjhA/sbYgxq6QlVbYkPX2sHf/sD4WKNdAykKlGK6spommuOV5bdj8PP
muPIDyT3z3E0m+Q1nO+Bq/0GjBBPmF5WsE9f44EpEqniacZgEEb1Mm4G9RGhdbEHkDAYTlUwH7ML
B+MPuP0r12PxHTvXjV5/bR4tCGf6QK+AYf+GMN112se53BmguZoS8dCejz+/CPjgASn+kVKAf3tc
mkUpt0/fbQMfWqLBBgUUKA4U+k9s3VpKL2e3jWDOdH11XNZV6RDyifkXI7srNxkuhG2W6EjWf0Oe
Wa3/EGrrMrJ863ohmll/biRDxLdIEZ/4lfznUcCUHkb5edQ09b3K/6yBJyHfvnaIJwOPaLs/ZiKE
TIDrZlEdRvi+YaK9dKkEBhQwfrfUC6VGvmIpgNDwq4fZkOeXvPv9f13dZtI4Jqs5o6PtLjny4Kv1
UaOI4dGNmmkrE4CaDZBM/Tc7AicCdNBhM/S4k8qS+thOiUuSp/2S57HgUNEGKChKaHvHLBvtt3LE
7Yv24tBelnQpEtw4eWKjVW2rEewHGQBb0xWSnIETXlVUw1Sapc9xh23JbPi6NRelYsa9sNJf6MvP
yJxfAVKQLF3ATnnSv9zqnqaFcT4BVZTAlmiIDjrvpeWG9SL6rAsHxgh/40/swYTmyypK3UhJv9WX
uPuvxHj3lCXe+a3nuPbyWog+rP7tS/bGyIdJYhYRXjI5qmfaDuiI/0+nWyymf1u8839KkoHEZHAh
7jtGH5ZVxM+c3/lv2h/opZFxFAYrZfJFvfZttN7ufSVYqjTQJyh1pY47mTKmtTvJR/w6bnu04y8M
SPtakHbsIB1YFFpezNUqp/3nM89WpJQ6iHLixL+wELZrmNsLVztaf1P3K1hakB4TgrfK1pUDtj1Q
IwYDLwsVqACdshpWydg4mX2WXUtbqNf3i1oRyPYS/dtizwyy/vG1eJ4LGFJckTRLjJ24as5V5fiX
+t7m3T/itKiJ6hnd6yh1oqE8l21GRSXIsAUvRiEVUgFJe2DTnII+Z6a37DsQk5QF7cqr9bYm1RYQ
Qm4gyAF7hDHj6VIej3RIg7TSl/Yn69a31qee8zsti7CrIM08hYGRNPOSa/DmtX6ZNbeJvS1G3Tlw
3ae/XdwhA5n1WtkiCN6mEsCKFUkGOz4Z0M88S6KVePYMw0Lqkz+Z/gggm79vHvhmdI5prpFe6R1G
uWX36cGXFgfL89XlkAOCso6Hlq36wu1jxAkpFzKvi41nrVN/I7UF0mNZV1wm4RsBuLIKRh8T1ivP
ok8ZeQL3k8MPNwLWy7kTvu6mxMVXuVUpYCkT6Sow4fEdQdvz1y7VTEy18yAU1OA4D5hZl6MiUblV
c3wVnlt5jI8ihJX+uTQw22Z4d0+olkNbkresEJCBg7cYHJgP8o6yF8EoMhPzqFBaI94uwtE3IXgi
STyA6Y1a/b7MgmWoeZ/m7X8vRqjbfaWsX/eKfoCF8wSgBmbszulHVQJHPGXDhK5vDb5In3WgLitV
ZtBRTAcPiJv/+UbqNIxxoc6JXlS+2vrr4CkcUV9GXQYRSwJwY+xN683NkJzfAn6d2cFSWZqEjrz4
gDO1oe75/aF6qMasG3gDjyrlQnwiIfBbcmVPmhDCEGvQPZZWzgHSLobVT1niNBhvcd74Ld0uAOXf
VvIUzKQRgqQTwuv/6/4wANklkRHgvnyHxe25Q8b64kg0JQ+IpUOSUfTitCC51vcO6IhUYdmDfPy0
8rRPs/DTh5dRKx1yezJsNBWolKf/WpwCmJPiTWp36HmbWUO+4G7cQkYfr66Dk9jrSFAR48VPyadb
i4aozgWtNvJGIzM6ndxZPm1mOEiLAJESq8c0n03X4xa3kB3kR4ClgqgLJt9zh8mhcaSZc4RyMELN
TB3PXN3GIZSVDVB0aeN2dxOHYAoecCpN/MWxn4lrmzXHF4nmMvuZFO/uwHu0BKwMyzsaxeKJJ+5X
3wqGZmVG8xSZCnKBrJxa42nlzng1jJBY78jEN+74+lI43naq8F+7S8HzC3jq2rxRuoEClJcxGOgQ
ryKpqNB/Nky1zdspucJxLlA36ARYRZvAHTS8+WwMcAghdWoHPcYjV3mjWqdeZKSHh6cZxiGgthx1
GHpsmXvuOXDjWsfhgytw6hPGUUdoxKQrghLEfstT1Y5ghbhTqhCkRVQLd6PRHelMIYb7GY6YrSht
+6JJd1osry50Wj18yT8s71wT0+SX/Q3qIMfpyv1Al7UeWV1dPy7VTCMGcNABUH0ldGhcxdIyp51w
JhxynbfcrfmQCz6BtbYxQzhCa/HFJ3bpsJFvl5n8sfLC0IJ1u2W0cerPrRZrjiLLlgln1QCzUADQ
oXy+Sfnh3/dsoJ8FhnzxwK7GCEVGZkW2eC20Uy1kzlS2eO4Cs1yMwkHqu5HhWxsTnbcJmelmgVqT
rUVIORcGJLERFLg8gqIgfXSGHNu/23rDpgoQS21yBrpzSOnvMACMv/wfzmb3riXhQwhrqKjgejUn
wpn6UvfQx+zw4pyqOuVV2lcr4cHklJw+hDB4TSLFQdzcXvjXu0toyD4o/vGzFSiMt4ihc6/VsvdI
TcLN6UnC6c/+dJQ5LVGTOF5xNhcRCEi7Tta8GjI4j6fu7VapSQcsB/UbNESPlN/pjZxbzDI++s6l
qHq2y6ypxmHLwnWib+WayrxSijJVUjw+w0MEn6xJfuqs1go8OPB5Zt3rKnS9uiupJGTQyxzl932+
VXzzDaq/3/X6N2BInLWoii8iU2j8gOaQ4uJkG58XV14jmbaX6ZmT4yq6/zfkyp/3DS4N79uf13OQ
w1j+n9FmYuluyVQgBGOKUntXcBx9B2oGDmKjKgGlD90990+vX1yDRpkOHgkO/0/W8pwYJApKukoy
Oa9CLZSjpi8t2paAaSkbHitL2ndsq32CzJfM08Phxmoxpaji0lqD9k606s0TkPNAyP2OfmFjEC4S
QAzzTgt85yP3vql9Pr2R5S23LEMhJBhBzsTVyBllCPX17SCGEzjAAJvr8jxN6W54YpVSd5tkMkNi
jxuQctAz/3KTf18WAtcQH1Jn25eFL8HuZwNW4leesi03xsz5ltUzfysoiCXZnxyHeTOWNwxk7F2Z
A0ip77N3NjeZgmtL5NaNF2Qlc7T/fMoK33MJs9cUEkfzAExGptRjgyrNWPt2NHAcl1mFxXxFuNM4
XRQOT6RbDn07W7KgxIRLrqXJk1hglQctFSq/aPPGfhKzV8jo1s3mZmpP5KQkh5vrZ/kyVBZDFzCk
Rr2fKclJ5TJ/BQ6ZIt3HUOAAwz70tnAIH4c6PRIeSiyRMmkpY9BcUopOuTG5KyfV5gIUBetBNWjv
lL8NsqGQEY8adjvcLUj74LeStQbuM+Ts6+0Z7pRGbDm/QdpQm84ngcmwUhyMFboKQEhXyjkoDxHm
QwHQU6og2zArxQbhKMKdBXVaA2eOi05uN80u8G9XRJdrAwVX0RgZ2M0ch8IL208eWKVJCtjLH6xO
6sHlj94uk1iNo9ffnhxCon8BXNLbjjE6lwQzlM6K0i12LhbInO1c360qquR9g4xizwVcBtGqnKX6
24KWNxE8Kr4qb3OIwbnd4yw2wclOH2OFlcR0AfUVbnn0rrJSORfs0EI+YUfJ0f/eQBZ/0Fv9EuVP
FeSjlQ23DXkNqbuuoxB6R3cbcfIi17JO2UA2gWgMCI6vSaDB2iOpo3qUm6/bXFiXnonQpY7TMpKH
+OVd7laUzRun7Qr3W4h28CTgvhrhfvCsd0oOwRRgVUa1XzuLKj/mLu+Ij5p8jSc3xxg641cnfaWD
+Y6+MAqV2ihTHSixzsZiTxdKnqc4Vkl1kW1TZuiMxWijcNyL2UUOB1Y8h7vZD/KknbKnnoon4T5z
vx3ZMDNFortbeFTXJ0d+1W8/FoOJv6PKC2Jc/Xq/ZJA5SwFKREWkLbyZgocaZ5yKlzwZ/SWhEbbA
Fdt8wlCecYnX/wheZAMqSZQkdrvfv1ah8f1rGFWmaw7JbHeRzb+L8hTWxB0dVktgY3q7xFOg5lVA
D16T3rdQeIbGMknUHwlLnrK1wW7PMqxXhtf8y2opCMqkE5YUPIOjJDnORDKMAO5MEjPsrP9y4+4d
sVTWg0Hn07sOBXXhshYuRWaASk/m1mrFsk6MKvpFPb4PvbqTcqUEGbU1JY1bUHndvK7LTB2vzePB
fYxXWchM/+CRtkE+/CVfx8jtKnOg3azpon82oCZZIAHkSwsLvxjvsQZ3mYcNCfE+rQMtz/1mcAFq
ZM4r0wnHy4dteMFMA/AB3hVIO7x+yN0X/c0oLM0ZG3sog6McGJCcO0T55wRT1IK93z+fTrXMyft+
mDwpVFcU92CcEsIbQ06tsHirny62O0uleRvHvOeZ8YVQ4v7IzkAznaJlTv289p6dcaA179n5LCNQ
D5cA4b4EfKpCP8i70wm3NCcWSppyjRfCHRtHJPqU5Ieqw0/sCu0Nra2eQ+WUW1GLrNr2ARMeifUj
l8Lv645pLvJwoq4QfSrQOdJlHupJc4tSenw+T6O7OlnecX/yg14/XwCIeBhpNtWgnuD5h+GpMbqc
uJ8JsnmzujjEEaqWpq+UHQTlvSy/m2wvvgKTv2HyCyohbVp38YW/ZOhXeCMB4zSfW0etxOWzeH9K
YPgxzUefF2sbMxjf6vANakquu4mShjnepcsn274G1P4fnXzDHgBvWFPABduT3iAbt/RRNV4tx02p
gHPMAROJoZxoRIZXVJOo3vzJlZWwRdqMNkRGgeYd+g3LCm0Q+Yiy0tZ1wyQQ+nXOwKokRSOuGOZk
gOF3mLE+KjVGteRl2g8WN+sbyw3G4W0nJSYMx25FofIuKPM67YUNE9E3DTF0xKKJI7hSM+pl40hQ
XIHq++6HRJ2IUrrTUUVaIIx6XFxsU7TBrRZJpW7j2jhv3d1nDr3WVc/6AEVo0XaAXu2IA1LFc0et
WuPCnX/75VUHtcIn5kA6i7f/um+g0kfVFHhF7D2j3vPSGrWXgMhC4UtozaYAdc+lM9O+gxJNL5Qq
jFbVabyoOvH2r6WEItmE+4vGX15fnkuee/wY866m0K+3b8xI/vKr4s3bvcxIUmnrCrR1kyAP6asq
gVRAHWVHtJmgFOgww9NK83JpDewhIp+gRosT0AcCSJSGOyxIEWabiyzpsAL7jZPzy5JqbNrfK7jb
UrJuw/v1cg8dxp/h80VOvlggjzvQ/14XJdze4ShynBNAnQbTGvMxiTFiCeQ3SHuplxcJmEtXPOE7
f9s/M6C3u9doVNCO9OfhKQeOo4pK8JQ1gG7I/ZMA+nXwWiiiZR39Z6Ovx+8wHdgkR9eW7DoS/JCD
3iWt5APHVCEsRV7CFiujg5e8O70dLjNImJ285/io+pJ/DUgMyOxR/Tdfujn8B/3JxNnBXcG2d+r9
fDu/+lZrCj3SQX0kGO4h7yCvMnYAwJAFtdUqSzPtD3fESfWJ3ZvusDpmS6VZkISGZ6SCs7NfdbPt
aq0IOXScz3qK5iTZC1dtFXyNc7qH3r+y98EzZZZVj0OhSDdZIWbyCsXOHmmC4lx3HfWrX6hSbQlD
zniBRA/o1fdoeZyVlKoXDvUjgWAoQpeQY3Oog8pBnZNI5At05WNM6lYC4zCKqRFoHzHkw4qBcnVV
TNXx+R5rGTt0FyX5ACjmGufii7HSZ9T3v8QEW1GT56iRkN3UA3xu4BCCImef0PlY7tTTd4Bwhy2F
Glkf6rky07DphUjZ6AyJdxlvOvaFvA/1m+EJDp3vpBK8OlDkC2Negav8/pXQmtN0QQqFA689+oou
B4jL4Hd/mv6EbDmR5Hn6x3P147tpgHOtYulDiJOEFX4qyxeAicV2/ceUtrrwRWNKExQuLTxBRNhy
YISjR+2OMG8PFmdX90gvTaJH0j6e139CLD9PotKuA9+PiiH1VXtKDjRncAWoKA3EPhIuuGSsIRYX
tPBxH1zDyxVBMLlbiZqv/YrHQMm51uP5AHxH/yvhPwVsm9c6lAx1IuQT5m0lOo+8aPPfV+S+1wTV
9lK/vVUZH9nXpTIw4oktMXG6uO6iIZqhO0RCI8GYaIzhA1OG12O3kXEBUUmRU/fZccXmFoxnQCTf
+psQcVprPJ99+fQ0lEibPrfMrGaJTs53RhgXYC3Q2w34Tz6SuSZkTPT0cWwVheBzoSRHYRGcjH1w
yXWrRn+tHXpPeFZ8yy4oqygfI+3U9nrTfLSg3UP//jjj5p4Z4Z/Vainv0jrLPj9ZqVpOs4vhVdAc
u+DwRA13wu59YE4ejrDfa7Ud9F1r8ZSUYM2QFKOuOLs/zyQQlVSData856gL/i2klyo8bBsBt5Nr
ow3kvs0sv843DDwxIN4ANoon02sx2GrUZYxAY0p4FbfTNjHmcuNv0yJeiguYmxufjPoeO5JpjmBZ
pM/J6bS4HRqY+t/tM17d0wfUq8GpVRaINRsG4ofrLH4pAEWrnLJXNhnTz7kPlW6mW6K49uhO+J8A
C1cGzAtKQXuU84Ava1wIP5kYD+tCHuuuMNKHhHJ7bjPGKvyc6spngiDjt2f3iu2oAyCG3Rykuxxs
aGrEdXT+gUbJ0PtFAb9j7mJm4TL73KCnNKXwLtOKyJC4g+DFlEuWvTvKne4Ab0OP/qP8RnFRDo0T
og02KRzDsBIeJUoz0XwkZJ1tbWsREO8fmum22NLdaIRHfyigQ2p+HVZLygErKul/3Qh7F8+3N03L
z9wVFXSsZCKNoyPdhiYDxuwS6irrPd/uPlw5TLhY6hsxfE5+okgN52pVxdTXoWITn1BoCNyiKluw
6O91VwHbdPBnKAvlXxPFCSTggLGlCQOJ5ETpk/qgL4gXImVLdbwSc32BlBLAgim02x8Lff01eTnv
MQ+EFc7ce6yT6oThv7iE7w2VEkaLBCsgEuzRq8MjeJUj36IFE63m/lrYS02GynqX0D6pQS68VANG
8jt9z4RlSJpKieo6+kMypjtSy0/cNKGwPaBhWGIEKqTRUNw/bwalHV47KGimEcMJKeaL2JSAu2Lx
DAUxTo9MXi1U3Nv10agAS0KlEUbtlIhEzdbSXF5nrwHkpkmFxpdNFczEBVT7ULqXX9HX8p2Gnwdm
YlaYm3xuHE/5E7Z2APj631QTDOOtyZ7ChkuDHkbCn1E6JahWnTzwz6/oKg76MibIJ2dSomJQF80j
Rck1poe7UpU5QmM4HnHpvGekDA8XViMLH8bSi52xNUSnfxzTw+kX6eLUsk8MOYvb9v2v0WUV4N0l
lSfqoXPv9RoBSHULXz60MRI90mLMPxZSeHcVklDwuzg9HoLVWlz2KYhOSKWtLkOEF0LSu2pZDFwq
Q3WtpvCXEz5CX4D2IhCdF25XYx8t/F7fUhAgk4Qgj9GptKqJY2d6/EALC2TbK3XHUvckYUSaU5Tw
e+0gxm3eA7ysqfwVy7GInOHPj9IUkv446GddxlGrMfa3s6XIm2E6ZiMcrwjbzAsOpTYDfoWwTcog
ZYi5Zdwm8boZrZMqX4EHSeofJczD8K9zni6lPou0GLtrf4aKwvriwPtDdTNewJ2nkdz+7E4071P3
G1MVNTycKYl17fATrpZ4vIHdBcF6Eqv85qBXCdlfU9Ou7wr4fg66Mlk9GYKsWzJjBH/gCsB7eEaZ
I6jN2nkpSt9/3b2NOLiyhHlJvLAHpegMcj1ev/sDAYhDeoBgAQH1Fs/MfZkUU8sEYE4ifwc6ud/y
PcIfZXoFcDLypX7Xu36M/vpwFzIbNzDRrM+xoDgFm4MzKoZ9cjuqU+VL3iUQdn/pboZDQ2qJ0Eyf
VJ29TZtxe2J27DdwdWbH6RXPxCifTvkc9spt42JmJQMKrZr2TFXdMJ6btRdaeG+UEESniyaff3J5
EWAOIaB1+W+76JufMLh7ekUeGkSa1SU5Suv7FFdOsKv/4hbE+CYhYaud38/AGj08dCicY7Npgeyh
NBAtgjhq7c7CZQwQq+gcwc63bEP5xnfT2Ujypv85MQySz1xSWfrXWJt1vSmfyal0xHV02GtZvr69
3qYEVhnxzMUnIeKdHenWaAjyE2U63VJuuL/GJqE3n7sEBUSCGPRFEnl2zsRV7uzclUndO9/69JH1
S2l7ln4O3NMr/97m09+o6r9Uicz20TN61ASoDGGKolLTmYC+a55EdKG47I03xtpJFTk1TEOVLbWa
A9ptKKhmiYCvyNEhAvb8vRoevqiH38fXNGKM/7QCDIrbrtY/4VYR8VxxMx95lb/ooi41nVI+Xn7S
7NU1bCnXr/VYaeMKz9weIcJAywegjuF4mvD7CpEguB2zqrx6sBdFxhe+NWPsb63k0lZraWWTUUS/
3o2LinRVq22oEL3kl1PgzG5b0Cp9q/YxQZ0u796eWbQsukHYQLT93sugHE6Fnm+tchKuPrTUxqt0
1stg47SrDFb+UeT4T7kB4cWqjzmTLy3x8ucBxuDbyHZixnZ/5OHv3SCh3IGGc8dY2MchbvD4R/+B
t62G6UUvby10fvqYqeduO+4BUoJPrWWvubqtAz5tvP7O6S3dWEqKi2FpLGxTlnaxCMKRhQ8/ppw8
mSdvw8QFudKGX7iPtYrQsP6PVuewzP6jrdlCpvI6C1QC9flyHiyUb34Bz2TiKH48P6gfiW3AWStM
bH/Izs5acss0eHKJ3GOr2lTToyaakupgcYmMBoAdqb+kGKLlK5FDCTFXrZocaArKwaIhy84Z23v7
I30gJm+Jj5n1z7iUiclIFd4aOON5YO/ycD8SoNe0DaU6p1gZuSZK3Nmlc2/Jmr49ulIOGnbX8hEf
V6rnUWfJTSnPrHk7sNwidUrTxTehLsxzLRkhiEqyAzYksga9i2x7915f+fEm9UILTn5BfyFrCuX8
T2v8xkdrMFceJIpgzXugFyHZZyg3ko9SNXlYvQFSNYpADPepudrhjFYYSKjecCQ0dOCyJRZ41tsr
5komMQtUbcbk6jDXmsTsE0I+HW4oy9nWAtvBGetHuN2FLiX05E9dSvoZ5ej7eTnctY+iVGCEA0uZ
A+oyFXQCqUH+wPz+iTIz0eLdj76O4cLLRPqwC4O+sbcc3F7GcvlgRfhBZRetWwqzO24Q5mrk6bLN
R3vZjVer6sQ0037azp8tY2kdfQAgLVDE9qM3l8XSGh2HZsB/VsPYJNTXGkK8O0cLJxlcPeeQpIQh
gifS/PgB/GxiVaIWwHmFy/frb0+0xAaXnccqqjjnMVJXptJN7/Ay6Xoo1b08S2YEewgyYn+CfS59
mETTZIGEz6MLKFcopixiXZSk1oSSo9zY06MxjwqaQw5ncXvLPzQsvAuktqBIxT4v1kZpRC0+eESd
BISYHYBsgJpEDxTxmuAIcNBautq1y0s2FqrXsFq8X5Vs9V7yseIrxlCYsTspDNdx4vgRZpD7VDxn
qD2ncCHrpE9yWfzJiGpQa/ZpdizxbR1NSfJpqo/WySrKQP/O2sIQiFKf6DxnsWV/XQHFzVAJoPRi
uNevO9ZHZEOurft8tHOlIrWAFKVztpVqekX+addZaAM4PKA6cezni9M/sVCZtONBULWKg3KueovI
Pz6jZBh4MLWlTBEOAaadbqK4AnLCOcYdf9WTkfj1FZaHrS10sHlJkoNInERxtBO63PBeroR4Zh6I
MrNYwJndOdIryFZhOju/S+61cgmF61bizA43U7UfWBIQFPUYPNvJ4UJajdU5yLWg0ExCtHrc6rp7
jNkpx/KZKhyoUXSztYfWsV/ElPywKGpZVqno9+DH4+egkTJDT9JwYeuJxtabkT16J3eaJu5xEdZy
JXbcztF0Dj6PaANa++rMKqtCtHAR2t2hQ4HnALwwWdlkGxrbMm1JpFKEjCSjcABBLE0UKDh0dtdc
NEYQcOkeiah+/cMcVs+XPKo1ziLDY0Howr/X8HttoBlgxnWonC4pl91o4qZIDPwupvJn4EsMRShm
O/96bP4FluqL7P+1j7LLwOk+NWpchfDSyjdqYaAQgu8HwmdXz8RJvOdlcxmR7XdPUdGs1/dMiwk9
ryL4gtMRxDDjM9BRW5ZTCaCH2hVrHUuedc2T6aXWsu7WH8CBEhCJXDmdeWEY0E94wE4j2N32H16x
D2KwfLNTSjtR2SorlOiLpK+H79EgR6qtVg7Wp06XS9koI/bmM7x8QUq+lmXe602mxbESm/+BYGEq
LCLZqf3+54zhvzX5H+11+jvFbJcsXbkII4fAhZ7FUCaX9JHgtittixxYOTExPBSvPt/i4biDe6gw
fZnt6SXxzrZe19pXKtFSWzoxKOCQaViZOa+MKAh06EkU3CQ3jH7rdJcCoZ/IptXEYciDovSVC1fD
6ISxOD0fBSPWZQKHWupqqyPNQFFo+GDf12JPBEg6JrSal4v2xxa4x2VZA+MF7lfebOEDk7S79E3H
UFCv/ZD07W6vbGqfmo2tUdV5ZzB0Vnpf9/QGEnHsJ/zRo7wI/Ua9jxAPAtGRgEoFRHMZnoPf3L3k
73Or6pvfpcbcK+fzOHfjTBYggLIxZEor/s32saw/53NOrmW5nyoJez4AaMTvpk3tXsnu4xmPnsvp
fybsqu6gThvOPw5pJppcDMD8ZsVOYSNIVEZHnpJSdwd5TBaAAXgm5kXlfVidx8YXK/3RlPhQNzPU
F2a3sQ7b061lNFlkiGzQqoBSwN/5d9HUbXh5B3lQd6Zrz+ZH+X+smwSsigkRZpWdVLJ8+dX9IXIU
NY93nVEC60wSSMi0WCXtSRIApVkfsQYVtU4rH2/L93d9oK3Q6ZBbhlSJtdXz8k/ZrNie3dzhbnj1
fGViAvNhs5SLf6rH8qP/w4VQ62ReWJQKgkn2ipCxHoZdFZOKSA7Azv/kt4RpbvcPuwEtp8GxMgNW
T0CjaxhG5I00l1/YLIZAx1Mfc8jmNuImKsOU2+qa0JQ5T0hv8mz9TkrzEWU+8k1kA3WFqaOCQJDh
7lYKNY2C4EF7xreQ9YOoX5iJfG1ADMcEUYQNPPYYLrFhcDnZt6AbSx2YujflydlnundFucmeDSp5
2WveT8VLpXaAhNmWndDn1YbmMsFf1ESB9tTLV62dFHvYRnM+dTff7U60ncd+WuoJu9TsN3OlELU2
uL8mMmbppTpOq7QPfHDtd8eX9Gh81DRwueNYNDIQVhjGAZG9QsNUdyRbcaJlPEPA0Lkw+22sjOZw
YO+WkKWAUsZo48fc8dhPyCOS5RilhZ0Qw3pQLC6lGlGPOPBneBucmPfoqaRBH7E6qPujpXh7Qphn
UtD6p220d017V/z4mHzj0LrQUmLqHz+SFLMw4FxOyUgZSb6xG9FEbJS8XMrLPEIZxDMho/oPG7ei
J30wxnyhE3ul70z+SGsc67xSZwdbCizgPMHkwJPKcw6VPuJ5qcLdeO5lYvMNmim2zkXtf7HWcAoN
e9saL0CDJ2lyoLtz1zzDpte37g8MR5O2VIiQcM4gMZovBV9bpZxKSja9IyThEnP0Qyc85UHfWWbL
p6wdblW1J8S3QF2CZz03jz58XjNyvHIWbT8EIvqpwb8gLji0vAMVuSsHbUkxHKQ87JO0naSwt60U
fbJgUM5VlIkCgY5kUZbU0sfvK3KW3rOU+fnL+AoRyOO3Jauw7e1uklm2OsL4/QQCuYj++aJRVA2n
2x9VluvNuxziqFSH0+oHwxw88GtnRZWg3FVQFwRoq5PwmGLPpX2J0hHhD20zs9jHgJUCgOid4FAj
jgMZ745fRb89a3atQSUkcQ5FW9ThOg9fmJkcqNDeqBxIA1xgyjXQjjArjYofou+dpClzyWh5uuAp
C/RKZakez5+hIkuOwzcTsRR5Ly0iiVoXqwy9Bs+hz49SBKBx9pc5XGfHLU46fDfKSasMKOXyjucx
ESe7mTFoh0Q9vLFdWnG0EUS+B9tndfRfDOTkd4tVBa/LhBvmoTX9jye+byTapMedRAM6DuKoB47F
JHj3trxf69olyiizKf+DQcKnkqV3ePw2m+4WNL6hpFLSNIfOD+SPHe3q6lEp32OYkx96vojplY+K
9HcyyyLXe6Kk67rKbPgjrK7hoSs1SKbCIDGFCd1ebN3yGZAyoo4Z5UbqIcHur7LDC1mGrUjSeqvK
Zw4WI0iEXiXNS4AQVqfccz1irsVl5HId22kc1EKuVf/F4ChCazWOzS/U3jRGevZdYdTtfmsMle+R
ADVp2lq3FulPYEJrzFFEXsbjB6zR1JQ/wL4AUnzzdNjMt6HUbHlOf312/Il3qx/v7Yl800P/yKYV
850o7eluo0+JmROkEMERcwaFXD6NPaXuldHmR1/ADUZG9pMXnha7Tu/pQOCVKcHCL1CN0xtR0V5G
5+NlVKVKc3bioKBHtjcTHtFP1pan30hjiZWL//9u4aN3tOxL8EwfdmzlEfytvqxN0gjOYxuEtMR0
4qK4Akg53vv5LR53LanLHo8SpdHdy1zvxUBj8UaGv6vFrfntY1UZQb5y/681El83mPr77rfSlXlC
/qC929l+sMlJnq2Y6Y8JMk3H6KJ1sTSD8CwmI7aMnDFGLAZXrF9qIqFYAT6fB6oZUm8W248UmFuN
RgdVVy01mVIFYaRUwQTVGb2PKVMqCeMU/33S2wVYIzDngvU+8dXqnF3mC+DVly0MxfS+8jJeHBay
0fi+TKWQItFGE1lC9qBymm0VTvozcU3oWcYGX9kpKqQRtjDQkxdMNucM7lhkaNc13vPB4LFMKfBY
vlrvebO89gZCAt4ma9/ZxsN1fafgb6woN81AUS+ppEM/aDze2gWbnzjiFCkEVJ0e3t5AQoQx20H8
86D5FEY9lU9GrvRZUH1STlT4Y9YT9iV3mKAi1Ho0D91jmg7l5bX+0QtMVkkRvqgKFnxKpjD4BDQm
rJif5ncdKET+lcKkJ0b0gczQ1lcsDx1Prgr3rja5Asq2YbGN+v2gHRd87ch74YVlRZTywLoc/x6R
UYZ4mAbG3jNTc1gXNRnfQyyZqoZewI61hDGf7IS2qHQQtyWdSh+F5nYnW49wgwk2yLmKOb3N+bGl
whp/3wF9P9aju/qprHm1dPcwbEuRn3770shIC0tEw3s64sRubKLJ8ewV+XHIqrp40xdXHDI5SmKH
1yJL/NuxhqIuJYkJVEP2rvntBA9U1AFSMasIgrSG7sb5/KtxplKSNg7q6Ztxi28shZZG4I3STR26
krBq4lepGqT9fAsNE8SNWQeHn+U3qh0uqXgfihBfO55DpgtL3ClxSSyGNFvgDyp/BCpvHEa3DEEP
8NAl3RhvOI+JCni+wLz9y2ICmcCmp1G9pxh1Y/MzRJ1MyoXTQKlcuFnxLI3W3CATvv/mG4SStPvv
3IGN+FvFhEClUedFsr73rN7vdOvlRKEUpft/wlBQFWxIfLh2Bj2TRUac/SxGIvQlyOVKli5v+XPk
0La0ky4/t8p18RLcwkjlSoJ0fe7ahhvz+rIsWf2ZUwdsESuCD/2ZMhVhbsOrcsWI1mcE+H5b8MRK
eg/Vdss/Et9ggGtL7PAwq3cXKorddMrt0hb4qMP2zjIXT1nizMFyyKEAi/g9ZjF7JhmBEng/dyJZ
XUlOHASsyNyQokq+LwonG3wFAq06g8+UGkhgfUCNjMaMa7a9RUmFu4SBZv1VCd6s9ZNEZ7wWdOuG
j9WXiPqORJdkrL1yGS/Saa5KLDQjW5d/0qZaBA4TWB7bmwEqWw8oBBx3pVr6QFgrTq40FK75crn4
Bn1vrIqGFQ220j2OwJvpaaHPvYSIxA9PJcN2bwBD/i7A2smFYqykbsE175tMcF5sLT+DlVFnxbMB
kpiq8Iko+f4QajvdmATg1C0CAh6rDeGlZZeXwOR2pezVLN1fxdTnaUGSzXYa0ZDcVh1LGIs7axyy
1VZTSfffKBNbaH9N5PDxPhmzKMhR1aNrzMoghn7kbn0tiqa6RElwOapQLvAEYYJYMhbWe9Pm8S/C
bJWsFJLXEt+BfLzzGAZMnRJe+wJhdECyesiL0Aeif016Ukl4K5TdudbZwo0sVsqxo5JJSNm0PifF
hQog3BUZAUW6daYwATN1qxra95Vlgol3lHlKYM+SQrKj8UlPMoWz42x9eAaGVVPCYnfoeuAswzEX
sDqLHctfbsCS4PilL9Z9cqcLpkblykiV9YPQErvoJf7fGmWMDtFz/D/e9vCO90ZlCXVXH3fVzgQE
UAKVw5lds/6785c2IZxH7gTNN1JOcXhDvVHEn3D5V7/hC35fx5+gLN5bkND2sgioCCM2CTqU9mi2
IL3IwuF8ZUdeV5S3AFjD8gZe5bgNedrMAg1gHYZ+T4j/eqkDgpueZlpu91Y/0JVHKldeBmqX2X9J
18lGO7ZXbBbOn4u/7HgeclTx0HqsvLc98mU48zeySowcjB3i6dsB5zcz4Yhst8b9IiiuYwtvNZ8Q
oFU80O9ECanfkLW6Kh2abmWl/GI83rkuXZdqGDqvCYrXYSE5kqO+AUcVzyfhvJNAuAsaSRzHADSC
K39O59frDgLljH2pKfDWVQSRyFwM8pSui1fXxxWWNdtfUYKctUAyZriH7SHWUtaVgmCXadDi/PwC
zHAesOmfDMTI8pGCCgEj9HVw/tX67epI871rcuPk1lgibMOdScljE20Ahtxk9qOshxYW+57WSWwN
7k3nyTuMN3uPck1mtJBNPYPsuDz0mCkr/yCQJujTNpSC1JZQFlpsqvkNYXiPMrV5mqUivWAcSdF6
alv2dXQ/mEoANmz4rziuWERxGECnYEv2NvBEpYTTT/K4uKIr/PPM2VM3nuXk4530QMY3i7wi0rBa
pUCG13qET5TI4NX8BfcPcLmFV6wGTyCjxBwIuJa87uBTkoXuJjyyT2gSkQ6B/6hrgwmSahyIuQcv
Ts424oUJWaqyUf6w9ruOsZJse8VvxxSy6aGqUck8eDK1CUpXpIrEpk54iOn4s3MrSmoOfnLqudKd
DugXysDTWXB36v+O9n5jIb068HlT9t7t77khv823x4bZGyhe0ydS5YIKMGZzZeOAdPXehACHH+3D
OjNiMLoFBkE/x4lRcqa30rOuxrMNRdPl4Osqdx0TveB10yuYwfmn/ScmUAg8wN9K4AoHbkBE5c4q
jl8LuiXAdX3j7vTaTDgjRaFGqX0fXi9EGAXWIb5CqD82ev/YhraM2/YG1HR/fUXt7bcnOuBypamU
1SXY0wOpqEAVyFOhkTJ9gQ2x8ssyPP4ivt2WB5aBTBtF+cPpueLLdyPKlJ47xJ4CPbC+fPyTEAfS
T9koMN2151cN+dlM2Rcko4hKMjP+bkZBBdHq9ggCq3A4/M7LslS2/NyHHWEE/o09GeFz70bHr4Me
n//I4uY7hdBrSkbv3O7/x3BRteeEKu2qhEKuwmTqMIK7VR0hiDdhNhmfgsMuCcn3EC4JC6/qHxWa
rwpsjwDGsGsT1yXfCELDkQS+PyFZfEjQRorBNe226giMWxZGyH5N7ftn1HjuYXZfd7aVOcjbcf0P
hCh/RHyy1LP071ip12QgsLtL5/S73mNieBtaFnqOZvvJJ/qKvHD9mPqAKxAM0TqP8t7wczBIXP5y
wRSOQXn58QJuEc9bPLfbxWiPtK1y5G9AH+Z4a+mdbVEnQf0bPtej1NZU1ibiDcxyeSzeg0Dun8z1
hxU9V/1yp/MgMUN2WKnskugCoH4TfT4xsd9Cc3ESW1T6enw3ew/WZONXR+kInevvyugk41XS0og6
OmisaW8o/v+jWVdVirzemqae88IlHNa9x+p3GVFLc5J43SlBb1jUgKFqIWD5PFIO6LiPaAwt7Qfx
FHWpGr/Okpxo8fAkc+UWEMFqaZ1zTnOvU5Zo9KFZw2MJSH7XcGKR+QlQRHcEpQ1NQtp7APlDT2cD
WFL51MraRakHxHm5Bi05o0FtNfeOIwGEfGx/T11NRv7KoUfGNhG9ZCjcL4+kqr3hLtJMp8WxcBcu
tg5y0nW1zAkMf1kULWf7hmrWzsolXD50xrypVxwL3Wf9GQq4Hni0xfQQmOPvkvA3mFjRzPD7TJyh
ZegA6tJmkxcvgBDlyg2y8PgR/lgbiEJCI/H38SR+LVZC3zSVA4h9L9Ue0iihJnAAnJgZX16CSKv8
svRA4u7gWBKOhOa7WuvkPSEkeTj8KQpgFcIyXoYJ2saiBlHZ0xoUIU1U8YQY7obpXZHl+hm/OhTd
Q4YWoDPZ5sTPLmRPJtSNHurJs+Sfso/UE0B7yzPf9pEF4FLdm8QBJn4UgEtISqxO/I/8y10oh4q8
+LlpWlVSQ+BSurHT/ej8omjz+zg2sTNN/ULBu+bKGxtfHl+VbRy2hQ9k3i3r0M5xcoI7dFjQGn4y
DO1gSmISn8z5PdEt25arw1IijlwiTZlQ7EMjFK1vEwatJyPUCvpwSzEmdQLmZAC0av+bzRjqMKS2
8NzWVYCCQg2u/71gUoKp0mc+4XjeUW8R3JtAbBPgzP6lIUmwDt1GI444qjEZ9H/3mK1QMxtU0HoR
YBlTu7jnVQ9EHp3wFOPYVCoHQFokyW7SFmvJSWpJm7Jp93szAhZA7dga4bq4giNVA7lyeyjppPYw
9jX7GexgIUprgwyUlyLESv7PAzCyQTmvDyewsGeL2zgFMdXqLzdiia93O5B55+ew720Gbc/WQEbR
ng9jG3NqBuAYk/95DRQ3PYpxWAD0sBmi15B3r00HU/Ui3sUoEMWMPGYqHKcgS57eL48YUvi/J3t5
g+rM2vfzb1Ld33qF9iyLzvScYcScUwEwsccYdmJXybqB/d9wGKsb6zI1mCnqYVVuYY+2VYoFXpB4
+TSi7Xo/W2nftKuHfKnxQ0ty1AEJw8VZDqWyNv6BKga2RFZ/QQ2ewenx/mrrRpe0GiFwQNYE+N5w
ztQEWtRrHEqjZjWjk1dMaER4zA3m9y1q6g40RVou+ofou8nY0yj0VDGUNGgl8B40Wmife9Nf6dek
JEl763c+6sfft42bsZhHfJQJyrRijR4t4ypVT9Ya6yvW6uF9giY5tkoqSFQCCK87i7iMmbHfnr87
a1os9/BGfA07Sf+D0j7e9t67ljRfTPpLSx76hBHYbT26n1TArIZPUydou+i+JlMNjwhh2OY4zqlw
RTgHMYrRch4MBR7niPl5GrZyCqJfVH3eRNKaM7rbpEfTg7AojA6QlrWj5h4D8aKXUpuj/a8H0k1h
zqblrSoK6AeSmM+mF1Ck0+xm5PG2+ByEKn16Hho714mzkABK/B+j9CLDEWgeSLsyGSPXp/Fx3RLx
5pMZLGjf8o7Eo5HnZca3+oHrf1Rdmr216cuG0nEqkaznXxfVag3ZSAkjCbI9NHzLJKjTdJim90GT
ZKMXiyrvQpaomL2UpdMDTlpruAgcP+VYO36n73NYGm+WPAtDvMO+uvbn6AlpITzHO0IdHTpQQOE/
hCWDbdb00+0VjONaDIpGwK3clVmxO8gquusE0CfzuuoHQmFMKhs/d8KaunIWtrUtvkG5e4b1nOuJ
Tmi1afBcCT0weZiJtImvRRK4DrST/c7/g+kBFEQnXHPNtgrJNcje61UAFxUjXTM9WUC5YW0hd7il
TvxXgyADFAIYijOJo7uSe+8O72jz06VrXmFVrlMcnC4NFrrH5fuKeAPnNKUmvsAEJv7FG4fVIi1z
F4yfExLaKD9nfso8asyuM3qG9Pal68gfKMELWh6aSrVsCDxQ3WYHzMbE/6CvUEYswBmxWfgRIdIg
YmEa81XmHXGZvV7KOqqIMYbikINgFaj5/ADtyB3HxVSuVNGYbdM//revrFXu/4mQABaSCyM9vsaL
gIMkmu9UxPP1p3ArH2pPxWaaEB+9tHFI4sUhynF70s4J6Jfa49i7snqLit9TxXLqDlEPGnkvqqY/
hjd6h+V2WRhk5liHxWJwctIJFSQHWF5yi8eAgn5jEQV8RDJFJLJqX+43VbTxoIcQHzx8a6wJe2AF
Vv04y6Izt8NAl3aH0EotuN9B0liPx+0oNolwGUgLOkkT/bgDHecwZtonIj6UU0AJer/I9Ujly3pk
ghgWtRbozxCrAppHk0YtkcadyqMfjiE17pPzqAUqJs9ivRdIvnBkViLDxRf2fHlvGMT/w15pf9JS
mTxoUhpwZKaraRJwNQXs6karvxDrlHQKdiEYWHvHo5x3Zm4lVrWahplw/l3ihhSiPTYOCva7fAAf
jJekJOCNi0Zlu9828pnVSC7+93POgbHWD+M51dgnLOedz/LtObTDGZZzuMH/ocJ95nrrUMufteQZ
QnmNb0HWXviDN18DVS+c0TL6mbT4ltzVAOcDMQZRZZK9gPOBO3BAdZVdpuXEDtA/IB12omdLbvCi
jMU8Gv+eIS7i9Vj+ZoIld5Pawc86fP2NDuM7tGlltAjGNeay7A7pWosXKZIKVlUxz3J0Vta2VbbR
usRxWRtBJa9hAnIaIouljokJnRVvM2R7j2nHSoEHlrDXrFaK6hdGrv7kNvRJHP7bbkdIn7xrvuS0
Z4cImHTTGscSTN7y6D3HwQcw9kMMu4S51vZGbUF+tPFGAGk/M6gPKumG0adxSxp8U1iKkLK144G6
qLkcX0H5O0TwFlpx8esawnkqnpg930CrLP14QCZXzrt0rGyDmtSDBW5tteVlxrISIoHMN9D+pBpw
dKkwzqG6SkgVmbcAkifxOpLis6ZTz+30mHlbvkJui4t43sB+kancoy7nYPDVdq8dF08X7bgrGBYI
rxoLI92LdNsrMDtMg44rbrolYl+ZrY9xA9pL7fXsEsu00+qDPT+xpza5s6Xi29t3fl/9UiIQJ3ns
5g5VMWgfZ4ogBLHybOXHKOS9MfUgDt9PY52cbvbMTVFmiOmXdNsIHis3kmZK9/Hx6OEx2wEYUcfi
iPu2gJiGfKf51FE4m3bHQ7gmRSO07wHi8OZGz2Y/bCiAR2M3o9sdruj0IJ/BgaJIb4goeFr7cw6J
WiviQX5B8USeMGOSQ3IPOprA11hrAIG7I/aPABNATaiZhIlk4+vjae8LKCYN0iHCZmVLmMqlSJeX
EFKJ5RjqOvSs//24LYU1KRq6fK1+aAvE1yLtqPE6/HWZ+5cdw9XZAHldzHF79aScOZjKulobcZvk
Saw6k5NEskHICvRY/rdj/fCeSQch0UFHt7f2MyFAJjUj3MaoruyPX0D1fqmoggu1mAe09VZj5Cg5
02ctGpPdfUwwB6ooeNtJuPRfAzZ3dHO/9oKJAvMZX45hakXjAQiZJbKsM1WtJkvAyLA/3WF9rx73
C4aRu2iuDWj8a7hPZbE/S9MjtH0pEWRPlDI4tJOKPDW/GgqNfcX+nj52BOQLDnFPgw21+nUQNE7n
s+A4CeGpVDmAAdfXWSFSHGcr397xoJMKcN0jw4cwbughm64duMQxp9G21KPYEqLe/q+FEi3ZoJ/G
0YbUK1PRRbRjorR7ZM9gLGRjlGsC7T3Pd+XGFnz3Fko4CtKs8ie1B2IDfM1O1ovWvy8mTvsvjfgI
YLgqnaS27I8j8Spmj/F2KTBT/qvTdKft+Fdm/+boSg96IInJAXG7jBTNq1GXLopxWTVOzv6pdM8T
x254IFlvAgX84QTD9MweTf7/92GBKt6DHAaHZqIhDcUTwr5sYCQ3pB41ib+KRas8TdFGwB/PU1ai
Z0ltZ+fiKHuqVutErBG7XAJd/z7Ur5m7/AWH3BP0vADkLw1nlp8dtHh7ahtY9M0x1QoWXbkBCHUc
lRzbkGsKi0AddDy4vulnPAJoRMzcqz/1giaT9IZYudpGxHq4PJVDERSdRBTdPU4++SeHTbXuGUYw
NFjBkvGunoeUML9lPMRnfbtN6JejCkFyfITqiJV1X3y4HEDH/c4G/6d/VCsErQvmlpQqG0vVBSs0
5e48mi9HUAB5RrQ1EGZtzi2Wqi9ks2uKILU/V9NyddpCTSAwTk+QQkXTghIx1K4VNaVtf2w6BfZ2
XZbOEglxSKuHcoiv6Sk4+S0rU0jxiLmTLgMXNTlvikblyVi8P/r+qpn5zoXjyCgZysVFtpRSBRQL
0t9Y3KPEb24zve/UkKNhZtIiJBNGptH0LdSaQAe5SKVZ4navOk9jPiT3sMTedb9m2BiBXxvZujnp
8Eg2WhJC/Do10vXoXanf4/e1xM0vKAi/K9jatQA+8kEAeHaOQbvKWN9G3mA32MZJpGBoQpcHeX1e
kqzQuIM9kIAYh2dnkNK9vd+MuDjvE0cNuNUWsDtMaxo7DyMuQPZf6mMOiG+qrnpoZlgat99af7bS
xTtEInxH807eJyN4jWWdukElv/wefu08vgjLTz4fvlU4GX1PLN+ecZEK4D/7HqURFMkYDHPkaFNs
wdp5/8zg0/o+sTVJX/VEyfNM0+okArvSElNI/xRWcPAfm9O6wSIlIEYI5EC0jPevBK8+54M8dAtV
Y/4CCFGfTqjjn9UfjU+CO5lBJqRZpZFjVQmOfXw4cTpMSYTThLSyoq6P4C3KTT5vuMn1Gi0+usKH
fozSOldZlkaFDP7fNwO/cMbYU2Q0zaiYGP9jGWFjnpPrjVPmp8//rqpJ8RheR+RbxObq0tFFvzfy
ovZfTiD6NmpvDc0FNJJg0DFKkuFq5VBdEgRyt2650BN3BxV7iWPpHPN/ZHm8iouzpfVcRZRatZPV
MNO5/b5RfnG/8p2ZjbUTPciNJT1GN0J97RpxMcgDhORYhY1iksIBZTu3ZkEIivyl70/qsuLa9KDN
vaw4lStnUle3zlqfEsAJyOZNTnmouOuejMBRjAtvtQNJ9bW1MyFVpziB4SAzObjJRYW8R8k4fjWM
lVGwj9lumshBPo4ZGM1BmeV5ZaistR67PT8fqb1NN1MoNwMOoxYaH3Ldyf6QEz0sFlpkf/PFpL+4
JTXMUojByys8GXNHWR/RZztyoIefdNXUGU/keQjGK8gb43/IVlP5Kd6nuJa+SOLZHGyNV9eAut/1
c1NClwkzOX0brzLJznFyYgpuS8BqPfG0wtzEEz2VXdsOsXF8WF+UW7Pu8Rkv0jqSyT94hYIxf+5W
aud1GLKD/zC+gWJFVUxRz+IHdt9vNo98gCwNf649VVqCCm25b2xHC85avVzD+Q/vG9PE7pJ4rIO6
RStr82B1MP5X3dwcGkPFUWuAUuC/a57j0hCMLak+h8TfxBQPXFfEYONqgZ7uQdEwhHnu+Dz9S/6d
mqtgOojz2wAhb1cJImReCUeYg3fJ2N07dy9+21iMOsTeJHsfQsYdRzm06IBZoClQUSiZmgcecJYl
c9tsn67hSvdZAdysKSqsVfHuIT4fAQqjVPdojGUKza1m1s7/tUDMYSsnNykSCmIbP2v7fnN7+b8C
ywnKq0XKoftL6cn4Xxx7N99q5dLmPil91WOvSx5yIby8N/kRVFbVY2vE5iebaqwwSR7jes+KQ/le
wnXSeqyuvBkEAs7/QmsQ0sx81o+OS8iyLK1TQIkAYidq0Xw/VbSS7jrZ7LHE23Gzb6jrZfag4OaU
RR5HBlQ28WqH8JLGy+wBxMgC2MbtchlBgO+XttTffQcyXUcr/+CCSSyXiPYIFHBV3C1POy9T72SN
KtOOJ9LU3saK54ekX9EoYlCwhkXZyQinO+VWhErHxbTYc+Aj1YXDm5/wNKLLLKjeDixPcv5Ly3vd
V1gvp+98mFZPYLLfFY8OgyCp1P+I3H0OM7jJMj2l8kz8Lwtc5RggH4EEk1lwqxwvwm0Z5mf0SJ8w
dswlliaCKYngm6P7EYV0WeDo6PLUu8wYke1DWUxVgGs3L0NloW7TAhU77V4J2FdWToWEgpkg00G4
wT269zVsOPEzPtoRTFEH2XUFKJJu/p1nVEGx3G88Fuz8SmMgFZ6AvG5I/dKXO1xZ6cfDOB3Sftib
DqxUDqMcXpWVTiTaHvlrs6m1cizd7lwJ1jYPw/Fln7tFiXzB/L2/sTghzrXwfq+Ndu/4dStoosmw
yIQBo93t9sYlQ8Sh+44vlloGP++YSmUJhzXfA2KeKr1eBR2/nsVVK7NwpvcobybtKfEwlQzXdJyw
hTkyJVATR++aE1LEgaomYRuEqPyYXf818ddx2eTyx+cguE2iNWeRx7QCTeq2SItmUBxfPapDl+xd
xugG1vfH7vISprFj0hK1duviYnyu5dNMQy4pkMhEZ/pI66JfC4vzMEPDhLFmj8/Ssdtn8jJlhpZE
zwxQcaV1pyMTWB6ZgERWE7gRQ7UgHwbNsLFV08wEnfRTGi4SFnYmW8jk1iTQlU84/854/JbY7qeG
ypzbdy/jtWr+6sBfMu2YFCqw+zYIna2BxVvg05idxj8dDf29hlW/vEazxmdiX0xUv2bl/z1wgGQU
K8FZATQYrL3u4qjdol+/m5TFyy0HEpa+WQbORZWYF9y3YEf97e1TIrpAL0i+GlcCrmERhLqHAGfI
P0/0K/JRmOlZOQKxBS4e/UWXSoKgNOTz2n2v15AQ/XqDq8GK2yWyf+22hdcXBa5G6FHpz73VwBmn
eJc8ffdRe5irAGaY0Tq4d0QF57hGe08/Y7TWAe++oLsde75makuL1B420EaYGW8BLbbV+mh8Ki4a
kb4KfmDGzU4GB0JRiB6y1VJy2CRUm73OaUhZ7bGR/1LBjubMUd+GGLYwPdBtFNOpLZaMO+4Dt2QJ
hZq3vnD3KMUUTRNZ/bK9Vw46CKJS12B9CJAwp4ZsirtJSEpCEAnNnB8xbSZb8+oR8jO1tqTbrGVo
iLE/vuyOBLg0ZIgTTXJ8BJgwkRXLgWL2KvPIYx83GfanXgwYurwteexNrPMIlJODyPGBkAc0ksNL
evvEUM/mlI4CFYVOiki3TnOkr31KNYEitECjgtYlDf42Sa7KjKTMJaTh6vXECcs2SL7cJ9AWzOqy
D2kzkJJeuN+E0kfAct4F5OWAQ6TaMHqsKrS/dX2/m1q5u0YVN2w+zXilSfs4g6DXw+SPW9S3Tl31
R0yehPui0kSAtxKx2d+fH+pND5U+nxuTFXigLYP1EdV39JE5B1q9RJS9WOimpiYc9ETY9+FrMZiS
U43o/JFuDof5TUNqzpjcKhRWXC1TOBHtYe77sm5OWF3bqaTPxliqrZUKnuMR+QPxQJoxVBQFgBLq
QuZUAOC90hwyxOIvTCtWHnltX+pjR2nC6J2T8Ce5ZO7EVUVrkyZ/wyZ/kODfxN0H3sDLGFjo6XyI
awNdDS/MwqitIUsJkDgq+AYwCiwOX2kGRLMYos+0UEyBdt3+Cc7FUepI2Qad/7k7vklbfu/Mhf33
2ysQmiZlXTzCzXs4Ph0zj0C9caxed3pPt2T6ZcGPYBg0l396nWmgczSClrkWGQ+BiClsvtOZLfut
hAsIlYvc981lqCQ/NxdTMB0yRcw7j3gqOOPfGBBodI/Wrm2mwJMbjg7GRO9b/8a9UYoOXwzQ+4Qg
MKxec9h7ukzQJ8YsZ7EnNmmMuG0jttgsRbtvUHWtjzTaTCBv2foja+/ICdtXtn4gr3C6P8sRxo6z
rOWnJW550ClcFe3ozVZsqQosvD9iwV5N3NSiUTxoNl51PPIASMsU7pUnmwGN32PXOTwvLbwIFam7
zgdHz4OlKYhU5z0eQ9/rik1ORt3QrILv+oLUJ8ePmaRKiyjc1ZwASZKsYnveX0ioYRHU74XlCbnX
Xr9FwB8VFcadUW/ipGEy7LmpgBkypiZEFbgF9/G+xy486/tk2hTOmzf6UbO4jgEyXU8Pn7M0UfcX
gq5kigerc4WWph4/fiyUrHO2WWQEl+onwJxiRN9z8Dlb7B8F674Dwg+x5PBOCCiHdIrb7eIQjYi1
ydfbdtIVe4ldMSKrciukGLoDRPRyaq3RTCzkC0On44z+/p6C1GOFr56YT2GOpFseglhjnVoDZ/XR
uToQrxhrlzn0Prsz7is64z9UMwSQGDTampFXuNBnjhEu0qJ/ALZnPvUnabD32v+fOqgNeh1k8xjI
elrtPxaUppTEl1Nuc9g7MZ30MjYcnf+GxGBHz3SmRESJ11795cyHS0ILuiY+mfhBALxjOAF4p+JG
VyucugfAxJ9twYzlzOeFgcEW2wpWiTqCXBF3aOXjj1QPGKe+BSKygYclzlBfzmmo7ZsPMf7Sg14a
sBIABEEgHIFbB8RSRwTHllr+ZKjTJtMKMkAVVR8UkVHSk5YPgmFjrqFhIlHzgEbf43N3/bHClsdE
HwQEKF2gxEUUED+xcyMDpfPhtckNN1HUyZnVoUvK4E0YJiyM/0IkM3E+trLll0oDM5IsumhMCGNr
n2OZ3klkk6wip/wt2CG3dhymbfWrx4+O5cOZZElH0k5aeb3ewXJTEF0MvVAUn5hOrTdL4SPdI998
ZOGgYK7K2Ftjl7/Dr1ORYp8OBZBQThZzubHocd9MxoWSaymMBihsmqcWLgcdJJMMJsMlVSHcHzE8
IYTiIFbnjeWINizk9kQx3RezfgJAL3eQrg9M5AgH27GlweIpZFemj1RysgvUc9P6a71g8opPQOIi
0IJJBQJiSnUjtQ1+x0sNVI6bMdRMRUkm+j2Vx8y9vPRJEOHh6W3a9PNvo1O/8KrzaJT7+rZbqZhw
RAYDBicHHJ+NvG/kUXmDGTnv5ho2KtyblLvKUmIAoSOz8D4Oe7om8oHweDVYvtuA4JNbEYNzoFgh
Lsfun9WDKUh1YiIC4rTVf48txZISe7hjX51PFVEdOE3M9n4yeUIdC17pmtpUyXGVjwWGcwzbW0bi
8MPWtEgSTDazPQkfs4Bwj0AguNNQIwiIy4ABxQk7nJp3t4fNTH5ahYD4a67bsGdv12QEJarp0Nif
dtmlWbLqW95T62UMnX0F32xhedfJW1icpamFW73SuE/5i+rYu/EafpQ6JbMHHzeZPRSoFmaI5nTH
keRrQWx9X1OpWJ96ejb9jnJCsJQdG8VHUdaB3+blMN99CFb8rzEjbPMJKjgW/mjUWduPDL0UgTMX
j9ytexdIHHvagwML0PbfgnLP72DKMhTriHPJHGIcDeJmP4bhrZ1nj/1AkoSVWw4lh8KLlKjhApCT
gcZ1xqdCxMMLrFafM4XDDOKqFCU7WvIZdfd7C3LJoDovqgv2kY+KpAr4zB6IR6SqBIM1Pa1oloYX
B6oVJLEBJ7MAAlCW81xa2eQNDA5VMqKBpvn56y9a7dSRM+k5JGMOcXVnCyS1K2IW0fK6ijDSAWLS
++k8xl4vfJ2Y19rdlLWufDQpeWAG2FpGJf8/OWsJ7sMR/rsyO8FoKic+7BpKYmon3f14IhVqrdKc
puSdaugzEXj1MMjr13pjmTusCA482BZPOJRayIqMKCw0/S9OkXtrC9nXp/4J0vbdUavqQUL1bxRD
iyPXLIvmBYBlMdX7J1CMM2a8R+MpdBo1XszeagA0471W7kttJbTmYWE83bFAz2kMIC46RzRJ5koV
GMBQWce+8gbV8Hmwr5T1a9KSe+kyDME7IZffqzXckKXmhxMgH4/MYp/nbFlSwKDNYwJWg9Hvor19
tStg/6WrpOH/Y5h/92J9CZUNGIZZeLVQ/oHG2TvKNU/+yryDXLJBeD2ASiLLItxGnMI4GyGc2Li4
VumE5FEwGmg6YCx65U/G8aZiSm5MwADi0Ytr89S3ENn1BQVi4BrWyjnc1iWBpCF0sC5IL2c9xZh5
pn2Ot3dqwXTF/KDFYWZFSDCxcXgBjJFFjLfchS2Xj4ETmJ1ClGU+fvlslV3dBE4Jeaytxxc4zv2W
j2wLDtGYPbrSahvg2Hpy5k4VHimVbBg9C/JbDlu1WhkT7EHmsA+u68TEs/r2gNbWTmI/QK1V8Wsk
0Watk8Y73ZhOCCu+8frjQM0fbNbTtYfA89W+LyOaHEe9+o2pIs4jUkUIE5ToMYMPkB2nr6OQhPM8
CUvKc+iTnaWb7HMaMT+zF5U0O4mgisWCsUJEMn7uwrcMvwcgI9VmIpXWdGfaAZSV3TLs4K+Cqxlw
gS1i4MomGiTj4MU7CIVrOTWuTVvNPvxi8wX0NqZ3cLtblKIuCMBsNhJdD7y+jK0AnUInMbutAcYt
TaaWSzJ9aNEbKOJ3245jQ40Cx+X+c0gX1Zp3yFn3mbncmx92g94Ez+FC87sVPYsu8wKoI0pLBlRf
GZqhnFJhr3FD93L4Yo+r0TP9b4Duh3HrUE5pwAWbfVy0OriY2V3E01dMwUBdvYEGgGKpXswuEfqD
hCc+sa1RztM5KdOdNZ45UkSG+ALRz/jzTQ5u1qHm74RNkyzi9xgldQW5bEhg5eqFM0AmXpdaGALj
jvsTRQanO5cJeSvxLAICAVciVGGoXZxNKMqdHBR45+GiVfhh2XcD3RV7mWIgQOTesUd6yRL5P0eQ
/IDSVC4EGf/VuVNlWIB2yvKc2xk4uE6tHFdTiTi+87opaTz3ojmlZQOOqs6BY14OUHNZhHwVRybv
xrCYppBo7IlehVdZ3ypa1OmZj2rWKbZ9GNOUeHnhOXRFWkFJj3C2T/z6wcSWc0hiNAk/gkknrQVx
vftwSIQ9ryBlS+kFqMW0WHGJjBqmpV0A30ajn4oShM1u6Xmiivp1mwt4iGp4Tvk5fpe2TEMBmWil
2N0Suv72sYrsaHi5GgA0L2/vPioqgjDo/is5o53JaVqX4KLGKSCxHc43IvJsN4mgh/X5CeLN9krG
AXXgkR01qe/avzRUrzuGIkU1zW4SMpqjsAZ9Oh1DXecjpmlwjks175onbwYsEWe5GrjG6BrXZj+O
kEOd0iRjms57kiZpiL6d3spNbf1zK1Hn68E4X2dprX5VPy6Q1rg2PzC9+JjPfRI6xbsYT28dPgJy
56Rx9/J5I58xNG397o6gr/Y8z+iOLAoQrk+1zvPAI0n9s0vyAxgT1J3xFLH9k0z9xWLZ/AsEOu9O
9ziVUrcCHZ2mT32eRjmENqvJL1L5AmZQDrfM5XW1okrnsThMJFDoV3dp85lSkeMb6dIoYB1Lkksy
1TbpeU7HefTUfWNUs0x5SNurFlPcVlKqS39Zgo5B4W2a0WapoFwj+9dvWO8id5+CyKSq6K4iej/u
ZHJJ+Rx1spxRANsheQke7t84q0bv6E+YPNwhBCB9oH0IWw1v36UOxH2D0IQhUyfYfYalSPUYGFNY
MEoqx6jchuYftWFHF6eidf2lx5ikedoJybr7PVMRbrlIllNJjfG6Tx5H64xdW5aOP48J8LvtAkCz
p8p78WErjrB4wL4Z8K04hP00yDFbDvd7fUMlA04D+O3U/ZgCddHc9aVGZGEqh4aUArmqMQXLxjOX
fEBR2/g1XU6tBNXerf9iRHCqeq3cHZGChRaQzMkhPhoTFLUq0k3ndBXq5tQT19/djrV81T2uH+PI
5SIRAcxT2n/lJVeCaAUIX5t2jahslLi6Lscl1ksl1wBthh0FpCJf1V93gpij5VH+cojHt/0sep4M
PXZ0NnWEwBOTMzcoz38M2cwpLKmRDR+HOzvEIr0qW67L+m28ZI0nPFf/gATjnk/zcosF/EDHVyPD
u16NyK5CQToOAS73WUA7bN9vd95x2CyLIu1z8WixLt7YIFOB2lz1hITSV9AJal5QVG0EHK5p/tqc
LaRoRggXWLZFIutEgxsYWzZcMhsW1O1TpCw+R74wTp6oUEAJJsUty8FmV1Fw0sREe4oiop9CK74I
nUb0tNHa/1CUufiAvWlt6CXpFqF/8wG1pCBo1M7BREGm5Qks3qhe7cGTj1Uw7T5m1F84ElPjn1Ju
pl/vQgK7DKIoOviUCilrYqRjbBtoAZvLsiAzlvCy2qcfKd0X87+Vz7CvtWi91btIS+sJLgmJdhN2
zL4aG6EJqe7FaCruCmGgWSMb4K52b/xxU/lu7dkbIOCYK/qWaJLd90auyzesvDJGZIl7so0uXvlq
q8TC4VLrbcPLF3+vU9eufHTkfWdJFU7j9dAs/SVJo0ryyhiannRGYAvRsozmVVw+m8ViBW2Anvp8
HPuiGA4eqf5TdWOTAIUhm0MjmkLK9IBeVHcyFxM8v02PsEwJ8brsK6hAupfXC5l0c69u8QM2R43D
AMrSwffKnuZ1UY5cHHN8TylyauBn64wOAJbY68ya0MbQs+wPt14D4+dXacJXIA/uZkMWSD3mO13N
zdi/Z4DTYrL5EwArV6zGx+tvTTl0N8JDb/mkAgv07gsovBORE98bHokeLpt98KaNRbI964UOvtaN
cK6JovXVoHHrm5JQIdd1ulgpGqariidc3n/jTba5ZsL30e9cZXvmA0uB3GhWZceg/fy6VOKYLcz9
kge6sm28118fgZDYAzAd576APKIbbhKRT23KwSbUZFbK+yHNlfVIUVy0e26CJeofyWN9nBkGF21P
18+DnO+n69Ht1DX9IHwl1d50ObGw1ErhBKMGBTtvniLXk5BAD1N6F039nq83W6GMhkCeq8WGuOHE
VRn+NxMsgA1oybiEcfv0kc3dYSUjULhY5cfRR3wgL5kKXYgPsJVqVKQreG0oK6ULaz0Q/AqlfFqO
BXWzPTlYHloPoNoXwdPkx+r/nJ+YIB35LxydKFdO4532EtHoRs8k4E9oJW/gqg2l9wC1xN3kp9KK
8SI+80QEJuQUbIWD59Cg/7hV+HAN4E3qXGwmIYy/MWKnjZ5M2R1OCb0v/JCi9IMOB6IAOzkU8V5B
OD4ultbl6f83bOQq2DgkCe10KIvoIkZh0okD2D9U0obAgCyS+eeoi1bY/8rBp5GCcKDHPR6t9pZ5
Rlh84noxhMi5Zr8H3OnvwAjnjNCfm42TgYz9yl93gra8qizpawx12nrH53xMJI0Xkf7zpdfduT+2
lkR1NAmOaWEXY0YPHl5E+w/3B8KrAAqQ+zzdsNY9AooeNuLJblVB8l/jsAF36DJb+GW8ZLzujm3c
xDEiQ5sc8vLXYRocAx3E+d1iQt0UZtYUd8np1m4xKOANZd/kiM+fued/3iRP2mQIffqf/q7/UYy5
o9OznaANY1GF4OThNKBVii8OJtVfrpRwMM5X6TDTt3LOYFjdzq9SsTDTUd71q25IlqXFRS7nb8WL
b/C5omD+RIHpluWguHIzzCf40Hf+f6fwqruiYOQXdW0C5uZoJ1cJvZoILbH7bTT+UN7rOhHdKEw5
0pp2RF9Xb9xsLGHGSkO7ZTM3Vvt6J4OJF1DX3vFJ42vIhk90tgNfsz39mF+qgOyJ5VgTj6Tf0BZG
RX/SX4NpuPSE5R897MS+Yg9kspnrbFzIf89sMrwS56ThkPKF0WDkJRnpHl0gwPFZn5z8E6nx34vj
SIdZ07Ee/N/QbeCmTYD7NeXzx7Vuz7wEHCvnirLPj9GWkKf240HteTOOyUhvzNSZekSjgwpvYKMC
zkuYtv+hHdhcLQU51TA6RfqQaatdJx/tcmieOa+1u2B3y/DpB1UqtRFm/xh0w6m/dipfqRY0QEDy
SUPjId6vu32xO509SVBzCZy3cEUUaSfRmKXowSZ6BQDGBkFgSd0kWmANqcJtAypqI5xFwDXD/KlO
K+5IjtuN1gc1y8i+KO2qRAcSkZrz2nno+tPlgz2iRGl7d5yOAlU5MQ1vc+SMhA9GZvjEdI9VslsV
VoJdh7E/VuxTGJ8fDdk+78F/iWumlZ2GWVlvZCcMEge/AEx5YpJ0JLbYDmtXv1Q06Kt4RueS5EXK
Z5JmwK+bhNgzje7mV0kXWjJl370d7EjpyGbeydQhmTwnZ7ztgw8ZMeBZfYrvP/ZnEHql4rkb+Gn/
A/FVgyu+Kbt+5Llk9lNrxTF6hy9R9OOvZ1/lEE/XE/B7/XnzCszApjBt7ywWmvjIJWlSIDyxAsxc
B43af580XdB2lrozG8ctGnZRmt905kSWF9R2K0SEG9RTxeb3fTk0iQYkIL0Y4McP/3zWWEOb/usY
GAt9LueEoFSs0Dw8CbLeQY9MAdh0Bja7tJkGQwQxzEpNGgWlB3bLkcMWldLP6BWBG93yr+2XiDWi
KLoUR2oLBK6lZ2M3DoKBA9SrAAUwKZq6eSQ/4C3grkEvo3d3LKliTCim6d6kf0R0wLEYm1olgAtF
eMHyt0/ADU5rjIfRxLkSKwKwnUgquBtZxctBQ9vIZRmDOVhW5xsPHyw0G3G7+w32iKiTlrqhvXvd
sdKV5t2QDEtUu9fIZ+vsbj+hI50wmyFaCiQApzYOH2/lgDPS2Qee6r7ajZ0ik8oHLAzGpcYCYReW
esxhF1PT1Ssp6HjDcNhdTLsb4kZkmPwExuqO4xfWrSQ3pJmSLjGD1tTFXpsyifw3CjCOiQFc+SF3
TKxVaNnDzWCPSz5sK/U+Cogk+/wAFyKIICzxAExl5QOzZ017XO8iVy33d03/NSjtIWZSVj+YkOfI
YIK2h7Dpdxg4KLAnizoaXwWscTvV6giQZTmzPgsYJBHPnXFJ9UEAkscfSXLcQGPs5DudzaLQ9uV+
X6VkP5S9o52LqZtthSzZmXXhxTPDd7f+gKOr/uRwTe9F7A/+j81DYvqCm3k0s0rJiGQXL/ujXpi1
1/ipkWsrDFAk5PA003YYvh9LJjN61PnD4BTuNv5qLOdXxcTOI9zEcWZ3Gq36Acv+8lj4JwsPCmWs
yq+A5vVba8cSPUHZRQLVzgvEuXQUBOtIVzuf5aBwFuHBOTgRgIGjHNWiwQKDxdIVD/ubre5NZkeN
6vcURVBJd868tpu2VRDpwferAHIinYLg5iMG1ezegdB6w0qtl9jWYHcGRPMQbwEMN2WXjtTOwM73
15TwBanNB+7WIT6M2G9qQghKzs/XGEq+7cRxKdS5l/2X1in6j5WD/U3hCqvWDZxd2UowLxbQfT3B
Di+rnEr/oVkhGLueTWN5VL4yc/kompI7yT2ER4lEgII8/aklTcQc+Pqm2yJLq3RFFn9pG3iuLpcq
0irijtKGNaFqFIU4vNqLNNVPyPSoJ8TeyJXU4JwhRsSW5clDap/4aWmnfNHWwZfLq3XL/i1CguUS
9Hfvf/ddrfJJfiqPZ/M7zyxPs0XY/zR6yo5nQvdCkFWnJAX95aC6lCdsjL69+NeMxEALcGoR18vL
HGJ+83iD+GH/LIsN2BmnQreaD1lrlpXqEiy/1bP2QOompabuoqL4lkkqgR+uvKQPddmXOlWB18KB
HmkHkSvuFtLiCc+N1AO70+wJw+V/QnpO8XfYoKBQYyFhBh/UGKZUbDB1jIRF7oceT3H2dShUIWd/
jbyqIdz00/S2vDsqO6DtcHq+v9oxIrqI0tk0ATElASsp/ZSDU+swhEFLBryWJIpQnBR2/0wnh9Sw
WmaOe75Bm/AKF8/ZmSyaMFhw1TEd3NwV9XYq3pym1XnmMSfamKy6lhVqWgaFndFNpNYvJxVdV8Wy
d8pEOPhtKHA+0GfMIK/bq//UZMJqMxrmpdakv0MGK4hBNf1IVyNDcXHhmDMG1piGDC14AEk6kBit
W58fXAAsK16VD+15gqweK4xAXZoV0auRcjsn4iFZLoZ0vRd15vfQGZpYOkn/Dt6UrKOSxrRZ/X3u
0Qm0s5oK/7xaaHsMnIZaRl8sCRye5pVW5awZODg5zKUNqyQ/APgMqdNu0w9ICfGUqMuRqxaOnR0M
wjGwyDWL1Fx+ORVZ1eopYAB7kLYvO6xVPbwCVSBWk3ANH4yqOH4+UEnMLe7Vm5JvWtbHdi4vKcMa
jBxKkyTFlDRp6OF+Xck5bCButI7cXEemh2iHG66UVId8BNwlVYLfAjBpjLJqaSzPA9gLjOVfF9My
grQRwXPHkolJ7v8N90PvF47Ki9CNSX3I6K6blqPbGjroOzyIQ5mKdnoVhrF6cMlDp74BoGUkhgGZ
6V8oJM5XPbWkXkgoioAo3SteNdUHanVmsc0WGfOrxXaLgGcLYClTQhtIqMTJw0rI0O9dZGl9+J4x
jUDgjXaO4AU34YU+cWuDzeJbSmuxSaIVkdQ4CnHr/3i34r/0J4n2WZ7X8ZCrte/x95ys8d5A4zb6
uETJ8bTVsRZC0aZLuoxMQMZ5MCkNvrrpJz8taZexezE/IkBcFpPD5TrO84bd+sCLivBh6NI5ZJNK
kxMTmn+tFbceXAR5dO2v/GEbTmIRSN/pd0rXWpC680nRfaXlIWS5djw1xrU6h/SSOa8AiIZQ1uQo
xWdQopt+KtxC0jVvXp5iGNPNOIgLi0jsiAKQz8Gj4y+cQArYYq5mlSme/Z53cukGN/9KNPp0jwJF
ij126eKdpd6ptNSHdeZ6A7OEd2K+dSX1ECoY9nahyAah3DwIxQq9spEzvmuWx1bZj9kPewnE3yDB
D+g0zDbT9JZne4YfUYIjei60nIQaRjfy3SiHNNUWdeKX/eP9v1jZf9CLNAa1l0GgyRpFhP29JKhR
SpK4HeXHVgopHvYjjtOpmqr4A2cQSYc6ZGQWwDV6NMO7RyqOj7K/iyqHoaiwMUk0SINEz1axANoZ
3q+R2mfRcVNPnaL3EueZI4FmqiRYPgdlvRensm/JMxdhJHUgyw8/1tk/6KykYlzvCnVCKuOJ/mPf
lWs0fS2tag9hSyLQplm2oZFsYoFqjiedUQLzeQ3w7I7M+DAxMdpKTwcouHss5byaGM5lLZITrP/Y
FrdBMwxtcrLOwR4XaY+1/cW7/hOne0qGmHur159e++3VQAlJ5TD04mJWw3obKR+14n0IgCS/joO9
3LSGIxnnevpmFkwlxNVIOvfJSBRa5w/bQrJEDcIi3F1tc2iQLl7rfQH2FJWGpLicDNYHl72Gr37s
CHjLELjgbaXNFTNlo0wjp3ktWtF6crRszsei9nGPGJtTHvJ1hRNAnDJ3NSV9TYclneqxIdTleMUf
AL7Y9DM+Eo9Pkz//KpouhWLYqWfUtPxSho3lA2waw3yJMZAov30yz66gL3Qme1aLEmrM7MtBNFDJ
PNSmo3a3qTX5uqFhp24URJ/fOHQlAM2U2F4L81kwLv6LdbkazWK/yyKqcpMb8ZsO/TlTRSgGLfpI
gi10vchuk7Ebhtzh2bIW1Va/K+WRqHUP91k8j1qmEA0zXJLVqBGVVtoI9H4Q7K8oQXVYxme8uv+e
SOXcmEbLyWcw3IYMzPW5mUuzszAh7hORrjem3QR9G0a5BE4LGs8jor2yh0qm2urTlflRq8N5Rp5T
Uw/L52GCFk362Z1l42WjbKKN3SOmpnl4lHxfbcNJshZu1I/dTI/cI4fz94n9I32hFgYSQSRiYq8t
dbLJmeI+aQ9YGvH0TceoCcTNJnxNcQmv6tcW+O5i17koIQpAsA7I/t22hfy457u3BRkbaXZsAvLP
dJL29rjTR/97gCNtDrTmovx3T+465/AKN0hjF+gjalJcGP9AxW1F3+IHZGgKeGkIB+PwtFt28/QE
Tdwy0prhRJ4XlKdEe4ObCuOjmGyCI6x0yam6il2FJa42XnDGjJ6HsBUa6QiknJ+nB6zQb0bCPrTU
J4AfFEEPn2HWCCOqD9ycav6KYp7IUvLtkhzODJxKiNK8EhrdgVRDHApQh1sAonDCGCsXUfA/KeAl
SaLSzHPhnwpp9FQP5St/Nv85Na5WEi4AhNYKKWNQzY90j9bbDEV0OBGlcSC8QPocVQQhTZlGDIQ+
dSMyqWl1fpmm4A0BYxWcjE3l/SY8y5bEwOmu993WmL329fHwFrjG5D2ybnGf8X6xyU6xDaIt1GWn
FMTM5C3MP0mUiAQ6B0y+dxgh1RHbdvbpbrxEoeXO4tjIemrjI9yCJehR2SWZTdqv43fWchypk4h/
brZq5SU+uHG/Or91leuG82qudtekLM+Y+DJtQCGCeEFTnXjCoQ3I0Zm2cucegjF613IG9MrTFY0q
pVeEcWr7TseafAQS9Gsk7HwesMwv35MX0E3KKeN9en8Ta4WP6fROHUXvAv2xjGTiBbWQO5mPSYFU
EGcn8gj/fxxmTQVthUn726fpZvCEQYQIryGDItXEPXh83hYKj4/9uya9aeQyREvyosYNCfx3j0kd
FsY/v+JZlGX0z5pyXk3PmTp7AzDhcHJpibVolU7JAATzjm8KM8GJg+mCWNpTcpdSa25Pc7wml+n3
tm5fMRjUWXO9tNQbjpfrsUFFWbvr1pdN24/faaB8GTuqDZiTlkVV9Yy1AKpfhAZtCEFPCfeAzPIi
eV2VKDkJ+Oz8kK58pN4ux72fE/hw+sg4401kPgV08Kmx2YUrTwVz/Q0Pdx/YmyVXka+3thyv6syV
sNoVOVmwNy0ASzL4eqhX58YPtBQNaWR64KtkVYfBROgnisxamp25KzxlIkcehPlvMb6dGfIVTYa2
pm6ma+Qr2JLbnLBYJiYSK/PGftLrH62erkDAJZVZZwKZwR8fumRu+vbF2o1Uurtk6PqlMzpdjvmp
aHYVdY5efvfZoPEio696GRz3AOAqM1d+lsPfgFrix7+DSBFfUgssxNlif9SD+dq3b75hCH+Kumo+
C53Kn1w1X1clId79Z+SkjqdCZzBN3CXZCR59vKR0Sgw05bcn2q4HQ8E8VgiaI7fdWL9GBwRtzJQ4
ej64sOTFQ6zwDNDkPJ2pdlmjp/elO+ys7KNAU/jLlNKrgUa6J7Aa/G5dnpftLYpKMMoqmx7/MWGm
PtnJvsv9XeewEAIvj12N5ytdJrm1l9NL6xgTMKPTYfmnSLM+tcOo9VuCnOCL22VBwZeLn77Kmuhf
wmkXWzK8LXtOF2BeuUNKMntpElMJAX83t8qhgWtHDH1KjE26Wne+S1S7bQ7bqZX+dscXCzdNGbHK
J3mciMkOUMCJAxhCVXxJq1G8WH4RVtqKF9nqD519gD3l5N3tqtZPJ84dp7aCXLp9SZ9BTue28NXM
U7Vu2ABfBRC2kvvkQb42laQlNFSny1jRQeu1JPVMK+3r9nvU+eKBbjXPSU3gCTf9Ef59D4tMb5FY
xIM3gm4sPsJufvnpRH9J5F+JeCJpx6lRT+S0vno8VDG869oa6/vJbNyg3Cm5TbVMMogitEIVLpHI
H8oqrzS59gMNb0Qv5423HMS2JfZYcMc4TdYc2QXOWij5K+wbc71wzh0yVziXDz/46CGNV3cvmNtR
pWFJcUU3KU4CyavEaH4xj9skhNlOVw2812cUDI+txLqXKun/M+na6O0MJhydTH8trt/tS1TgKHtb
CqqRx/H1mgMViGH6u7DU3RQxHHedYFgwnuk9PVR1ySnPuGE67IzcLmciLXfO6kaYdrhRtc9LfpzB
W+lDZL93VUaF0+fVnzmpRK7ZFhgtILJvqy0PhR2PFbG+aiIZbn/mMmpTwFZ+UWG+q0ihT7Fg53tp
u8IJ9nIo/O7A1Ldf0+JzB7rfD0OV2mZVb2Yb4n8y4T2Qlu54MMqH0nmEeRZ6EfoZ4cv5fY9tc5Ml
VomDsaroLMOU6Q98CBFb+sz+M7Kskvahnak3aZymQN2WR1prx/9O9shodkoct07F/JRljBaYobOo
GysB4v+tiax93i17J4Q+Rxs7AvwUb/PiZZveHyFoR5X6X3DxZr9MLw7kDo9CRdIS0AUTbY94u3LH
4nAScfCSRBpOVVh5OZJ/MaK6nKVj+1w+E0nQMT5KpufKnoXQ/tvsOJBtKPFPXjtf9GwLc4NJq9oV
g+pid3P9tY8gzo7YwwT7r6kRveRYQXZn5Am541+niql3S5muI6rL5dT0JH227UYoAcPiJU0YuN12
DWhujmLGot0DZsMIS6F3WN+uoytK2HFkbtrWJKEUXJXptKIl3Rh9/jhyn8HbEWuRe16M9D8c4CHJ
AigPXCS1ov/GvbAdTzgaEupxNYKCQzWO2q+mxxOGjyWo90PONbVBcWI5rgkrwY7U7v6YA4zLHJbg
K2UsfxkxQSWosTZ67jFYWJFqSWF0AuTOB9XH8Stf4fiqoiGFqRw6BbbATLfaPafgcJbBGxkT4h0V
q8g7OacSdidBPYZ/Wxl7i/7BYgw2SKfk23lVVo7IGK1my8CucU92ku4YGbfjXrfCmGYxDn1fslMl
gyuloqCU4kjWxRfXEgFoFYpXLKqvXT3pYRmL29umBsPfAYSkfy4NHuQnx32Lj9JzSX781z6dGfp4
Dcy2sUq/UcYV10yapFoFkZEdtNmKYQoNa6QXJLuAAYyOGu5oUUS9o/V5G3j0jPxld3H5PLNAiZDP
EN08M8DrH3px7kNdcVkUFJaDH2OdE+kMvB26/Pn3lyfWQnZPfsWBhBNbUF2FBy3aIRhpq9UcoFFo
uxRrtsDhwKSW2DLy2AsF42wcQiZAeW9j13Qdw775xqCSPS5PehuWn7nRuDUFPN0/gzUjUjhnjuCY
m6ZO5maZo0ujkDU1ZUWGSD7sUcFdsva4/QayOTdu+6VihVJbnag1XSPXljQay22skjDuu6W6pVzJ
rODLB6nSo8/kKJ1/+WWkh5tDW4+5LG/cyQ/tFbuZj7vD88cDqUWT+iWJAzFBHXEXpx3a7i1PfWQr
lmqz3YXAoXgy5qawDNoPpCSh3Jhfby0zp+4XAv4KKqqSuoAGEzthaxjt28E2+C5xjS9w/tE1QobB
d7qoIjyM9z9MdtROjmK6wTIJaNl+0ONCYxu7PC3Q9iUYw9zmhS+B8DYRV9XNMgF7StyFuIp82HLq
CSQVqPc5SWr6zaG590I29vZ26cqcn1of9gWYDvRQBdicndGq+FKAl0prtXzso5AD13BGuHd887r5
yw2uhNwTB+HaVg1Y0OKgbI8QnN8fxOrvpN3gUM1WeenP3lFPKF0YCIWqdjzfxdzqZfUEY02HMsXT
o1nMBycae3AsAwb3Z0cOB+ckZF5adcxeFLIOcjBrs4YYPBvcPhstiQ0k1jrVzmtcGq9cdvVI+tFv
yG1dR/r66+W7PK6qQzD8soB5TbHkRW8xSBWLcDYbyyO9oEHBOD6S2iGF8GI5+binog7AgCXGMTxn
8bNXTkyXmqAUqLLtxDFoBtXR9nevMAp8fX26QzEuxpyh058/to1XiPj4MbTxugwD+mqM/ex2PV4r
h6ctRA6Ogl1PAMl1rUyI2xkL/8Jr29AJDc1nqpCjjNNmFrodNf4G/XXQaB2sHRq8ss36nk8VES71
saKnnDCPaTecxgZiPztpzpBJqiBVMLl41ogLfAF0ZdbB34FUj4ZbcCbpLY1ayOWphxT1V0S+Lquv
T4zVv/k6aOzXEw+buijUgQqt9t9zyLSHNnkzC2Ywg9nIoinxMN6gP8vzJrki7S1hVaiwEAaCBJn+
ktWSn1P60uQIoXOeIvM1JnBbb095y40SWdEQ8BtMMb4OWSLBKtk9hltrtJqouGb9o3d5NJUxR/ki
cRE5idnV9mNBTc/Lo8nfVZz4JjzSWg0w4KuCeqi6MbMNBEueuXh5ZcOWuFpKkEhK4/9G/L0i9p+x
fV0cuQsC/VS1svvd/edlDaDbmoOYymi60dYpyaqC/aDzZcjKQEQFX3/9mjHNDRQbASN+rursrA7U
8jhoPDShyVb8eFcBIWdnO1aTGXUKsF4VCSsXzFYXEsRedM4lpxK3G6ElBgqUA6XiKr3MJj2b2e6g
kGWL1i87DRzP5P1PQBkHip3y0MUsZFgXswMxxqiT83f2hJU7ncD/+JZIosQ4UKm8grXtadkvPGDO
wlsIBEK71ELABu3bDZlLZsoVHgKgWZjX4YeHEfHyr+Jxn7/pIvFeVvRoRxNWmMsyGToneLJQ7idi
rmcVj5b6ifwbrt3vg6BlXGEikkohGyKi93KtsmvRBu+h8PHjULTPN3P815oEmRJ3aS2rmvataQPo
fYI3TlsFcLqD/haY9ymLYQbMiSwJFdo39m28Ks9kQxt2E3ZIEVt+lrlIJuCHHFgTlFz9wv6IRQsO
BZITY7m4fwQENAuCs6Tx2XYQyPH6ff1VhskwtBm9BSOPiw5R5jS+ol9dFv+eF/2LhGaBZMy2rNZA
Dew2xig8/aQ26rDPYAM1ll+tsy6PsCfJEoCd+OuN8dP6wSGco8t4zYzxqjznNSUal/2vL1tLihc+
ikq8l/aRrHTalGXDwLRHbuhlegDsniSZtAWZt0D0lYJ3JLDSK4p9gqyUmw/2ZN7ZMjDVZOLmQNSF
BUJ3LTgDiIeMPY0SozzOhUENNJHrCwmaAHliuFAoxd/+t7+aBjYW82k+9kuHrgU6fn1F8xnyXZcD
IoLgcmq9n7h/QEOpksl/erfcmwqRRWWQcruPsaRJXFUiH/tu86HCC3mXLNDQPJbl4QCZZIy86EmH
UXMeGBdhcFAh1aTibTf1VydJ2H7GCAAjzWoxOLmGEJ/eWmFth0S2+tTuiXJllcOLbLCh/U4IyQmq
zt8qgWCnACY59kWilYm56Ko77LPD0WDpVeW2ckQYgFg0C4OozE2hY6K/ehhun6vJU103xzRqimE2
a6yNcQrHDRjdgcy7v9LREFDMbIPf96ulfM3+GVdGGeZomgb1Fkem4aMel8o64Ka2B8ahLNbE+NqC
6aA0s44D4lfJjFmP1MhEqaj8jNgCeXYevlsLHFOeBZXhXyGoMrAJSmNmyh21EvU4ek5Vq/VZjApl
ow+p4Pil8ChiKUhQFm0VPJICUaTaVQQm4OSZPHR50Wobp9yG7AIedinHPmKxgC8e/EgZXCdlJjGc
xjNKeS5kpXupukmfPpjS7fqyxQV8AlxAH5djDgL8QAqYDZ/HC+kjKyY+tFWzTH5C34NYCm9sHAUf
poqGNtwsoC2omGRP36g+8KKDqRhwnIXLvs0pMP7IQ9be8hTzjCa73brGm5n34JPwQhxFET0DIdqZ
oGA2u0wpy81VFXPWYc29hcEq2uTunY0lTGukARwJ4Iopj+cPvgsljmSy35LzPPTHALTYqwkMKTbb
hv+tKpmR5Hrn9sm1csm8ot043Sl3229r00Fmc7Z/HeR2lOZQzUqSkz2KDV3XTfLyoRXh0FceCXqH
+3szafcOg3fvmzF8XpsLn7eeqscAvY877nXkdzxtYjxbBXusXXCIv/osnTg4slgobSI6V+MB5Pfz
6SedFyH8ePmqWFLNs5969tA9glBMuVjnzYxPlHNkCTRaadMqoV1XDAsK2UFy8jeAfeqQAB+v68F/
87UsBIxsqfuLwGhnunxYNg4Z89UQLsb8hMgJmm54TdgRK5zr68VC0uM3Wvf+7Lxgb1lcqrhotOmY
/Wh3XReztqHLjSCR6q8M/Mf35YM7UUrxU7MaOZOmWL3Bd07iPs1ChTAk1XUYWhcUVc1SF6CL5m+6
Msi9TFmJ8RQ4XbXAw32IIr0HFEtl6v16ecNNPMfTqJJjxpAYKSNQ3HdethUc4rQUqFzyGcOWn6CB
MDJPyn2SLiM31N5UPOmiRKt1SVbMPh6/wU05amgyJB8dgencfMPYPCuW/BY/DVRugosjhW23NmuK
FS7SSX2l7D+KUoPOoaD3XrK+iFmR4xVHmzx8tj48F9dvmJcGLb6grrdUVwyeMcrB8TlztFGg7gIb
j1TeB/on9p3JnUYiMZf0i12rU2BeNOIPriHe/tT78+hJuFr4rrbQ4im5g6uxN0hH3arVd4na9zcb
Nhiy01MkYG/zXiuvNj648gTAubf6FZLcfP/3s3KUvWgVI0i5CkdTriNDSX8g1htqGNMP+5hz6q5h
nT1jKmSKStoHX5Ltp0kbeXXRPgreAVvDufnmHyFrcAGbcMTipaB+BIlLzl1eHuNjX/CBima/UdwL
F4QFYpRPSwG3cpvj0HoBD425PHw4Br9jxZhstGxuzvORYeQf/rbZS4YPRSZMB5QwPSenpi/6ol0e
NutaYj7sKvxdwRGHdq5K+v2PCILZnIIhEGrcAGkcLvtZTQHrcFn4bHH5R3nhssQ3YSs3end6WSMX
l0HnJf6M/bCph4y8N44s8oR2a0aYrgjd3i3+LJ2+PHW9v0A9YVetJZXPyA6d0u2hHQNxuM1fEcj8
AZ/tVyZcT5yi9UzsGw6/sErKXz8zr+WPqK2IAJeavo285aZ9CuvVSVphrzCSJSTPBHoHR6EOnMwr
O9Pqglw5rxqa6wmPnpXBZvKxTURykKBpHZoUn1Ki1Yu3R1ZHlsIu5bSMUInqYbeh/hF33VG56xjG
yP0WIjhE6y0cfDfOEPtzZpm9fRlVME/xnvc1SEz0Xw+P8WSSj1FMLTaY8uX7ok9b5k7Hx9s9xhm2
LdfpPWUEWNG8K2HuXwy8E+D0R4z8REi1YZDXPbMXv0RISgHjFHEfeSHkOYeKtZNbKCCcYT/4/OeG
l5i50loPz1Xgd0EXriQTR3cUedG3TzEndPJpEw01BgnCz4J7IZEv52e9Au4QwxtdbVem+R4Qj0Qb
bCY2V3IVtpeUaxgwSV4nftImDNS64vnR5aVQeEjmU+VXXY75gsYjpZmdvBvzIYxL+iQtmDZpQHO5
NBU/Ul5yedlxLqT/JW/2j5tmw6hJRfbhlXffFYtXnrbdKz0Qfx4jkj3Joc9yaudEQauWV+/tytoU
atYKypw60jA2Vu+jNVSgCZ1Y4dK84cVIR8RKtS7VNyldO0PxtWqnhFH7JWFSGNhn/r7khMm+nf+F
wtpmmkunqGutcLzy395k1I5Fcf39gpnXc/0WK4NYPze66HulPaJXiTZ6VJnLhiwVdSm8O+pzDlKE
eewVWVRFy9S8balVlLSR1im0EAMoNSmfRIv4F14IOLGgERrq5ix9XVbPGohQ8CGqI5OLdTUx5WxC
qKZRcQv9PEqPvs2V2mBvjnAxcCV99Q7o3/CIdRzakJ95HPvBUgnd5X8+IFFHdzY5Il87yqp8TQwm
V2XoH6/Ee2HKive9ilZVEtadgdjuUdjffDp03BOselW05T1NfIHi13TOVmzB8YyvjYggkUWAtSAT
OSQ+AHPWMTtlxg9OKQWvG1TVgNh41nUkEmwf9JP4fvbPmSmhj0OfMArHMNBB+Oe2+J5VqqqYo4Tx
Nv8bRHtcwpZxMCLaXXGvSaeh3eUf4SOw9kNiBgUJBJ3EQoK6uruWP4+hqVh/CQxhYNFdMT5x4chP
E0q/OHaMe27PMkYkFSHp1IVVMbqb1FqfLYQnIRx3iWd5ROvSsErFBRe5DDrhvkPQhknHUFus/rDv
jduIpV9ZNKk3ix5uFdQ60KNvx89/AO248+WbPNq7YWHmjSZbwzDseS9L2wHy/ox0IJIy1FqwxXxy
JS4dhygPuSiiDmGpp5aVEtklzvGafNnXp8LL7UQy/QjrPP1dZx5EjFAV0DIZVN30gGqoI4rbrmn+
N7unBhUUFIzVzypMV92mWgFC999C/sW1f4mrLs4TUudoxwWfAb3NDBeYmt45WnvpkX+fLEZhISOU
rESRwB1JFf9T0WyDkDhwB/iS6q+0sItHsUcLpFCIYr6pFycEOgPa3+BSFUfs5kvjoXYEv4YHgmxg
x4v7/FyEkEUUkFKF3FNg0ideRL/sqxehYy8EefwsL4r+B3zG/2AJ9Z145LsdVzAM3dYdsvIAxuYl
4cAkkgVWHAA2dsHNM/mptmeeji3sSAD06b8F3VrDkqT1kG8GSUZsztOCGJV2BTEowSIpJ392T4cx
XhXoxu95yXQQPGNJ+bibNhJvk24ja43rZ7NSlz95Z91MnZ+s7LvLCjKv3H+Kk3D/we98VKzEiAnk
QCs9focoC3RvpHmZb6fEVHIzgRGEB41zWb/CDRkW48NZwNwpRr4CDh1Dm9qJ6yH9jnFrtEh9Mb5W
1X/SjqrUUXHoosevQYuTpDHgvqrJL148/j8zgA41JNlSLG1P4tvkJFRK1IkkS2ucCjgMMfczm2jH
hpY1o8MKlfyAosajr1V8KBH4i1PEzE1iM+qiDDMpA8krML0UDSQz0VKS9wGlY64RVVN5d9rqSww5
W2educyAY1kqgkooClhQNT6TcxafSSp6u8LuT78cGjTPaxid1GUvxK3Qv2CGJT7xMX/NnY2ynqoW
xJNHKtSA/ml6wProX/EJNG5QkUSH/JtBT+64icdHyQV78/PcWI9+gVkmdLVIpNUW3s5fS+yUCrz/
2Qm8qmW2zFRLPvWeYUm2wKIiYocwxE+KEAXdQcB+4gpH0yhvcbVx3zibnMic01/UP1dyXySXJd3n
bLx7k481Q5btm6o0K7LSoQ0AkWzIdGnyvx1ZuihxLBaJoE/VeXhWg5yFE9dIz3T5xE1HTQ3NRIn6
X5CxlibSHTOPkA0asDph7oDvgmzGeDWMQde4ogYRXhig/s29YwoouFFP70B3SAxxKBcIFtmQNga9
2sgnRvsB2+WSCPYkkL3938HcydY7AdERhtyX9SP5goVe6B4ntyM3l9SA5PVX/m2CodRmfuk5bBGd
U6/X90HCdNTY1JsCOmUcZOAp7vC+8z1k+JdlSHdK2Hu6/krfzPaZWVmekNBxaA9xtfiftdyXeRuA
TRzHdcbQBK0bbKD1R2Q+Djma5z8ATI0XPH8PCV4/C4enSYQT+l3B9+1jn0TzH1lxCV4uJ9TROykr
DtKf75ZZjH5szXt/xdSzEpzEambClxvowAjt0WQnxQOzIBrsRKxMqVSL304VNr2umYoSphaykvZe
Bntipuljd0l2Q4nlnOEZwn+IEaMv5wjcDnB6Q4ZcUy9gva/cN2d86jlNkYrMP7p48QMsJD5Y7XiN
HXz0dsz43/KwLN7pe52uGYT2+dRhQDv5yWSfGr5/RR0O1/EDd0dG+JKQ6oaIvN2e+v9uJc+/6pS9
OaKawKFTImh701RRcQwZblu+KMuLS5klgGj/4klZmJtdVHKymr047KnvJuUlzgKHM73DfyqcumGv
VjxobKQU/jPcatmlJc6aKc+eU3vrSsMJoZl9V6Q/x3Lew54sHwM4Riu19gtoyXuG8Nrzgiph6NnD
/jtlpMCoBFjl8Tl4Yt/oGpARw86zlczE3HzwMCVRLH5TRILX1kfgdOjDUKmpJWexF4DIdXkRrIrU
Q/J5HKY/fYuFSB0PriKEzeUjM9apEPVFiD1dG8yYMgZOIcvqXgDP+OMAaKNr8Dqlfr3W/Pm0qs4y
ECra3t4+iNVIU6wlFLA1JnIXKrsoFLM02DGfuj5FC0l/w1UfUUzLMyNOda3tja0dCZf+2zu8q/hN
dxoIdPfM2IC8bG1u4BoZVl2oxlyy28Z1NxsG6w1Do4YmOh/SDXuZb+TkaDeo3rArEq++xSmQ5qni
ptSzWyyNzM6+bZK0xur5akXMDqyhAzAIXsI9R8spROg1uCmKvregR/j9MnW76iNlPVZhS+6tTxU0
ubK9UH5G3Yg9fxrdLXUNj5P9DAZ8WCwYF81USXdnl17n2S7rNur2EYUOLvBKH+QlNOBo+7TGm5+w
lm1i7bbcQarFPxOhLNLhSres43wVZ2Efh1FrLCHwKGDN+qBWBsjC0wCZq7AI+n2GsFZ7aPD86H6S
JIhr0waoFsFvIYVpLyw9bVTpRQmz9gA5MnVKGHmA15qwqjVL8yikSx7uBHsDzM3UZN+LqvKIqU23
VWF+ArYJhFAECcVeIQEddUDlbzy9WNvUZyxs06Jkk7tSKbnQgNVstixGLLShAN0SHeR28HlTbT2Y
Pdbublmd9+4cShnh4LqeqYniWYfxufNH9V3bvi0LXtDmlGhGb7Gm4Jj9gAOc2NFXILbDNSV6nd5P
U2p6ZGJqLiIWvCPPG5VLAnQhd+yJQpbk/wNWyJUGIBNJVD4Y2mTYjlsbGIcsp259zubWh9xjdw8V
JvrQHSSvRn6N3eVAX6g4fhhT1rlqPaBC7WLSRm/VCWv3eY9rbtO0cZBLFPIKgv2q14cjBIoOdT/F
26l3YoEjf2Mcl79hXDuf+IBVykox4N9JlIteHnDSOwcZvyvzyB3MVA608TPd+i3R0z5/s7kbVgXE
H7Uo50Mdv390t5PfyMDj/tb9WDbjxnZ8gepvfd4JsWekigZoQU6bXtL+0nC5iR5V7xlJqXiY0f1Q
bZ4aGlmhQYToL4kSb34K6IFa+IVC4gqFtorEVNMSQPoKvPwfj276b8NdaPj+EJsdxMfU2nBKE1Tv
PoGrrJpWMVlfR2NiOhe/n04oncvk3lLSCbeB9BtNXvSy2EJI7x4WDAMWZJJkvzwllv20FWNrgcql
Tx8nbBReWlXXCDeRI2uX15px5mYBC22dTz985Xwr/9HsdfjR0TRqT056kXdKJ/tNVE4sJ3IP+vc6
ifc10WIQeSYFus8m2s8TX6r19pTbesIk6x6RT4sxmH9wsfWO+kOfYbaGJimyJq3AUxdJ4kLgjIqk
C1oiSSciT3EI5tgRDHKnpGmTAI/7fVgiwp7P9Q5BNwE8+5pCHkksOzX4Jf772OPJzzZSHmONIXyb
4noDsSV1Xb3qxBGhqpejYJorwuhDzbQTKsA8GEmUxI5HLGEQtHwHrOd1uzUaRMMwKMp58+d7bnZT
bioAiYnycDvk54qcHxkk+DPhAqu5VyRAfw3ImWeYIvH83S3H4ZslJ31SlbTtzVyQRW4r1+P9h7RE
7cd9OAVZaiiRoe5mlZZEH5XisZKPTeTBjTE8m7rRvgP9Lk8ywYN+PaA6AXFlDMkxBC5fuG3hChsN
52mK0NzmxzDceFRhnTEQPw6bQUR+LhJmAwwCuheQD7AIVhA6LBNfyZhXrPRQPjGchb6LVTJRlrHb
y+z+mRSjeU5VVDSxoCOe7yK0uW/mkTQya6+iWCAqUJM6lUZQ5rDufJbt5hq9+KI/dQJj64ZCE1rl
KjmikJfBYtYUdCnjdVjSZzgJOsMUjSzskAyF2pfjdfn5erGMfdGYm5BVeLY0fAhaPnSRmZgtjpW1
QUEaZbt6ZVU3gBO7RXJnUzMcoFagw+TtT0RdjNCkVVnZBnP6JFbj+/ajlqYbcqwu/BFdDb6a1zyJ
HMAJw6K0n58678j9T/XKvxbVHv01kEE8ijcGoJnTMoSTqfhtHaVMEUmGR4tRD0VrEaSH3Z5lvLE8
1yESpsU8hvEh7h8UHhQzk5onTWgqAF5i8NsouW46rAI+btJYeUpxcYzEXfPkaf+RTLdg6siByxDr
Kcrsj7nHV8CYweYvQZJylKthUa0lBMoXgbyaYVzSCP+VuODrw/wdNsISR+Uah3LjgEcx8E1lzYQz
r6xF2kg9srjGlOiIepyWRfNEcxiqtEcsGPnI55L7iPwLN94RZY6oDgG3LAwVc8+/t7sTSbdP5K65
AO9PJlttfGq4N6DlqdJKlHordchzeA5VPFjoHLe0olVmMfrG8/ibctvUnvET4zXJpoDdi46GWtpP
dqGCj3ZOz5I0iZ8Qw6ptdQmt8z3dKZY9E/1PZeyqmpFFrcohTabzyKNEKLWbS5X8LUk6nUMEzyyW
ZlTZX7B7VNqJ55sl/7g1+RWoAsHZYEtSQECpn3VQDVf7SWkJtGByQKu6uiF346aKNqtjdtxoLyvi
J99TqUvxokUCKDleshjA2HUkgm7v8tBPPCVAAEcgFrKKMQp5pPMV3L6MrJgGywozQVoTKZzsxujZ
IGbFi1Mus4B3dQA290BlHcyFUtwntSSV5rv+f+yTPyTIYa9BewsueI1TdbT7lKE8oYEp/2vf9tgB
8Vv0jBPTY+GsX8u1jAiJzGJGKfLtdL6AenjCMReRq9etWrxT058/dY6CrANyFuho4tWYwl93v3S7
QXfB4kqu1xLxIZyxBzp3TtK0BArvKzi8GaNL164pYDEbreXR4aPNG2GvBFTZH4LVvQmJW5L2qY0n
+pQ3rArewz3uFex13z69NE8Mvqe8kKZPABMkCGZMoeeiG4IrkwaX7X8jnjPRMGfLEk5FmuIzpDc5
jYs+Wktznklh0ZYRV5mxjAbw9MJvGh5aqJ/+wccAUe8u/7roRJYSmpjWkeWtKo2tmfb3utoWwfex
clE9mK/IUGHxx0RGxx5H8Dd12m6uoYitbJkZLqLB2GJfmMpKQxGlsspdxWG2eAC8ZdB3zTQPgUa5
O7iRLiLNhDIRMTBTkSRSsAj3vMzANod8qXD5cFpUfV526+DlAWSlGW+80mnMJ9jTNsWUe6nd6zR2
5PTJMYver/16RAs8zXQpGJHefo8xfky4su10kWkX6bLxpIRpm/2Oi2g4iYzLNs22cam3Ncs1OcM+
VVWU6l2HhenRTqITApI/vTNySAiEMs/VsDikOq06nSB4acyHY31sq1NMfYMz7wn85n7sSy2e1Enf
Hi527Z+i9FXKTuZqeXe9wr/sDw+NmiPrrmKM0EhDu97RHD4oL18pWjDfbxDsEQey+hhwN/7PZuFb
ME9DAuuseNlQhQMs9cxnXRiPdNES/VS3Ez/WaT6c/zFELcQv94oSZxbgq0DVfurJxbbVPQZSWIDZ
TAec7DxNy6HUbv+94XUr/UZo0olB1d+Q+TrwA/GaHX7rz69zW6LCO3pYxEqXyt5jtxQX+Nrm/p5a
nZA9h+M+j4TeCtUzEXV4qacO+/mMP3Yf2k4Sufq6sC9Qvry2BWD9hMnpKGYmZmYVq+TCfjV8Fc6f
H47N1hhiqo7Ll049lr4Va+mLxi/sI8lWbDD4B0Jj1n0sNsYh55mTXXvQpDoxPTxUmvOYT7MwcNVr
vdor6kD8m9aPToQDpaL3T4rRtIdCTeD9vkZg72rxUJKGdvdi+Mn9VagCBtZWuoHe5gbCES17+alG
zqdzl+HYJt82n1ELd5P0G+6JdSAeVa8cpFNS66be30iW7wZCQCIFmYhF/OnRCeIMHjq3iPuu0LvX
y7fLnK11m0AQGTsdMRilR9eAaS44f+wlUdI/cqbHzTyXs32GiXFw5iG0EmOPXNroOYe/DuJJPuBk
EaTLXvIRiEc9nR59MyZgo5/2Bp4Gft7XgVlIm253jiGjQfetnsxKjZ9HwGf/LIedKCnWImJPLafZ
Pq4bHGZegvDK/I6Vfps+AfsSFidJQ6wKxxarPlMyzrhwLNFKoCAgXuW6B1Hb4LTlpMRlhR3ZFWZ1
epFcIrFO/ylTMX34M3V6RFSjXs0KPqqp57p/vJb2IZU5RDUQPWFxReL9ebpQ1+gshuGUZvTT8GQi
+dGZYsK1qZ0TnTLoTfLwXcB89dwFM/X8SdrbYe5UYEVlKzPDrMzrf+mQUUelhUnDU02benLMe2zh
AFGaHXQu2B3FvPHy7FokU4KpRpABQoWRD1ItSgEbAudV3NlWeY1vgED5Nu2RLT/2kirTmuPtztMV
vhsObFAynxg6T8O4JoJCMLJeTeriPZFt6cwc3tULpHmrkA4iRKASF1B4BP0bq4489f6DKg9+g1zW
ENWYxAuPmM5YME+xQ4bN22+1Sx8zB6kviiUZ/RLNEqQcTR0SP6tFxyke6OLnJqHv0Re2Iccp8v44
a6TLOVZT2eLOItOAtpFWSPFYs/I5Tyb5XE1moPaH3YZ28PJjI8Uz2pAojWsFSrpQKR0iypGlr8T9
eT5pDrsRNBgmCDMDaHL/VjIDDZFS6L/jIJI9FkBpVQSrfrcQvh2ukvH1A5wbCC0y1GO26LsgtGB7
dCbQfmVlncue628CNNE4gMHgOqnE2QVq/dOXhCrLcVcODldIQrBczcO/z+kTwDsY86DHEUuaLh3M
OKgA/XB+7r4XyzotNFj8tvgZsRfC20HGK6B2eAlev0aEJjqq9sDNb0In2r0NdWmbfpArSCXvuaNk
TBfRGY7YfFiIwoXADuCHM1f0tEkInWoaxXNbawa+J3hSUm3gqXn7KW7ceCkcjrJjtzjfarsSFbHk
vuhsdDoa+dI4Wu5raGjrqAnyZWoODhqTKx8kCiZDryDuDVAAG8hglAqBmo/Qko9HaHX8tcnvhjmF
hRfRuLF9j+hGqjLlnXhwx5Df2jLMmikjV1RNgAhZRIN8QyyomsT+u2W46nVjbFH8rk05Hv4Eb0pf
hPmnGyFpgoHOmz9CzdLCFpJyr9NLQCyI1KOV7FjjFEZ97BeZMKdGjdHaL+vF9raNJb1EO3Ej/MEk
6Hi436tzGXU/D9d/i0i9x98Ekfb3Untd/53wYmbnWX2UkWcJ8BbjJAoaquo3wXJu6n50tQDiVvNH
BHdW8cyXQgtq+zBR9did3ct3UG/90hOGLYe4KcwFtKhs32Jbah5W2jHaT7A0cQoGxN0xO4gHBOh5
g5mIVAtlFX1jE3eKw97dpQ1shIhs0zkNpHp2Ty+jC6ETwoOc33LQ9XT3rf1A548QwonJH93YJg/Y
aLx7KzjSonsHRg7qKhFnUJEPWBg8WRN7Jc4zVb3hSW3bC0MG4Lk/FBfCK1fI2OVk6eAaNA98nYdz
BwUoSuGdKNyyKBbAQS07HWg6CSli0YHsIsMzXiR8A4fxFHi2Ztd0J/rI1HkiCTyWOphgSj2S6owU
RFZIyQbi3INGXo+Ymh3Wc/bYwn3xRBsYdPOvWD1y5LdMvqaz4dcEFCVqOxRLiEzNrfogdoucl9aK
Ix6dbd4WMKD4zlpXecPFsnQhHMmmHVJNTxwpkM5dZUQERULNufWVYREf+A25vP5h7XeEKmDQylgD
3pWKnUy7FoOyIMV1MIGxwANppuXyC1Uc46ZmUlZCzC/UsnztJQ3QDaF1uQUVcgp+uXClw5MY+GOU
w35210bCAAVKgGHLiVE/w8fQtxJuWjr0gwYY90bFAMl2yef4hmzj2TSEJJhlb//Q2RepLzb+HeOQ
zzg2lAG8PCUWG8lKJUJ2oKvKeaICvauizg7z+EogzGMBkRjpsP9ZuzBmEnDOSz0X5BsibETYg5co
ZoaeILyX7Zz8WYUCM1bpN72yk/X/r/387cyYijA7Pq/cyg5i2YMNM+MjdxWKivGRRbLCKSA7O0bh
W21S+ZlWWSFX38YS4FUptA1oCIEwPUs05v53+2FRBwKf8uwh8p1t+Ysuy7OJlKPBR2mj0dM3J7WP
7+D9LW23Zv/CBiC12e/2zQOcMI4N7tUvy0i/+oAeeUarWzpMpNUM2MBUpcdWfuAYX4nQ1kvUXX14
uR6PCKxyFgWerRFbzYkWtxSKXkUANV1mWRqYwfinbYgVRWRLC7bWcnPLjUeB7FrOuttVZVYnfNoH
VEo9K7DwKX60cqr8I4FVWsyDuRi1bk10pVw5bhE4xDKxe3qqk9JGsc9scC4M3gSUasdW0PYdabjI
r6JdqBg1/Yvpws6l+Kem8gaxHLwnBRnX7GKuFciWE+jzII5H+iwzCqK629XCN5xrRRyyjKvqJBrZ
QZDCxsnKpvzQp/nR81/nvZqOx12DbWXeoGzKrA7GNk0B+uwFaZ1dzyCcyZj2CSNqZLuvE+sf7YUW
vcZdL5+V7AW4uhWIYyDu9ewb
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire ff_sdr_address_9_5;
wire n352_6;
wire n344_6;
wire n341_6;
wire n10_4;
wire n356_4;
wire n356_5;
wire n302_4;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_14;
wire n262_15;
wire n265_13;
wire n268_12;
wire n271_13;
wire n271_14;
wire n468_12;
wire n314_11;
wire n312_11;
wire n353_7;
wire n342_7;
wire n544_8;
wire ff_write_10;
wire n259_15;
wire n262_16;
wire n316_13;
wire n274_11;
wire ff_write_12;
wire n353_9;
wire n468_14;
wire n390_6;
wire n245_9;
wire n302_6;
wire n810_8;
wire n387_5;
wire n356_7;
wire n527_15;
wire n383_6;
wire n371_6;
wire n544_10;
wire n265_16;
wire n526_19;
wire n465_12;
wire n917_6;
wire n342_10;
wire ff_main_timer_14_16;
wire n346_9;
wire n348_9;
wire n354_9;
wire n463_9;
wire n383_8;
wire n529_11;
wire n471_13;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT2 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(n245_9) 
);
defparam n245_s3.INIT=4'h8;
  LUT2 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[2]),
    .I1(n10_4) 
);
defparam n581_s3.INIT=4'h8;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n523_s20 (
    .F(n523_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n302_4) 
);
defparam n523_s20.INIT=16'h6000;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=16'h7FFF;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13),
    .I2(ff_main_state[3]),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hE0FF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_11),
    .I1(ff_main_state[3]),
    .I2(n262_14),
    .I3(n262_15) 
);
defparam n262_s9.INIT=16'h335C;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n262_14),
    .I2(n265_16),
    .I3(n245_6) 
);
defparam n265_s8.INIT=16'hFFF2;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n810_5),
    .I3(n268_12) 
);
defparam n268_s7.INIT=16'hFFF2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n262_14),
    .I2(n271_14),
    .I3(ff_main_state[0]) 
);
defparam n271_s8.INIT=16'h5775;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_14),
    .I1(n468_12),
    .I2(n390_6),
    .I3(n544_5) 
);
defparam n468_s5.INIT=16'h0007;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_16),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_16),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_16),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_16),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_16),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_16),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n245_9) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_16),
    .I1(n523_24),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_7) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_24),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n302_s1 (
    .F(n302_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n302_s1.INIT=4'h4;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s2.INIT=8'h40;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n245_6),
    .I1(ff_row_address[5]),
    .I2(n544_10),
    .I3(n544_8) 
);
defparam n544_s3.INIT=16'h0007;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_15) 
);
defparam n259_s8.INIT=16'hC500;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[4]) 
);
defparam n259_s9.INIT=16'h3A00;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n259_s10.INIT=16'h0777;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[1]),
    .I3(n262_16) 
);
defparam n262_s10.INIT=16'h7800;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h7F80;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n262_14),
    .I2(n271_14),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h0320;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n371_6),
    .I2(n265_16) 
);
defparam n271_s9.INIT=8'h01;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_13) 
);
defparam n314_s5.INIT=8'h10;
  LUT2 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]) 
);
defparam n312_s5.INIT=4'h1;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer_12_9),
    .I3(n316_13) 
);
defparam n342_s2.INIT=16'h1000;
  LUT2 n544_s5 (
    .F(n544_8),
    .I0(n523_24),
    .I1(O_sdram_addr_d_5) 
);
defparam n544_s5.INIT=4'h4;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[1]) 
);
defparam ff_write_s5.INIT=16'h6FFB;
  LUT2 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[4]),
    .I1(ff_write_10) 
);
defparam n259_s11.INIT=4'h1;
  LUT4 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n262_s12.INIT=16'h0670;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n245_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_write_10) 
);
defparam n274_s6.INIT=16'hAABA;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_write_10) 
);
defparam ff_write_s6.INIT=16'hAABA;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_do_refresh),
    .I3(ff_write) 
);
defparam n468_s8.INIT=16'h7770;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n390_s2.INIT=16'h1000;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n245_s5.INIT=16'h0400;
  LUT4 n302_s2 (
    .F(n302_6),
    .I0(ff_main_timer_12_6),
    .I1(n810_8),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s2.INIT=16'h0400;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n544_s6 (
    .F(n544_10),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n544_s6.INIT=16'h4000;
  LUT3 n265_s11 (
    .F(n265_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[2]),
    .I2(n10_4) 
);
defparam n265_s11.INIT=8'h40;
  LUT4 n526_s11 (
    .F(n526_19),
    .I0(n544_5),
    .I1(ff_main_state[2]),
    .I2(n10_4),
    .I3(ff_sdr_ready) 
);
defparam n526_s11.INIT=16'hC0AA;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(ff_main_state[2]),
    .I1(n10_4),
    .I2(ff_sdr_ready),
    .I3(n390_3) 
);
defparam n465_s6.INIT=16'h007F;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n342_s4 (
    .F(n342_10),
    .I0(n342_7),
    .I1(ff_main_timer_12_6),
    .I2(n371_6),
    .I3(ff_main_timer[13]) 
);
defparam n342_s4.INIT=16'h0708;
  LUT2 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_16),
    .I0(n371_6),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_14_s6.INIT=4'hE;
  LUT4 n346_s3 (
    .F(n346_9),
    .I0(ff_main_timer_12_6),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s3.INIT=16'h0708;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_6),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_6),
    .I2(n371_6),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n529_s6.INIT=16'h2000;
  LUT4 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_4) 
);
defparam n471_s7.INIT=16'h2000;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_6),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_19),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_10),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n346_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:5] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n131_5;
wire n135_5;
wire n304_3;
wire n312_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n172_5;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n111_91;
wire ff_send_data_23_10;
wire ff_sending_8;
wire n111_92;
wire ff_send_data_23_11;
wire n119_89;
wire n102_96;
wire n105_92;
wire ff_state_5_10;
wire n172_7;
wire n103_93;
wire n108_84;
wire n132_10;
wire n119_91;
wire n132_12;
wire n138_8;
wire n133_8;
wire n128_9;
wire n320_8;
wire n305_9;
wire n310_9;
wire n311_9;
wire n313_9;
wire n314_9;
wire n315_9;
wire n316_9;
wire n317_9;
wire n302_9;
wire n303_9;
wire n306_9;
wire n307_9;
wire n308_9;
wire n309_9;
wire n318_9;
wire n319_9;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:5] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_10),
    .I1(n132_6),
    .I2(ff_count[3]),
    .I3(n135_6) 
);
defparam n135_s2.INIT=16'h0770;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_7) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_7) 
);
defparam n312_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n132_10),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n132_10),
    .I1(n119_91),
    .I2(ff_count[2]),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n132_10),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n122_s80.INIT=16'hB00B;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n131_6),
    .I1(ff_send_data_23_9),
    .I2(n172_7) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_10),
    .I1(ff_sending_7),
    .I2(n172_7) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n103_93),
    .I1(n172_5),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_count_12_s5.INIT=16'hC5FF;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_10),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT2 n172_s2 (
    .F(n172_5),
    .I0(w_sending),
    .I1(ff_wr) 
);
defparam n172_s2.INIT=4'h4;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT2 n132_s3 (
    .F(n132_6),
    .I0(n172_4),
    .I1(n119_91) 
);
defparam n132_s3.INIT=4'h1;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 n111_s82 (
    .F(n111_90),
    .I0(ff_count[3]),
    .I1(n135_6),
    .I2(n111_92) 
);
defparam n111_s82.INIT=8'h40;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(n111_92),
    .I2(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=8'h80;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 n111_s84 (
    .F(n111_92),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s84.INIT=16'h0001;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h0100;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT3 n172_s3 (
    .F(n172_7),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr) 
);
defparam n172_s3.INIT=8'h20;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_count[3]),
    .I1(n135_6),
    .I2(n111_92),
    .I3(n131_6) 
);
defparam n132_s6.INIT=16'h4000;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(n172_4),
    .I1(n119_91),
    .I2(n132_10),
    .I3(n132_8) 
);
defparam n132_s7.INIT=16'h1F00;
  LUT3 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_4),
    .I2(n132_10) 
);
defparam n138_s4.INIT=8'h45;
  LUT4 n133_s4 (
    .F(n133_8),
    .I0(n172_4),
    .I1(n132_10),
    .I2(ff_count[5]),
    .I3(n133_6) 
);
defparam n133_s4.INIT=16'h0BB0;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(n172_4),
    .I1(n132_10),
    .I2(ff_count[10]),
    .I3(n128_7) 
);
defparam n128_s5.INIT=16'h0BB0;
  LUT4 n320_s2 (
    .F(n320_8),
    .I0(w_blue[5]),
    .I1(n172_4),
    .I2(w_sending),
    .I3(ff_wr) 
);
defparam n320_s2.INIT=16'h0800;
  LUT4 n305_s3 (
    .F(n305_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[19]) 
);
defparam n305_s3.INIT=16'hDF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hDF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hDF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hDF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hDF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hDF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hDF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hDF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hDF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hDF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hDF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hDF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hDF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hDF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hDF00;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hDF00;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_7),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_9),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_12),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_pulse0,
  w_pulse1,
  w_pulse2,
  w_bus_valid,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_pulse0;
input w_pulse1;
input w_pulse2;
input w_bus_valid;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:5] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n628_3;
wire n339_8;
wire n356_9;
wire n348_8;
wire n67_6;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire ff_counter_24_9;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n50_7;
wire n47_7;
wire n45_7;
wire n472_6;
wire n60_8;
wire n57_8;
wire n54_8;
wire n51_9;
wire n57_10;
wire n60_10;
wire n65_9;
wire n628_6;
wire n43_8;
wire n49_9;
wire ff_wr_10;
wire n42_9;
wire ff_counter_24_11;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n628_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT4 n628_s0 (
    .F(n628_3),
    .I0(w_pulse0),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(n628_6) 
);
defparam n628_s0.INIT=16'hFFFE;
  LUT3 n339_s3 (
    .F(n339_8),
    .I0(w_pulse0),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n339_s3.INIT=8'h10;
  LUT4 n356_s4 (
    .F(n356_9),
    .I0(w_pulse2),
    .I1(n628_6),
    .I2(w_pulse1),
    .I3(w_pulse0) 
);
defparam n356_s4.INIT=16'h00F4;
  LUT4 n348_s3 (
    .F(n348_8),
    .I0(w_pulse1),
    .I1(w_pulse2),
    .I2(n628_6),
    .I3(w_pulse0) 
);
defparam n348_s3.INIT=16'hFF10;
  LUT2 n67_s1 (
    .F(n67_6),
    .I0(n628_3),
    .I1(ff_counter[0]) 
);
defparam n67_s1.INIT=4'hB;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n628_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n628_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n628_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n628_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n628_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n628_3),
    .I1(n60_10),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_10),
    .I2(n628_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_10),
    .I2(n628_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n628_3),
    .I1(ff_counter[10]),
    .I2(n57_10) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_10),
    .I2(n628_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n55_7),
    .I1(n57_10),
    .I2(n628_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n628_3),
    .I1(n54_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n628_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_7),
    .I1(n52_7),
    .I2(n628_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_7),
    .I1(n51_9),
    .I2(n628_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_7),
    .I1(n50_7),
    .I2(n628_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n628_3),
    .I1(ff_counter[18]),
    .I2(n49_9) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_9),
    .I2(n628_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n628_3),
    .I1(ff_counter[20]),
    .I2(n47_7) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(ff_counter[20]),
    .I1(n47_7),
    .I2(n628_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hFBF4;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n45_7),
    .I1(n49_9),
    .I2(n628_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n628_3),
    .I1(ff_counter[23]),
    .I2(n472_4) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[22]),
    .I1(n54_7),
    .I2(n45_7),
    .I3(n472_6) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[23]),
    .I1(ff_counter[24]),
    .I2(ff_counter[25]),
    .I3(ff_on) 
);
defparam n472_s2.INIT=16'h0100;
  LUT2 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[23]),
    .I1(n472_4) 
);
defparam ff_counter_24_s4.INIT=4'h4;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(n57_8),
    .I1(n63_7),
    .I2(n60_8),
    .I3(n54_8) 
);
defparam n54_s2.INIT=16'h8000;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s2.INIT=16'h0001;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n54_7),
    .I3(n472_6) 
);
defparam n47_s2.INIT=16'h1000;
  LUT4 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam n45_s2.INIT=16'h0001;
  LUT2 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[17]),
    .I1(n50_7) 
);
defparam n472_s3.INIT=4'h4;
  LUT3 n60_s3 (
    .F(n60_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]) 
);
defparam n60_s3.INIT=8'h01;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]) 
);
defparam n54_s3.INIT=8'h01;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_10) 
);
defparam n57_s4.INIT=16'h0100;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n63_7),
    .I1(ff_counter[4]),
    .I2(ff_counter[5]),
    .I3(ff_counter[6]) 
);
defparam n60_s4.INIT=16'h0002;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n628_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT3 n628_s2 (
    .F(n628_6),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]) 
);
defparam n628_s2.INIT=8'h02;
  LUT4 n43_s2 (
    .F(n43_8),
    .I0(n628_3),
    .I1(ff_counter[24]),
    .I2(ff_counter[23]),
    .I3(n472_4) 
);
defparam n43_s2.INIT=16'hEBEE;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(n54_7),
    .I1(ff_counter[17]),
    .I2(n50_7) 
);
defparam n49_s3.INIT=8'h20;
  LUT4 ff_wr_s4 (
    .F(ff_wr_10),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n628_3),
    .I3(w_sending) 
);
defparam ff_wr_s4.INIT=16'hF8FF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(ff_counter_24_9),
    .I2(ff_counter[25]),
    .I3(n628_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_11),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(n628_3),
    .I3(ff_counter_24_9) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_8),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_10),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n348_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n356_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire w_bus_valid;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_pulse0;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [1:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:5] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_address(w_bus_address[1:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse0(w_pulse0),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_pulse0(w_pulse0),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_bus_valid(w_bus_valid),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
