# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     May 27 2022 01:00:19

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
			6.1.2::Path details for port: i_Switch_2
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
			6.4.2::Path details for port: i_Switch_2
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 101.19 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            30118       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3683         i_Clk:R                
i_Switch_2  i_Clk       3213         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       7836          i_Clk:R                
o_Segment1_B  i_Clk       7836          i_Clk:R                
o_Segment1_C  i_Clk       9014          i_Clk:R                
o_Segment1_D  i_Clk       8804          i_Clk:R                
o_Segment1_E  i_Clk       8439          i_Clk:R                
o_Segment1_F  i_Clk       7836          i_Clk:R                
o_Segment1_G  i_Clk       7836          i_Clk:R                
o_Segment2_A  i_Clk       7836          i_Clk:R                
o_Segment2_B  i_Clk       7836          i_Clk:R                
o_Segment2_C  i_Clk       7836          i_Clk:R                
o_Segment2_D  i_Clk       8677          i_Clk:R                
o_Segment2_E  i_Clk       8474          i_Clk:R                
o_Segment2_F  i_Clk       8474          i_Clk:R                
o_Segment2_G  i_Clk       8390          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -450        i_Clk:R                
i_Switch_2  i_Clk       -870        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       7367                  i_Clk:R                
o_Segment1_B  i_Clk       7367                  i_Clk:R                
o_Segment1_C  i_Clk       8602                  i_Clk:R                
o_Segment1_D  i_Clk       8391                  i_Clk:R                
o_Segment1_E  i_Clk       7991                  i_Clk:R                
o_Segment1_F  i_Clk       7367                  i_Clk:R                
o_Segment1_G  i_Clk       7367                  i_Clk:R                
o_Segment2_A  i_Clk       7367                  i_Clk:R                
o_Segment2_B  i_Clk       7367                  i_Clk:R                
o_Segment2_C  i_Clk       7367                  i_Clk:R                
o_Segment2_D  i_Clk       8251                  i_Clk:R                
o_Segment2_E  i_Clk       8062                  i_Clk:R                
o_Segment2_F  i_Clk       8062                  i_Clk:R                
o_Segment2_G  i_Clk       7928                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 101.19 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_24_LC_4_16_0/in3
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 30118p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        9069
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
r_Ticks_20_LC_4_15_4/carryin          LogicCell40_SEQ_MODE_1000      0             11029  30118  RISE       1
r_Ticks_20_LC_4_15_4/carryout         LogicCell40_SEQ_MODE_1000    126             11155  30118  RISE       2
r_Ticks_21_LC_4_15_5/carryin          LogicCell40_SEQ_MODE_1000      0             11155  30118  RISE       1
r_Ticks_21_LC_4_15_5/carryout         LogicCell40_SEQ_MODE_1000    126             11281  30118  RISE       2
r_Ticks_22_LC_4_15_6/carryin          LogicCell40_SEQ_MODE_1000      0             11281  30118  RISE       1
r_Ticks_22_LC_4_15_6/carryout         LogicCell40_SEQ_MODE_1000    126             11408  30118  RISE       2
r_Ticks_23_LC_4_15_7/carryin          LogicCell40_SEQ_MODE_1000      0             11408  30118  RISE       1
r_Ticks_23_LC_4_15_7/carryout         LogicCell40_SEQ_MODE_1000    126             11534  30118  RISE       1
IN_MUX_bfv_4_16_0_/carryinitin        ICE_CARRY_IN_MUX               0             11534  30118  RISE       1
IN_MUX_bfv_4_16_0_/carryinitout       ICE_CARRY_IN_MUX             196             11730  30118  RISE       1
I__495/I                              InMux                          0             11730  30118  RISE       1
I__495/O                              InMux                        259             11990  30118  RISE       1
r_Ticks_24_LC_4_16_0/in3              LogicCell40_SEQ_MODE_1000      0             11990  30118  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_24_LC_4_16_0/in3
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 30118p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        9069
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
r_Ticks_20_LC_4_15_4/carryin          LogicCell40_SEQ_MODE_1000      0             11029  30118  RISE       1
r_Ticks_20_LC_4_15_4/carryout         LogicCell40_SEQ_MODE_1000    126             11155  30118  RISE       2
r_Ticks_21_LC_4_15_5/carryin          LogicCell40_SEQ_MODE_1000      0             11155  30118  RISE       1
r_Ticks_21_LC_4_15_5/carryout         LogicCell40_SEQ_MODE_1000    126             11281  30118  RISE       2
r_Ticks_22_LC_4_15_6/carryin          LogicCell40_SEQ_MODE_1000      0             11281  30118  RISE       1
r_Ticks_22_LC_4_15_6/carryout         LogicCell40_SEQ_MODE_1000    126             11408  30118  RISE       2
r_Ticks_23_LC_4_15_7/carryin          LogicCell40_SEQ_MODE_1000      0             11408  30118  RISE       1
r_Ticks_23_LC_4_15_7/carryout         LogicCell40_SEQ_MODE_1000    126             11534  30118  RISE       1
IN_MUX_bfv_4_16_0_/carryinitin        ICE_CARRY_IN_MUX               0             11534  30118  RISE       1
IN_MUX_bfv_4_16_0_/carryinitout       ICE_CARRY_IN_MUX             196             11730  30118  RISE       1
I__495/I                              InMux                          0             11730  30118  RISE       1
I__495/O                              InMux                        259             11990  30118  RISE       1
r_Ticks_24_LC_4_16_0/in3              LogicCell40_SEQ_MODE_1000      0             11990  30118  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3683


Data Path Delay                5861
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3683

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                       two_digit_counter          0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__327/I                                         Odrv4                      0      1127               RISE  1       
I__327/O                                         Odrv4                      351    1478               RISE  1       
I__328/I                                         IoSpan4Mux                 0      1478               RISE  1       
I__328/O                                         IoSpan4Mux                 288    1765               RISE  1       
I__329/I                                         Span4Mux_h                 0      1765               RISE  1       
I__329/O                                         Span4Mux_h                 302    2067               RISE  1       
I__330/I                                         Span4Mux_v                 0      2067               RISE  1       
I__330/O                                         Span4Mux_v                 351    2418               RISE  1       
I__331/I                                         LocalMux                   0      2418               RISE  1       
I__331/O                                         LocalMux                   330    2747               RISE  1       
I__333/I                                         InMux                      0      2747               RISE  1       
I__333/O                                         InMux                      259    3007               RISE  1       
du1.r_State_RNIGILH2_LC_4_9_4/in0                LogicCell40_SEQ_MODE_0000  0      3007               RISE  1       
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000  449    3456               RISE  1       
I__335/I                                         Odrv4                      0      3456               RISE  1       
I__335/O                                         Odrv4                      351    3806               RISE  1       
I__336/I                                         Span4Mux_s3_h              0      3806               RISE  1       
I__336/O                                         Span4Mux_s3_h              231    4038               RISE  1       
I__337/I                                         LocalMux                   0      4038               RISE  1       
I__337/O                                         LocalMux                   330    4367               RISE  1       
I__338/I                                         IoInMux                    0      4367               RISE  1       
I__338/O                                         IoInMux                    259    4627               RISE  1       
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4627               RISE  1       
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5244               RISE  18      
I__554/I                                         gio2CtrlBuf                0      5244               RISE  1       
I__554/O                                         gio2CtrlBuf                0      5244               RISE  1       
I__555/I                                         GlobalMux                  0      5244               RISE  1       
I__555/O                                         GlobalMux                  154    5398               RISE  1       
I__556/I                                         SRMux                      0      5398               RISE  1       
I__556/O                                         SRMux                      463    5861               RISE  1       
du1.r_Count_8_LC_5_9_7/sr                        LogicCell40_SEQ_MODE_1000  0      5861               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__925/I                                            ClkMux                     0      2073               RISE  1       
I__925/O                                            ClkMux                     309    2381               RISE  1       
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.1.2::Path details for port: i_Switch_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_2
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3213


Data Path Delay                5391
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3213

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                                       two_digit_counter          0      0                  RISE  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
i_Switch_2_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
i_Switch_2_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_2_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__747/I                                         Odrv12                     0      1127               RISE  1       
I__747/O                                         Odrv12                     491    1618               RISE  1       
I__749/I                                         Span12Mux_v                0      1618               RISE  1       
I__749/O                                         Span12Mux_v                491    2109               RISE  1       
I__751/I                                         LocalMux                   0      2109               RISE  1       
I__751/O                                         LocalMux                   330    2439               RISE  1       
I__753/I                                         InMux                      0      2439               RISE  1       
I__753/O                                         InMux                      259    2698               RISE  1       
I__755/I                                         CascadeMux                 0      2698               RISE  1       
I__755/O                                         CascadeMux                 0      2698               RISE  1       
du2.r_State_RNI02RD3_LC_6_13_2/in2               LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000  379    3077               RISE  1       
I__759/I                                         Odrv12                     0      3077               RISE  1       
I__759/O                                         Odrv12                     491    3568               RISE  1       
I__760/I                                         LocalMux                   0      3568               RISE  1       
I__760/O                                         LocalMux                   330    3897               RISE  1       
I__761/I                                         IoInMux                    0      3897               RISE  1       
I__761/O                                         IoInMux                    259    4157               RISE  1       
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4157               RISE  1       
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    4774               RISE  18      
I__915/I                                         gio2CtrlBuf                0      4774               RISE  1       
I__915/O                                         gio2CtrlBuf                0      4774               RISE  1       
I__916/I                                         GlobalMux                  0      4774               RISE  1       
I__916/O                                         GlobalMux                  154    4928               RISE  1       
I__917/I                                         SRMux                      0      4928               RISE  1       
I__917/O                                         SRMux                      463    5391               RISE  1       
du2.r_Count_17_LC_8_14_0/sr                      LogicCell40_SEQ_MODE_1000  0      5391               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__942/I                                            ClkMux                     0      2073               RISE  1       
I__942/O                                            ClkMux                     309    2381               RISE  1       
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__924/I                                            ClkMux                     0      2073               RISE  1       
I__924/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__189/I                                  LocalMux                   0      2921               RISE  1       
I__189/O                                  LocalMux                   330    3251               RISE  1       
I__190/I                                  IoInMux                    0      3251               RISE  1       
I__190/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_A_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_A                              two_digit_counter          0      7836               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__924/I                                            ClkMux                     0      2073               RISE  1       
I__924/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_5_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__193/I                                  LocalMux                   0      2921               RISE  1       
I__193/O                                  LocalMux                   330    3251               RISE  1       
I__194/I                                  IoInMux                    0      3251               RISE  1       
I__194/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_B_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_B                              two_digit_counter          0      7836               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9014


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6093
---------------------------- ------
Clock To Out Delay             9014

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_4_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__311/I                                  Odrv12                     0      2921               FALL  1       
I__311/O                                  Odrv12                     540    3461               FALL  1       
I__312/I                                  Sp12to4                    0      3461               FALL  1       
I__312/O                                  Sp12to4                    449    3910               FALL  1       
I__313/I                                  Span4Mux_s2_v              0      3910               FALL  1       
I__313/O                                  Span4Mux_s2_v              252    4163               FALL  1       
I__314/I                                  LocalMux                   0      4163               FALL  1       
I__314/O                                  LocalMux                   309    4471               FALL  1       
I__315/I                                  IoInMux                    0      4471               FALL  1       
I__315/O                                  IoInMux                    217    4689               FALL  1       
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4689               FALL  1       
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6926               FALL  1       
o_Segment1_C_obuf_iopad/DIN               IO_PAD                     0      6926               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   9014               FALL  1       
o_Segment1_C                              two_digit_counter          0      9014               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8804


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5883
---------------------------- ------
Clock To Out Delay             8804

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_3_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__235/I                                  Odrv4                      0      2921               RISE  1       
I__235/O                                  Odrv4                      351    3272               RISE  1       
I__236/I                                  Span4Mux_h                 0      3272               RISE  1       
I__236/O                                  Span4Mux_h                 302    3574               RISE  1       
I__237/I                                  Span4Mux_s3_v              0      3574               RISE  1       
I__237/O                                  Span4Mux_s3_v              316    3889               RISE  1       
I__238/I                                  LocalMux                   0      3889               RISE  1       
I__238/O                                  LocalMux                   330    4219               RISE  1       
I__239/I                                  IoInMux                    0      4219               RISE  1       
I__239/O                                  IoInMux                    259    4478               RISE  1       
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4478               RISE  1       
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6716               FALL  1       
o_Segment1_D_obuf_iopad/DIN               IO_PAD                     0      6716               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8804               FALL  1       
o_Segment1_D                              two_digit_counter          0      8804               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_2_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__307/I                                  Odrv4                      0      2921               RISE  1       
I__307/O                                  Odrv4                      351    3272               RISE  1       
I__308/I                                  Span4Mux_s2_v              0      3272               RISE  1       
I__308/O                                  Span4Mux_s2_v              252    3525               RISE  1       
I__309/I                                  LocalMux                   0      3525               RISE  1       
I__309/O                                  LocalMux                   330    3854               RISE  1       
I__310/I                                  IoInMux                    0      3854               RISE  1       
I__310/O                                  IoInMux                    259    4114               RISE  1       
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
o_Segment1_E_obuf_iopad/DIN               IO_PAD                     0      6351               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8439               FALL  1       
o_Segment1_E                              two_digit_counter          0      8439               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_1_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__181/I                                  LocalMux                   0      2921               RISE  1       
I__181/O                                  LocalMux                   330    3251               RISE  1       
I__182/I                                  IoInMux                    0      3251               RISE  1       
I__182/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_F_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_F                              two_digit_counter          0      7836               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__183/I                                     LocalMux                   0      2921               RISE  1       
I__183/O                                     LocalMux                   330    3251               RISE  1       
I__184/I                                     IoInMux                    0      3251               RISE  1       
I__184/O                                     IoInMux                    259    3510               RISE  1       
o_Segment1_G_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_G_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_G_obuf_iopad/DIN                  IO_PAD                     0      5748               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   7836               FALL  1       
o_Segment1_G                                 two_digit_counter          0      7836               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__931/I                                            ClkMux                     0      2073               RISE  1       
I__931/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_6_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__179/I                                  LocalMux                   0      2921               RISE  1       
I__179/O                                  LocalMux                   330    3251               RISE  1       
I__180/I                                  IoInMux                    0      3251               RISE  1       
I__180/O                                  IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                              two_digit_counter          0      7836               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_5_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__233/I                                  LocalMux                   0      2921               RISE  1       
I__233/O                                  LocalMux                   330    3251               RISE  1       
I__234/I                                  IoInMux                    0      3251               RISE  1       
I__234/O                                  IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                              two_digit_counter          0      7836               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_4_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__342/I                                  LocalMux                   0      2921               RISE  1       
I__342/O                                  LocalMux                   330    3251               RISE  1       
I__343/I                                  IoInMux                    0      3251               RISE  1       
I__343/O                                  IoInMux                    259    3510               RISE  1       
o_Segment2_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_C_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment2_C                              two_digit_counter          0      7836               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8677


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             8677

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_3_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__228/I                                  Odrv4                      0      2921               RISE  1       
I__228/O                                  Odrv4                      351    3272               RISE  1       
I__229/I                                  Span4Mux_s0_v              0      3272               RISE  1       
I__229/O                                  Span4Mux_s0_v              203    3475               RISE  1       
I__230/I                                  IoSpan4Mux                 0      3475               RISE  1       
I__230/O                                  IoSpan4Mux                 288    3763               RISE  1       
I__231/I                                  LocalMux                   0      3763               RISE  1       
I__231/O                                  LocalMux                   330    4093               RISE  1       
I__232/I                                  IoInMux                    0      4093               RISE  1       
I__232/O                                  IoInMux                    259    4352               RISE  1       
o_Segment2_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4352               RISE  1       
o_Segment2_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6589               FALL  1       
o_Segment2_D_obuf_iopad/DIN               IO_PAD                     0      6589               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8677               FALL  1       
o_Segment2_D                              two_digit_counter          0      8677               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_2_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__415/I                                  Odrv4                      0      2921               RISE  1       
I__415/O                                  Odrv4                      351    3272               RISE  1       
I__416/I                                  IoSpan4Mux                 0      3272               RISE  1       
I__416/O                                  IoSpan4Mux                 288    3560               RISE  1       
I__417/I                                  LocalMux                   0      3560               RISE  1       
I__417/O                                  LocalMux                   330    3889               RISE  1       
I__418/I                                  IoInMux                    0      3889               RISE  1       
I__418/O                                  IoInMux                    259    4149               RISE  1       
o_Segment2_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_E_obuf_iopad/DIN               IO_PAD                     0      6386               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8474               FALL  1       
o_Segment2_E                              two_digit_counter          0      8474               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__185/I                                  Odrv4                      0      2921               RISE  1       
I__185/O                                  Odrv4                      351    3272               RISE  1       
I__186/I                                  IoSpan4Mux                 0      3272               RISE  1       
I__186/O                                  IoSpan4Mux                 288    3560               RISE  1       
I__187/I                                  LocalMux                   0      3560               RISE  1       
I__187/O                                  LocalMux                   330    3889               RISE  1       
I__188/I                                  IoInMux                    0      3889               RISE  1       
I__188/O                                  IoInMux                    259    4149               RISE  1       
o_Segment2_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_F_obuf_iopad/DIN               IO_PAD                     0      6386               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8474               FALL  1       
o_Segment2_F                              two_digit_counter          0      8474               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_0_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__224/I                                  Odrv4                      0      2921               RISE  1       
I__224/O                                  Odrv4                      351    3272               RISE  1       
I__225/I                                  Span4Mux_s0_v              0      3272               RISE  1       
I__225/O                                  Span4Mux_s0_v              203    3475               RISE  1       
I__226/I                                  LocalMux                   0      3475               RISE  1       
I__226/O                                  LocalMux                   330    3805               RISE  1       
I__227/I                                  IoInMux                    0      3805               RISE  1       
I__227/O                                  IoInMux                    259    4065               RISE  1       
o_Segment2_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_G_obuf_iopad/DIN               IO_PAD                     0      6302               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8390               FALL  1       
o_Segment2_G                              two_digit_counter          0      8390               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -450


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2831
---------------------------- ------
Hold Time                      -450

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           two_digit_counter          0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__327/I                             Odrv4                      0      923                FALL  1       
I__327/O                             Odrv4                      372    1295               FALL  1       
I__328/I                             IoSpan4Mux                 0      1295               FALL  1       
I__328/O                             IoSpan4Mux                 323    1617               FALL  1       
I__329/I                             Span4Mux_h                 0      1617               FALL  1       
I__329/O                             Span4Mux_h                 316    1933               FALL  1       
I__330/I                             Span4Mux_v                 0      1933               FALL  1       
I__330/O                             Span4Mux_v                 372    2305               FALL  1       
I__331/I                             LocalMux                   0      2305               FALL  1       
I__331/O                             LocalMux                   309    2613               FALL  1       
I__332/I                             InMux                      0      2613               FALL  1       
I__332/O                             InMux                      217    2831               FALL  1       
I__334/I                             CascadeMux                 0      2831               FALL  1       
I__334/O                             CascadeMux                 0      2831               FALL  1       
du1.r_State_LC_4_9_6/in2             LogicCell40_SEQ_MODE_1000  0      2831               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__923/I                                            ClkMux                     0      2073               RISE  1       
I__923/O                                            ClkMux                     309    2381               RISE  1       
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.2::Path details for port: i_Switch_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_2
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -870


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3251
---------------------------- ------
Hold Time                      -870

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                           two_digit_counter          0      0                  FALL  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__746/I                             Odrv4                      0      923                FALL  1       
I__746/O                             Odrv4                      372    1295               FALL  1       
I__748/I                             Span4Mux_v                 0      1295               FALL  1       
I__748/O                             Span4Mux_v                 372    1666               FALL  1       
I__750/I                             Span4Mux_v                 0      1666               FALL  1       
I__750/O                             Span4Mux_v                 372    2038               FALL  1       
I__752/I                             Span4Mux_h                 0      2038               FALL  1       
I__752/O                             Span4Mux_h                 316    2354               FALL  1       
I__754/I                             Span4Mux_v                 0      2354               FALL  1       
I__754/O                             Span4Mux_v                 372    2725               FALL  1       
I__756/I                             LocalMux                   0      2725               FALL  1       
I__756/O                             LocalMux                   309    3034               FALL  1       
I__757/I                             InMux                      0      3034               FALL  1       
I__757/O                             InMux                      217    3251               FALL  1       
du2.r_State_LC_7_12_3/in1            LogicCell40_SEQ_MODE_1000  0      3251               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__937/I                                            ClkMux                     0      2073               RISE  1       
I__937/O                                            ClkMux                     309    2381               RISE  1       
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__924/I                                            ClkMux                     0      2073               RISE  1       
I__924/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__189/I                                  LocalMux                   0      2921               FALL  1       
I__189/O                                  LocalMux                   309    3230               FALL  1       
I__190/I                                  IoInMux                    0      3230               FALL  1       
I__190/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_A_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_A                              two_digit_counter          0      7367               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__924/I                                            ClkMux                     0      2073               RISE  1       
I__924/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_5_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__193/I                                  LocalMux                   0      2921               FALL  1       
I__193/O                                  LocalMux                   309    3230               FALL  1       
I__194/I                                  IoInMux                    0      3230               FALL  1       
I__194/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_B_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_B                              two_digit_counter          0      7367               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8602


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5681
---------------------------- ------
Clock To Out Delay             8602

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_4_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__311/I                                  Odrv12                     0      2921               RISE  1       
I__311/O                                  Odrv12                     491    3412               RISE  1       
I__312/I                                  Sp12to4                    0      3412               RISE  1       
I__312/O                                  Sp12to4                    428    3840               RISE  1       
I__313/I                                  Span4Mux_s2_v              0      3840               RISE  1       
I__313/O                                  Span4Mux_s2_v              252    4093               RISE  1       
I__314/I                                  LocalMux                   0      4093               RISE  1       
I__314/O                                  LocalMux                   330    4422               RISE  1       
I__315/I                                  IoInMux                    0      4422               RISE  1       
I__315/O                                  IoInMux                    259    4682               RISE  1       
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4682               RISE  1       
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6688               RISE  1       
o_Segment1_C_obuf_iopad/DIN               IO_PAD                     0      6688               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   8602               RISE  1       
o_Segment1_C                              two_digit_counter          0      8602               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8391


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5470
---------------------------- ------
Clock To Out Delay             8391

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_3_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__235/I                                  Odrv4                      0      2921               FALL  1       
I__235/O                                  Odrv4                      372    3293               FALL  1       
I__236/I                                  Span4Mux_h                 0      3293               FALL  1       
I__236/O                                  Span4Mux_h                 316    3609               FALL  1       
I__237/I                                  Span4Mux_s3_v              0      3609               FALL  1       
I__237/O                                  Span4Mux_s3_v              337    3945               FALL  1       
I__238/I                                  LocalMux                   0      3945               FALL  1       
I__238/O                                  LocalMux                   309    4254               FALL  1       
I__239/I                                  IoInMux                    0      4254               FALL  1       
I__239/O                                  IoInMux                    217    4471               FALL  1       
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4471               FALL  1       
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6477               RISE  1       
o_Segment1_D_obuf_iopad/DIN               IO_PAD                     0      6477               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   8391               RISE  1       
o_Segment1_D                              two_digit_counter          0      8391               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_2_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__307/I                                  Odrv4                      0      2921               FALL  1       
I__307/O                                  Odrv4                      372    3293               FALL  1       
I__308/I                                  Span4Mux_s2_v              0      3293               FALL  1       
I__308/O                                  Span4Mux_s2_v              252    3546               FALL  1       
I__309/I                                  LocalMux                   0      3546               FALL  1       
I__309/O                                  LocalMux                   309    3854               FALL  1       
I__310/I                                  IoInMux                    0      3854               FALL  1       
I__310/O                                  IoInMux                    217    4072               FALL  1       
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
o_Segment1_E_obuf_iopad/DIN               IO_PAD                     0      6077               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7991               RISE  1       
o_Segment1_E                              two_digit_counter          0      7991               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_i_1_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__181/I                                  LocalMux                   0      2921               FALL  1       
I__181/O                                  LocalMux                   309    3230               FALL  1       
I__182/I                                  IoInMux                    0      3230               FALL  1       
I__182/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_F_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_F                              two_digit_counter          0      7367               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__183/I                                     LocalMux                   0      2921               FALL  1       
I__183/O                                     LocalMux                   309    3230               FALL  1       
I__184/I                                     IoInMux                    0      3230               FALL  1       
I__184/O                                     IoInMux                    217    3447               FALL  1       
o_Segment1_G_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_G_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_G_obuf_iopad/DIN                  IO_PAD                     0      5453               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out       IO_PAD                     1914   7367               RISE  1       
o_Segment1_G                                 two_digit_counter          0      7367               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__931/I                                            ClkMux                     0      2073               RISE  1       
I__931/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_6_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__179/I                                  LocalMux                   0      2921               FALL  1       
I__179/O                                  LocalMux                   309    3230               FALL  1       
I__180/I                                  IoInMux                    0      3230               FALL  1       
I__180/O                                  IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                              two_digit_counter          0      7367               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_5_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__233/I                                  LocalMux                   0      2921               FALL  1       
I__233/O                                  LocalMux                   309    3230               FALL  1       
I__234/I                                  IoInMux                    0      3230               FALL  1       
I__234/O                                  IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                              two_digit_counter          0      7367               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_4_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__342/I                                  LocalMux                   0      2921               FALL  1       
I__342/O                                  LocalMux                   309    3230               FALL  1       
I__343/I                                  IoInMux                    0      3230               FALL  1       
I__343/O                                  IoInMux                    217    3447               FALL  1       
o_Segment2_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_C_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment2_C                              two_digit_counter          0      7367               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8251


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5330
---------------------------- ------
Clock To Out Delay             8251

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_3_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__228/I                                  Odrv4                      0      2921               FALL  1       
I__228/O                                  Odrv4                      372    3293               FALL  1       
I__229/I                                  Span4Mux_s0_v              0      3293               FALL  1       
I__229/O                                  Span4Mux_s0_v              189    3482               FALL  1       
I__230/I                                  IoSpan4Mux                 0      3482               FALL  1       
I__230/O                                  IoSpan4Mux                 323    3805               FALL  1       
I__231/I                                  LocalMux                   0      3805               FALL  1       
I__231/O                                  LocalMux                   309    4114               FALL  1       
I__232/I                                  IoInMux                    0      4114               FALL  1       
I__232/O                                  IoInMux                    217    4331               FALL  1       
o_Segment2_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4331               FALL  1       
o_Segment2_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6337               RISE  1       
o_Segment2_D_obuf_iopad/DIN               IO_PAD                     0      6337               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   8251               RISE  1       
o_Segment2_D                              two_digit_counter          0      8251               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_2_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__415/I                                  Odrv4                      0      2921               FALL  1       
I__415/O                                  Odrv4                      372    3293               FALL  1       
I__416/I                                  IoSpan4Mux                 0      3293               FALL  1       
I__416/O                                  IoSpan4Mux                 323    3616               FALL  1       
I__417/I                                  LocalMux                   0      3616               FALL  1       
I__417/O                                  LocalMux                   309    3924               FALL  1       
I__418/I                                  IoInMux                    0      3924               FALL  1       
I__418/O                                  IoInMux                    217    4142               FALL  1       
o_Segment2_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_E_obuf_iopad/DIN               IO_PAD                     0      6148               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   8062               RISE  1       
o_Segment2_E                              two_digit_counter          0      8062               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__185/I                                  Odrv4                      0      2921               FALL  1       
I__185/O                                  Odrv4                      372    3293               FALL  1       
I__186/I                                  IoSpan4Mux                 0      3293               FALL  1       
I__186/O                                  IoSpan4Mux                 323    3616               FALL  1       
I__187/I                                  LocalMux                   0      3616               FALL  1       
I__187/O                                  LocalMux                   309    3924               FALL  1       
I__188/I                                  IoInMux                    0      3924               FALL  1       
I__188/O                                  IoInMux                    217    4142               FALL  1       
o_Segment2_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_F_obuf_iopad/DIN               IO_PAD                     0      6148               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   8062               RISE  1       
o_Segment2_F                              two_digit_counter          0      8062               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               two_digit_counter          0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__921/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__921/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__922/I                                            GlobalMux                  0      1918               RISE  1       
I__922/O                                            GlobalMux                  154    2073               RISE  1       
I__934/I                                            ClkMux                     0      2073               RISE  1       
I__934/O                                            ClkMux                     309    2381               RISE  1       
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder2.r_Hex_Value_i_0_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__224/I                                  Odrv4                      0      2921               FALL  1       
I__224/O                                  Odrv4                      372    3293               FALL  1       
I__225/I                                  Span4Mux_s0_v              0      3293               FALL  1       
I__225/O                                  Span4Mux_s0_v              189    3482               FALL  1       
I__226/I                                  LocalMux                   0      3482               FALL  1       
I__226/O                                  LocalMux                   309    3791               FALL  1       
I__227/I                                  IoInMux                    0      3791               FALL  1       
I__227/O                                  IoInMux                    217    4008               FALL  1       
o_Segment2_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_G_obuf_iopad/DIN               IO_PAD                     0      6014               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7928               RISE  1       
o_Segment2_G                              two_digit_counter          0      7928               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_24_LC_4_16_0/in3
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 30118p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        9069
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
r_Ticks_20_LC_4_15_4/carryin          LogicCell40_SEQ_MODE_1000      0             11029  30118  RISE       1
r_Ticks_20_LC_4_15_4/carryout         LogicCell40_SEQ_MODE_1000    126             11155  30118  RISE       2
r_Ticks_21_LC_4_15_5/carryin          LogicCell40_SEQ_MODE_1000      0             11155  30118  RISE       1
r_Ticks_21_LC_4_15_5/carryout         LogicCell40_SEQ_MODE_1000    126             11281  30118  RISE       2
r_Ticks_22_LC_4_15_6/carryin          LogicCell40_SEQ_MODE_1000      0             11281  30118  RISE       1
r_Ticks_22_LC_4_15_6/carryout         LogicCell40_SEQ_MODE_1000    126             11408  30118  RISE       2
r_Ticks_23_LC_4_15_7/carryin          LogicCell40_SEQ_MODE_1000      0             11408  30118  RISE       1
r_Ticks_23_LC_4_15_7/carryout         LogicCell40_SEQ_MODE_1000    126             11534  30118  RISE       1
IN_MUX_bfv_4_16_0_/carryinitin        ICE_CARRY_IN_MUX               0             11534  30118  RISE       1
IN_MUX_bfv_4_16_0_/carryinitout       ICE_CARRY_IN_MUX             196             11730  30118  RISE       1
I__495/I                              InMux                          0             11730  30118  RISE       1
I__495/O                              InMux                        259             11990  30118  RISE       1
r_Ticks_24_LC_4_16_0/in3              LogicCell40_SEQ_MODE_1000      0             11990  30118  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_23_LC_4_15_7/in3
Capture Clock    : r_Ticks_23_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 30441p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8746
-------------------------------------   ----- 
End-of-path arrival time (ps)           11667
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
r_Ticks_20_LC_4_15_4/carryin          LogicCell40_SEQ_MODE_1000      0             11029  30118  RISE       1
r_Ticks_20_LC_4_15_4/carryout         LogicCell40_SEQ_MODE_1000    126             11155  30118  RISE       2
r_Ticks_21_LC_4_15_5/carryin          LogicCell40_SEQ_MODE_1000      0             11155  30118  RISE       1
r_Ticks_21_LC_4_15_5/carryout         LogicCell40_SEQ_MODE_1000    126             11281  30118  RISE       2
r_Ticks_22_LC_4_15_6/carryin          LogicCell40_SEQ_MODE_1000      0             11281  30118  RISE       1
r_Ticks_22_LC_4_15_6/carryout         LogicCell40_SEQ_MODE_1000    126             11408  30118  RISE       2
I__496/I                              InMux                          0             11408  30441  RISE       1
I__496/O                              InMux                        259             11667  30441  RISE       1
r_Ticks_23_LC_4_15_7/in3              LogicCell40_SEQ_MODE_1000      0             11667  30441  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_22_LC_4_15_6/in3
Capture Clock    : r_Ticks_22_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 30567p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
r_Ticks_20_LC_4_15_4/carryin          LogicCell40_SEQ_MODE_1000      0             11029  30118  RISE       1
r_Ticks_20_LC_4_15_4/carryout         LogicCell40_SEQ_MODE_1000    126             11155  30118  RISE       2
r_Ticks_21_LC_4_15_5/carryin          LogicCell40_SEQ_MODE_1000      0             11155  30118  RISE       1
r_Ticks_21_LC_4_15_5/carryout         LogicCell40_SEQ_MODE_1000    126             11281  30118  RISE       2
I__497/I                              InMux                          0             11281  30567  RISE       1
I__497/O                              InMux                        259             11541  30567  RISE       1
r_Ticks_22_LC_4_15_6/in3              LogicCell40_SEQ_MODE_1000      0             11541  30567  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_21_LC_4_15_5/in3
Capture Clock    : r_Ticks_21_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 30693p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
r_Ticks_20_LC_4_15_4/carryin          LogicCell40_SEQ_MODE_1000      0             11029  30118  RISE       1
r_Ticks_20_LC_4_15_4/carryout         LogicCell40_SEQ_MODE_1000    126             11155  30118  RISE       2
I__498/I                              InMux                          0             11155  30693  RISE       1
I__498/O                              InMux                        259             11415  30693  RISE       1
r_Ticks_21_LC_4_15_5/in3              LogicCell40_SEQ_MODE_1000      0             11415  30693  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_20_LC_4_15_4/in3
Capture Clock    : r_Ticks_20_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 30820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
r_Ticks_19_LC_4_15_3/carryin          LogicCell40_SEQ_MODE_1000      0             10903  30118  RISE       1
r_Ticks_19_LC_4_15_3/carryout         LogicCell40_SEQ_MODE_1000    126             11029  30118  RISE       2
I__499/I                              InMux                          0             11029  30819  RISE       1
I__499/O                              InMux                        259             11288  30819  RISE       1
r_Ticks_20_LC_4_15_4/in3              LogicCell40_SEQ_MODE_1000      0             11288  30819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_19_LC_4_15_3/in3
Capture Clock    : r_Ticks_19_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 30946p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8241
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
r_Ticks_18_LC_4_15_2/carryin          LogicCell40_SEQ_MODE_1000      0             10776  30118  RISE       1
r_Ticks_18_LC_4_15_2/carryout         LogicCell40_SEQ_MODE_1000    126             10903  30118  RISE       2
I__458/I                              InMux                          0             10903  30946  RISE       1
I__458/O                              InMux                        259             11162  30946  RISE       1
r_Ticks_19_LC_4_15_3/in3              LogicCell40_SEQ_MODE_1000      0             11162  30946  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_18_LC_4_15_2/in3
Capture Clock    : r_Ticks_18_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 31072p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11036
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
r_Ticks_17_LC_4_15_1/carryin          LogicCell40_SEQ_MODE_1000      0             10650  30118  RISE       1
r_Ticks_17_LC_4_15_1/carryout         LogicCell40_SEQ_MODE_1000    126             10776  30118  RISE       2
I__459/I                              InMux                          0             10776  31072  RISE       1
I__459/O                              InMux                        259             11036  31072  RISE       1
r_Ticks_18_LC_4_15_2/in3              LogicCell40_SEQ_MODE_1000      0             11036  31072  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_17_LC_4_15_1/in3
Capture Clock    : r_Ticks_17_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 31198p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
r_Ticks_16_LC_4_15_0/carryin          LogicCell40_SEQ_MODE_1000      0             10524  30118  RISE       1
r_Ticks_16_LC_4_15_0/carryout         LogicCell40_SEQ_MODE_1000    126             10650  30118  RISE       2
I__460/I                              InMux                          0             10650  31198  RISE       1
I__460/O                              InMux                        259             10910  31198  RISE       1
r_Ticks_17_LC_4_15_1/in3              LogicCell40_SEQ_MODE_1000      0             10910  31198  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_16_LC_4_15_0/in3
Capture Clock    : r_Ticks_16_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 31325p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
r_Ticks_15_LC_4_14_7/carryin          LogicCell40_SEQ_MODE_1000      0             10201  30118  RISE       1
r_Ticks_15_LC_4_14_7/carryout         LogicCell40_SEQ_MODE_1000    126             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitin        ICE_CARRY_IN_MUX               0             10328  30118  RISE       1
IN_MUX_bfv_4_15_0_/carryinitout       ICE_CARRY_IN_MUX             196             10524  30118  RISE       2
I__466/I                              InMux                          0             10524  31324  RISE       1
I__466/O                              InMux                        259             10783  31324  RISE       1
r_Ticks_16_LC_4_15_0/in3              LogicCell40_SEQ_MODE_1000      0             10783  31324  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_15_LC_4_14_7/in3
Capture Clock    : r_Ticks_15_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 31647p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10461
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
r_Ticks_14_LC_4_14_6/carryin          LogicCell40_SEQ_MODE_1000      0             10075  30118  RISE       1
r_Ticks_14_LC_4_14_6/carryout         LogicCell40_SEQ_MODE_1000    126             10201  30118  RISE       2
I__467/I                              InMux                          0             10201  31647  RISE       1
I__467/O                              InMux                        259             10461  31647  RISE       1
r_Ticks_15_LC_4_14_7/in3              LogicCell40_SEQ_MODE_1000      0             10461  31647  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_14_LC_4_14_6/in3
Capture Clock    : r_Ticks_14_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 31773p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10335
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
r_Ticks_13_LC_4_14_5/carryin          LogicCell40_SEQ_MODE_1000      0              9949  30118  RISE       1
r_Ticks_13_LC_4_14_5/carryout         LogicCell40_SEQ_MODE_1000    126             10075  30118  RISE       2
I__468/I                              InMux                          0             10075  31773  RISE       1
I__468/O                              InMux                        259             10335  31773  RISE       1
r_Ticks_14_LC_4_14_6/in3              LogicCell40_SEQ_MODE_1000      0             10335  31773  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_13_LC_4_14_5/in3
Capture Clock    : r_Ticks_13_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 31900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7287
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
r_Ticks_12_LC_4_14_4/carryin          LogicCell40_SEQ_MODE_1000      0              9823  30118  RISE       1
r_Ticks_12_LC_4_14_4/carryout         LogicCell40_SEQ_MODE_1000    126              9949  30118  RISE       2
I__469/I                              InMux                          0              9949  31899  RISE       1
I__469/O                              InMux                        259             10208  31899  RISE       1
r_Ticks_13_LC_4_14_5/in3              LogicCell40_SEQ_MODE_1000      0             10208  31899  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_12_LC_4_14_4/in3
Capture Clock    : r_Ticks_12_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 32026p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
r_Ticks_11_LC_4_14_3/carryin          LogicCell40_SEQ_MODE_1000      0              9696  30118  RISE       1
r_Ticks_11_LC_4_14_3/carryout         LogicCell40_SEQ_MODE_1000    126              9823  30118  RISE       2
I__470/I                              InMux                          0              9823  32026  RISE       1
I__470/O                              InMux                        259             10082  32026  RISE       1
r_Ticks_12_LC_4_14_4/in3              LogicCell40_SEQ_MODE_1000      0             10082  32026  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_7_LC_4_13_7/sr
Capture Clock    : r_Ticks_7_LC_4_13_7/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_7_LC_4_13_7/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_6_LC_4_13_6/sr
Capture Clock    : r_Ticks_6_LC_4_13_6/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_6_LC_4_13_6/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_5_LC_4_13_5/sr
Capture Clock    : r_Ticks_5_LC_4_13_5/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_5_LC_4_13_5/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_4_LC_4_13_4/sr
Capture Clock    : r_Ticks_4_LC_4_13_4/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_4_LC_4_13_4/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_3_LC_4_13_3/sr
Capture Clock    : r_Ticks_3_LC_4_13_3/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_3_LC_4_13_3/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_2_LC_4_13_2/sr
Capture Clock    : r_Ticks_2_LC_4_13_2/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_2_LC_4_13_2/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_1_LC_4_13_1/sr
Capture Clock    : r_Ticks_1_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_1_LC_4_13_1/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_0_LC_4_13_0/sr
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__491/I                                          SRMux                          0              9605  32110  RISE       1
I__491/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_0_LC_4_13_0/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_15_LC_4_14_7/sr
Capture Clock    : r_Ticks_15_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_15_LC_4_14_7/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_14_LC_4_14_6/sr
Capture Clock    : r_Ticks_14_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_14_LC_4_14_6/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_13_LC_4_14_5/sr
Capture Clock    : r_Ticks_13_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_13_LC_4_14_5/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_12_LC_4_14_4/sr
Capture Clock    : r_Ticks_12_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_12_LC_4_14_4/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_11_LC_4_14_3/sr
Capture Clock    : r_Ticks_11_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_11_LC_4_14_3/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_10_LC_4_14_2/sr
Capture Clock    : r_Ticks_10_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_10_LC_4_14_2/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_9_LC_4_14_1/sr
Capture Clock    : r_Ticks_9_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_9_LC_4_14_1/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_8_LC_4_14_0/sr
Capture Clock    : r_Ticks_8_LC_4_14_0/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__492/I                                          SRMux                          0              9605  32110  RISE       1
I__492/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_8_LC_4_14_0/sr                            LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_23_LC_4_15_7/sr
Capture Clock    : r_Ticks_23_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_23_LC_4_15_7/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_22_LC_4_15_6/sr
Capture Clock    : r_Ticks_22_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_22_LC_4_15_6/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_21_LC_4_15_5/sr
Capture Clock    : r_Ticks_21_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_21_LC_4_15_5/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_20_LC_4_15_4/sr
Capture Clock    : r_Ticks_20_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_20_LC_4_15_4/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_19_LC_4_15_3/sr
Capture Clock    : r_Ticks_19_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_19_LC_4_15_3/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_18_LC_4_15_2/sr
Capture Clock    : r_Ticks_18_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_18_LC_4_15_2/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_17_LC_4_15_1/sr
Capture Clock    : r_Ticks_17_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_17_LC_4_15_1/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_16_LC_4_15_0/sr
Capture Clock    : r_Ticks_16_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__493/I                                          SRMux                          0              9605  32110  RISE       1
I__493/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_16_LC_4_15_0/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_24_LC_4_16_0/sr
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 32110p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                          Odrv4                          0              2921  30118  RISE       1
I__718/O                                          Odrv4                        351              3272  30118  RISE       1
I__720/I                                          Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                          Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                          LocalMux                       0              3574  30118  RISE       1
I__722/O                                          LocalMux                     330              3903  30118  RISE       1
I__723/I                                          InMux                          0              3903  30118  RISE       1
I__723/O                                          InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0                    LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout                  LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                          LocalMux                       0              4612  30118  RISE       1
I__701/O                                          LocalMux                     330              4941  30118  RISE       1
I__702/I                                          InMux                          0              4941  30118  RISE       1
I__702/O                                          InMux                        259              5201  30118  RISE       1
I__703/I                                          CascadeMux                     0              5201  30118  RISE       1
I__703/O                                          CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2                        LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout                   LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin                    LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout                   LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin                    LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout                   LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin                LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout               LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                          InMux                          0              5937  30118  RISE       1
I__724/O                                          InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3                LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout              LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__769/I                                          LocalMux                       0              6512  32110  RISE       1
I__769/O                                          LocalMux                     330              6842  32110  RISE       1
I__772/I                                          InMux                          0              6842  32110  RISE       1
I__772/O                                          InMux                        259              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in3               LogicCell40_SEQ_MODE_0000      0              7101  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    316              7417  32110  RISE       1
I__762/I                                          Odrv4                          0              7417  32110  RISE       1
I__762/O                                          Odrv4                        351              7768  32110  RISE       1
I__763/I                                          Span4Mux_h                     0              7768  32110  RISE       1
I__763/O                                          Span4Mux_h                   302              8069  32110  RISE       1
I__764/I                                          Span4Mux_s1_h                  0              8069  32110  RISE       1
I__764/O                                          Span4Mux_s1_h                175              8245  32110  RISE       1
I__765/I                                          LocalMux                       0              8245  32110  RISE       1
I__765/O                                          LocalMux                     330              8574  32110  RISE       1
I__766/I                                          IoInMux                        0              8574  32110  RISE       1
I__766/O                                          IoInMux                      259              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8834  32110  RISE       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              9451  32110  RISE      25
I__489/I                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__489/O                                          gio2CtrlBuf                    0              9451  32110  RISE       1
I__490/I                                          GlobalMux                      0              9451  32110  RISE       1
I__490/O                                          GlobalMux                    154              9605  32110  RISE       1
I__494/I                                          SRMux                          0              9605  32110  RISE       1
I__494/O                                          SRMux                        463             10068  32110  RISE       1
r_Ticks_24_LC_4_16_0/sr                           LogicCell40_SEQ_MODE_1000      0             10068  32110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_11_LC_4_14_3/in3
Capture Clock    : r_Ticks_11_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 32152p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
r_Ticks_10_LC_4_14_2/carryin          LogicCell40_SEQ_MODE_1000      0              9570  30118  RISE       1
r_Ticks_10_LC_4_14_2/carryout         LogicCell40_SEQ_MODE_1000    126              9696  30118  RISE       2
I__471/I                              InMux                          0              9696  32152  RISE       1
I__471/O                              InMux                        259              9956  32152  RISE       1
r_Ticks_11_LC_4_14_3/in3              LogicCell40_SEQ_MODE_1000      0              9956  32152  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_2_LC_2_13_2/in3
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 32229p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__773/I                                InMux                          0              7193  32229  RISE       1
I__773/O                                InMux                        259              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/in3    LogicCell40_SEQ_MODE_0000      0              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              7768  32229  RISE       2
I__204/I                                LocalMux                       0              7768  32229  RISE       1
I__204/O                                LocalMux                     330              8097  32229  RISE       1
I__206/I                                InMux                          0              8097  32229  RISE       1
I__206/O                                InMux                        259              8357  32229  RISE       1
I__208/I                                CascadeMux                     0              8357  32229  RISE       1
I__208/O                                CascadeMux                     0              8357  32229  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/in2         LogicCell40_SEQ_MODE_0000      0              8357  32229  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/carryout    LogicCell40_SEQ_MODE_0000    231              8588  32229  RISE       2
r_Count_1_RNO_0_1_LC_1_13_1/carryin     LogicCell40_SEQ_MODE_0000      0              8588  32229  RISE       1
r_Count_1_RNO_0_1_LC_1_13_1/carryout    LogicCell40_SEQ_MODE_0000    126              8714  32229  RISE       2
I__177/I                                InMux                          0              8714  32229  RISE       1
I__177/O                                InMux                        259              8974  32229  RISE       1
r_Count_1_RNO_0_2_LC_1_13_2/in3         LogicCell40_SEQ_MODE_0000      0              8974  32229  RISE       1
r_Count_1_RNO_0_2_LC_1_13_2/lcout       LogicCell40_SEQ_MODE_0000    316              9290  32229  RISE       1
I__213/I                                LocalMux                       0              9290  32229  RISE       1
I__213/O                                LocalMux                     330              9619  32229  RISE       1
I__214/I                                InMux                          0              9619  32229  RISE       1
I__214/O                                InMux                        259              9879  32229  RISE       1
r_Count_1_2_LC_2_13_2/in3               LogicCell40_SEQ_MODE_1000      0              9879  32229  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_1_LC_2_13_0/in2
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Setup Constraint : 40000p
Path slack       : 32258p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__773/I                                InMux                          0              7193  32229  RISE       1
I__773/O                                InMux                        259              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/in3    LogicCell40_SEQ_MODE_0000      0              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              7768  32229  RISE       2
I__204/I                                LocalMux                       0              7768  32229  RISE       1
I__204/O                                LocalMux                     330              8097  32229  RISE       1
I__206/I                                InMux                          0              8097  32229  RISE       1
I__206/O                                InMux                        259              8357  32229  RISE       1
I__208/I                                CascadeMux                     0              8357  32229  RISE       1
I__208/O                                CascadeMux                     0              8357  32229  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/in2         LogicCell40_SEQ_MODE_0000      0              8357  32229  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/carryout    LogicCell40_SEQ_MODE_0000    231              8588  32229  RISE       2
I__178/I                                InMux                          0              8588  32257  RISE       1
I__178/O                                InMux                        259              8848  32257  RISE       1
r_Count_1_RNO_0_1_LC_1_13_1/in3         LogicCell40_SEQ_MODE_0000      0              8848  32257  RISE       1
r_Count_1_RNO_0_1_LC_1_13_1/lcout       LogicCell40_SEQ_MODE_0000    316              9163  32257  RISE       1
I__221/I                                LocalMux                       0              9163  32257  RISE       1
I__221/O                                LocalMux                     330              9493  32257  RISE       1
I__222/I                                InMux                          0              9493  32257  RISE       1
I__222/O                                InMux                        259              9752  32257  RISE       1
I__223/I                                CascadeMux                     0              9752  32257  RISE       1
I__223/O                                CascadeMux                     0              9752  32257  RISE       1
r_Count_1_1_LC_2_13_0/in2               LogicCell40_SEQ_MODE_1000      0              9752  32257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_10_LC_4_14_2/in3
Capture Clock    : r_Ticks_10_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 32278p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
r_Ticks_9_LC_4_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              9444  30118  RISE       1
r_Ticks_9_LC_4_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              9570  30118  RISE       2
I__440/I                              InMux                          0              9570  32278  RISE       1
I__440/O                              InMux                        259              9830  32278  RISE       1
r_Ticks_10_LC_4_14_2/in3              LogicCell40_SEQ_MODE_1000      0              9830  32278  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_9_LC_4_14_1/in3
Capture Clock    : r_Ticks_9_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 32405p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
r_Ticks_8_LC_4_14_0/carryin           LogicCell40_SEQ_MODE_1000      0              9318  30118  RISE       1
r_Ticks_8_LC_4_14_0/carryout          LogicCell40_SEQ_MODE_1000    126              9444  30118  RISE       2
I__446/I                              InMux                          0              9444  32404  RISE       1
I__446/O                              InMux                        259              9703  32404  RISE       1
r_Ticks_9_LC_4_14_1/in3               LogicCell40_SEQ_MODE_1000      0              9703  32404  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_8_LC_4_14_0/in3
Capture Clock    : r_Ticks_8_LC_4_14_0/clk
Setup Constraint : 40000p
Path slack       : 32531p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
r_Ticks_7_LC_4_13_7/carryin           LogicCell40_SEQ_MODE_1000      0              8995  30118  RISE       1
r_Ticks_7_LC_4_13_7/carryout          LogicCell40_SEQ_MODE_1000    126              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin        ICE_CARRY_IN_MUX               0              9121  30118  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout       ICE_CARRY_IN_MUX             196              9318  30118  RISE       2
I__447/I                              InMux                          0              9318  32531  RISE       1
I__447/O                              InMux                        259              9577  32531  RISE       1
r_Ticks_8_LC_4_14_0/in3               LogicCell40_SEQ_MODE_1000      0              9577  32531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_3_LC_1_13_4/in2
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 32643p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__773/I                                InMux                          0              7193  32229  RISE       1
I__773/O                                InMux                        259              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/in3    LogicCell40_SEQ_MODE_0000      0              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              7768  32229  RISE       2
I__204/I                                LocalMux                       0              7768  32229  RISE       1
I__204/O                                LocalMux                     330              8097  32229  RISE       1
I__206/I                                InMux                          0              8097  32229  RISE       1
I__206/O                                InMux                        259              8357  32229  RISE       1
I__208/I                                CascadeMux                     0              8357  32229  RISE       1
I__208/O                                CascadeMux                     0              8357  32229  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/in2         LogicCell40_SEQ_MODE_0000      0              8357  32229  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/carryout    LogicCell40_SEQ_MODE_0000    231              8588  32229  RISE       2
r_Count_1_RNO_0_1_LC_1_13_1/carryin     LogicCell40_SEQ_MODE_0000      0              8588  32229  RISE       1
r_Count_1_RNO_0_1_LC_1_13_1/carryout    LogicCell40_SEQ_MODE_0000    126              8714  32229  RISE       2
r_Count_1_RNO_0_2_LC_1_13_2/carryin     LogicCell40_SEQ_MODE_0000      0              8714  32643  RISE       1
r_Count_1_RNO_0_2_LC_1_13_2/carryout    LogicCell40_SEQ_MODE_0000    126              8841  32643  RISE       1
I__196/I                                InMux                          0              8841  32643  RISE       1
I__196/O                                InMux                        259              9100  32643  RISE       1
r_Count_1_RNO_0_3_LC_1_13_3/in3         LogicCell40_SEQ_MODE_0000      0              9100  32643  RISE       1
r_Count_1_RNO_0_3_LC_1_13_3/ltout       LogicCell40_SEQ_MODE_0000    267              9367  32643  RISE       1
I__195/I                                CascadeMux                     0              9367  32643  RISE       1
I__195/O                                CascadeMux                     0              9367  32643  RISE       1
r_Count_1_3_LC_1_13_4/in2               LogicCell40_SEQ_MODE_1000      0              9367  32643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_0_LC_1_13_6/in3
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 32846p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__773/I                                InMux                          0              7193  32229  RISE       1
I__773/O                                InMux                        259              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/in3    LogicCell40_SEQ_MODE_0000      0              7452  32229  RISE       1
du1.r_Count_1_1_sqmuxa_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              7768  32229  RISE       2
I__205/I                                LocalMux                       0              7768  32846  RISE       1
I__205/O                                LocalMux                     330              8097  32846  RISE       1
I__207/I                                InMux                          0              8097  32846  RISE       1
I__207/O                                InMux                        259              8357  32846  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/in3         LogicCell40_SEQ_MODE_0000      0              8357  32846  RISE       1
r_Count_1_RNO_0_0_LC_1_13_0/lcout       LogicCell40_SEQ_MODE_0000    316              8672  32846  RISE       1
I__191/I                                LocalMux                       0              8672  32846  RISE       1
I__191/O                                LocalMux                     330              9002  32846  RISE       1
I__192/I                                InMux                          0              9002  32846  RISE       1
I__192/O                                InMux                        259              9262  32846  RISE       1
r_Count_1_0_LC_1_13_6/in3               LogicCell40_SEQ_MODE_1000      0              9262  32846  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_7_LC_4_13_7/in3
Capture Clock    : r_Ticks_7_LC_4_13_7/clk
Setup Constraint : 40000p
Path slack       : 32853p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
r_Ticks_6_LC_4_13_6/carryin           LogicCell40_SEQ_MODE_1000      0              8869  30118  RISE       1
r_Ticks_6_LC_4_13_6/carryout          LogicCell40_SEQ_MODE_1000    126              8995  30118  RISE       2
I__448/I                              InMux                          0              8995  32853  RISE       1
I__448/O                              InMux                        259              9255  32853  RISE       1
r_Ticks_7_LC_4_13_7/in3               LogicCell40_SEQ_MODE_1000      0              9255  32853  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_6_LC_4_13_6/in3
Capture Clock    : r_Ticks_6_LC_4_13_6/clk
Setup Constraint : 40000p
Path slack       : 32980p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
r_Ticks_5_LC_4_13_5/carryin           LogicCell40_SEQ_MODE_1000      0              8743  30118  RISE       1
r_Ticks_5_LC_4_13_5/carryout          LogicCell40_SEQ_MODE_1000    126              8869  30118  RISE       2
I__449/I                              InMux                          0              8869  32980  RISE       1
I__449/O                              InMux                        259              9128  32980  RISE       1
r_Ticks_6_LC_4_13_6/in3               LogicCell40_SEQ_MODE_1000      0              9128  32980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_3_LC_2_14_3/in3
Capture Clock    : r_Count_2_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 33008p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__774/I                                InMux                          0              7193  33008  RISE       1
I__774/O                                InMux                        259              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in3    LogicCell40_SEQ_MODE_0000      0              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33008  RISE       2
I__199/I                                LocalMux                       0              7768  33008  RISE       1
I__199/O                                LocalMux                     330              8097  33008  RISE       1
I__201/I                                InMux                          0              8097  33008  RISE       1
I__201/O                                InMux                        259              8357  33008  RISE       1
I__203/I                                CascadeMux                     0              8357  33008  RISE       1
I__203/O                                CascadeMux                     0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/in2               LogicCell40_SEQ_MODE_1000      0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/carryout          LogicCell40_SEQ_MODE_1000    231              8588  33008  RISE       2
r_Count_2_1_LC_2_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              8588  33008  RISE       1
r_Count_2_1_LC_2_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              8714  33008  RISE       2
r_Count_2_2_LC_2_14_2/carryin           LogicCell40_SEQ_MODE_1000      0              8714  33008  RISE       1
r_Count_2_2_LC_2_14_2/carryout          LogicCell40_SEQ_MODE_1000    126              8841  33008  RISE       1
I__316/I                                InMux                          0              8841  33008  RISE       1
I__316/O                                InMux                        259              9100  33008  RISE       1
r_Count_2_3_LC_2_14_3/in3               LogicCell40_SEQ_MODE_1000      0              9100  33008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_5_LC_4_13_5/in3
Capture Clock    : r_Ticks_5_LC_4_13_5/clk
Setup Constraint : 40000p
Path slack       : 33106p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
r_Ticks_4_LC_4_13_4/carryin           LogicCell40_SEQ_MODE_1000      0              8616  30118  RISE       1
r_Ticks_4_LC_4_13_4/carryout          LogicCell40_SEQ_MODE_1000    126              8743  30118  RISE       2
I__450/I                              InMux                          0              8743  33106  RISE       1
I__450/O                              InMux                        259              9002  33106  RISE       1
r_Ticks_5_LC_4_13_5/in3               LogicCell40_SEQ_MODE_1000      0              9002  33106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_2_LC_2_14_2/in3
Capture Clock    : r_Count_2_2_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 33134p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__774/I                                InMux                          0              7193  33008  RISE       1
I__774/O                                InMux                        259              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in3    LogicCell40_SEQ_MODE_0000      0              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33008  RISE       2
I__199/I                                LocalMux                       0              7768  33008  RISE       1
I__199/O                                LocalMux                     330              8097  33008  RISE       1
I__201/I                                InMux                          0              8097  33008  RISE       1
I__201/O                                InMux                        259              8357  33008  RISE       1
I__203/I                                CascadeMux                     0              8357  33008  RISE       1
I__203/O                                CascadeMux                     0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/in2               LogicCell40_SEQ_MODE_1000      0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/carryout          LogicCell40_SEQ_MODE_1000    231              8588  33008  RISE       2
r_Count_2_1_LC_2_14_1/carryin           LogicCell40_SEQ_MODE_1000      0              8588  33008  RISE       1
r_Count_2_1_LC_2_14_1/carryout          LogicCell40_SEQ_MODE_1000    126              8714  33008  RISE       2
I__197/I                                InMux                          0              8714  33134  RISE       1
I__197/O                                InMux                        259              8974  33134  RISE       1
r_Count_2_2_LC_2_14_2/in3               LogicCell40_SEQ_MODE_1000      0              8974  33134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_4_LC_4_13_4/in3
Capture Clock    : r_Ticks_4_LC_4_13_4/clk
Setup Constraint : 40000p
Path slack       : 33232p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
r_Ticks_3_LC_4_13_3/carryin           LogicCell40_SEQ_MODE_1000      0              8490  30118  RISE       1
r_Ticks_3_LC_4_13_3/carryout          LogicCell40_SEQ_MODE_1000    126              8616  30118  RISE       2
I__451/I                              InMux                          0              8616  33232  RISE       1
I__451/O                              InMux                        259              8876  33232  RISE       1
r_Ticks_4_LC_4_13_4/in3               LogicCell40_SEQ_MODE_1000      0              8876  33232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_1_LC_2_14_1/in3
Capture Clock    : r_Count_2_1_LC_2_14_1/clk
Setup Constraint : 40000p
Path slack       : 33260p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__774/I                                InMux                          0              7193  33008  RISE       1
I__774/O                                InMux                        259              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in3    LogicCell40_SEQ_MODE_0000      0              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33008  RISE       2
I__199/I                                LocalMux                       0              7768  33008  RISE       1
I__199/O                                LocalMux                     330              8097  33008  RISE       1
I__201/I                                InMux                          0              8097  33008  RISE       1
I__201/O                                InMux                        259              8357  33008  RISE       1
I__203/I                                CascadeMux                     0              8357  33008  RISE       1
I__203/O                                CascadeMux                     0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/in2               LogicCell40_SEQ_MODE_1000      0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/carryout          LogicCell40_SEQ_MODE_1000    231              8588  33008  RISE       2
I__198/I                                InMux                          0              8588  33260  RISE       1
I__198/O                                InMux                        259              8848  33260  RISE       1
r_Count_2_1_LC_2_14_1/in3               LogicCell40_SEQ_MODE_1000      0              8848  33260  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_3_LC_4_13_3/in3
Capture Clock    : r_Ticks_3_LC_4_13_3/clk
Setup Constraint : 40000p
Path slack       : 33358p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
r_Ticks_2_LC_4_13_2/carryin           LogicCell40_SEQ_MODE_1000      0              8364  30118  RISE       1
r_Ticks_2_LC_4_13_2/carryout          LogicCell40_SEQ_MODE_1000    126              8490  30118  RISE       2
I__452/I                              InMux                          0              8490  33358  RISE       1
I__452/O                              InMux                        259              8750  33358  RISE       1
r_Ticks_3_LC_4_13_3/in3               LogicCell40_SEQ_MODE_1000      0              8750  33358  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_2_LC_4_13_2/in3
Capture Clock    : r_Ticks_2_LC_4_13_2/clk
Setup Constraint : 40000p
Path slack       : 33485p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
r_Ticks_1_LC_4_13_1/carryin           LogicCell40_SEQ_MODE_1000      0              8238  30118  RISE       1
r_Ticks_1_LC_4_13_1/carryout          LogicCell40_SEQ_MODE_1000    126              8364  30118  RISE       2
I__453/I                              InMux                          0              8364  33484  RISE       1
I__453/O                              InMux                        259              8623  33484  RISE       1
r_Ticks_2_LC_4_13_2/in3               LogicCell40_SEQ_MODE_1000      0              8623  33484  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_0_LC_2_14_0/in0
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Setup Constraint : 40000p
Path slack       : 33554p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                               Odrv4                          0              2921  30118  RISE       1
I__718/O                               Odrv4                        351              3272  30118  RISE       1
I__720/I                               Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                               Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                               LocalMux                       0              3574  30118  RISE       1
I__722/O                               LocalMux                     330              3903  30118  RISE       1
I__723/I                               InMux                          0              3903  30118  RISE       1
I__723/O                               InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0         LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout       LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                               LocalMux                       0              4612  30118  RISE       1
I__701/O                               LocalMux                     330              4941  30118  RISE       1
I__702/I                               InMux                          0              4941  30118  RISE       1
I__702/O                               InMux                        259              5201  30118  RISE       1
I__703/I                               CascadeMux                     0              5201  30118  RISE       1
I__703/O                               CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2             LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout        LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin         LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout        LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin         LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout        LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin         LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout        LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin     LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout    LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                               InMux                          0              5937  30118  RISE       1
I__724/O                               InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3     LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout   LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                               Odrv4                          0              6512  32229  RISE       1
I__767/O                               Odrv4                        351              6863  32229  RISE       1
I__770/I                               LocalMux                       0              6863  32229  RISE       1
I__770/O                               LocalMux                     330              7193  32229  RISE       1
I__775/I                               InMux                          0              7193  33555  RISE       1
I__775/O                               InMux                        259              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33555  RISE       4
I__317/I                               LocalMux                       0              7768  33555  RISE       1
I__317/O                               LocalMux                     330              8097  33555  RISE       1
I__319/I                               InMux                          0              8097  33555  RISE       1
I__319/O                               InMux                        259              8357  33555  RISE       1
r_Count_2_0_LC_2_14_0/in0              LogicCell40_SEQ_MODE_1000      0              8357  33555  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_1_LC_2_14_1/in0
Capture Clock    : r_Count_2_1_LC_2_14_1/clk
Setup Constraint : 40000p
Path slack       : 33554p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                               Odrv4                          0              2921  30118  RISE       1
I__718/O                               Odrv4                        351              3272  30118  RISE       1
I__720/I                               Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                               Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                               LocalMux                       0              3574  30118  RISE       1
I__722/O                               LocalMux                     330              3903  30118  RISE       1
I__723/I                               InMux                          0              3903  30118  RISE       1
I__723/O                               InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0         LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout       LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                               LocalMux                       0              4612  30118  RISE       1
I__701/O                               LocalMux                     330              4941  30118  RISE       1
I__702/I                               InMux                          0              4941  30118  RISE       1
I__702/O                               InMux                        259              5201  30118  RISE       1
I__703/I                               CascadeMux                     0              5201  30118  RISE       1
I__703/O                               CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2             LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout        LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin         LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout        LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin         LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout        LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin         LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout        LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin     LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout    LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                               InMux                          0              5937  30118  RISE       1
I__724/O                               InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3     LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout   LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                               Odrv4                          0              6512  32229  RISE       1
I__767/O                               Odrv4                        351              6863  32229  RISE       1
I__770/I                               LocalMux                       0              6863  32229  RISE       1
I__770/O                               LocalMux                     330              7193  32229  RISE       1
I__775/I                               InMux                          0              7193  33555  RISE       1
I__775/O                               InMux                        259              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33555  RISE       4
I__318/I                               LocalMux                       0              7768  33555  RISE       1
I__318/O                               LocalMux                     330              8097  33555  RISE       1
I__322/I                               InMux                          0              8097  33555  RISE       1
I__322/O                               InMux                        259              8357  33555  RISE       1
r_Count_2_1_LC_2_14_1/in0              LogicCell40_SEQ_MODE_1000      0              8357  33555  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_2_LC_2_14_2/in0
Capture Clock    : r_Count_2_2_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 33554p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                               Odrv4                          0              2921  30118  RISE       1
I__718/O                               Odrv4                        351              3272  30118  RISE       1
I__720/I                               Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                               Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                               LocalMux                       0              3574  30118  RISE       1
I__722/O                               LocalMux                     330              3903  30118  RISE       1
I__723/I                               InMux                          0              3903  30118  RISE       1
I__723/O                               InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0         LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout       LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                               LocalMux                       0              4612  30118  RISE       1
I__701/O                               LocalMux                     330              4941  30118  RISE       1
I__702/I                               InMux                          0              4941  30118  RISE       1
I__702/O                               InMux                        259              5201  30118  RISE       1
I__703/I                               CascadeMux                     0              5201  30118  RISE       1
I__703/O                               CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2             LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout        LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin         LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout        LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin         LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout        LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin         LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout        LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin     LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout    LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                               InMux                          0              5937  30118  RISE       1
I__724/O                               InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3     LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout   LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                               Odrv4                          0              6512  32229  RISE       1
I__767/O                               Odrv4                        351              6863  32229  RISE       1
I__770/I                               LocalMux                       0              6863  32229  RISE       1
I__770/O                               LocalMux                     330              7193  32229  RISE       1
I__775/I                               InMux                          0              7193  33555  RISE       1
I__775/O                               InMux                        259              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33555  RISE       4
I__317/I                               LocalMux                       0              7768  33555  RISE       1
I__317/O                               LocalMux                     330              8097  33555  RISE       1
I__320/I                               InMux                          0              8097  33555  RISE       1
I__320/O                               InMux                        259              8357  33555  RISE       1
r_Count_2_2_LC_2_14_2/in0              LogicCell40_SEQ_MODE_1000      0              8357  33555  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_1_LC_4_13_1/in3
Capture Clock    : r_Ticks_1_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 33611p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8497
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/carryout          LogicCell40_SEQ_MODE_1000    231              8238  30118  RISE       2
I__419/I                              InMux                          0              8238  33611  RISE       1
I__419/O                              InMux                        259              8497  33611  RISE       1
r_Ticks_1_LC_4_13_1/in3               LogicCell40_SEQ_MODE_1000      0              8497  33611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_3_LC_2_14_3/in1
Capture Clock    : r_Count_2_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 33625p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                               Odrv4                          0              2921  30118  RISE       1
I__718/O                               Odrv4                        351              3272  30118  RISE       1
I__720/I                               Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                               Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                               LocalMux                       0              3574  30118  RISE       1
I__722/O                               LocalMux                     330              3903  30118  RISE       1
I__723/I                               InMux                          0              3903  30118  RISE       1
I__723/O                               InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0         LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout       LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                               LocalMux                       0              4612  30118  RISE       1
I__701/O                               LocalMux                     330              4941  30118  RISE       1
I__702/I                               InMux                          0              4941  30118  RISE       1
I__702/O                               InMux                        259              5201  30118  RISE       1
I__703/I                               CascadeMux                     0              5201  30118  RISE       1
I__703/O                               CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2             LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout        LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin         LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout        LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin         LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout        LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin         LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout        LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin     LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout    LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                               InMux                          0              5937  30118  RISE       1
I__724/O                               InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3     LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout   LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                               Odrv4                          0              6512  32229  RISE       1
I__767/O                               Odrv4                        351              6863  32229  RISE       1
I__770/I                               LocalMux                       0              6863  32229  RISE       1
I__770/O                               LocalMux                     330              7193  32229  RISE       1
I__775/I                               InMux                          0              7193  33555  RISE       1
I__775/O                               InMux                        259              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              7452  33555  RISE       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33555  RISE       4
I__317/I                               LocalMux                       0              7768  33555  RISE       1
I__317/O                               LocalMux                     330              8097  33555  RISE       1
I__321/I                               InMux                          0              8097  33625  RISE       1
I__321/O                               InMux                        259              8357  33625  RISE       1
r_Count_2_3_LC_2_14_3/in1              LogicCell40_SEQ_MODE_1000      0              8357  33625  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_0_LC_1_13_6/in1
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 33625p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__776/I                                InMux                          0              7193  33625  RISE       1
I__776/O                                InMux                        259              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in3    LogicCell40_SEQ_MODE_0000      0              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33625  RISE       3
I__217/I                                LocalMux                       0              7768  33625  RISE       1
I__217/O                                LocalMux                     330              8097  33625  RISE       1
I__219/I                                InMux                          0              8097  33625  RISE       1
I__219/O                                InMux                        259              8357  33625  RISE       1
r_Count_1_0_LC_1_13_6/in1               LogicCell40_SEQ_MODE_1000      0              8357  33625  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_0_LC_2_14_0/in2
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Setup Constraint : 40000p
Path slack       : 33653p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__774/I                                InMux                          0              7193  33008  RISE       1
I__774/O                                InMux                        259              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in3    LogicCell40_SEQ_MODE_0000      0              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33008  RISE       2
I__199/I                                LocalMux                       0              7768  33008  RISE       1
I__199/O                                LocalMux                     330              8097  33008  RISE       1
I__201/I                                InMux                          0              8097  33008  RISE       1
I__201/O                                InMux                        259              8357  33008  RISE       1
I__203/I                                CascadeMux                     0              8357  33008  RISE       1
I__203/O                                CascadeMux                     0              8357  33008  RISE       1
r_Count_2_0_LC_2_14_0/in2               LogicCell40_SEQ_MODE_1000      0              8357  33653  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_2_0_LC_2_14_0/in3
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Setup Constraint : 40000p
Path slack       : 33751p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__774/I                                InMux                          0              7193  33008  RISE       1
I__774/O                                InMux                        259              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in3    LogicCell40_SEQ_MODE_0000      0              7452  33008  RISE       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33008  RISE       2
I__200/I                                LocalMux                       0              7768  33751  RISE       1
I__200/O                                LocalMux                     330              8097  33751  RISE       1
I__202/I                                InMux                          0              8097  33751  RISE       1
I__202/O                                InMux                        259              8357  33751  RISE       1
r_Count_2_0_LC_2_14_0/in3               LogicCell40_SEQ_MODE_1000      0              8357  33751  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_1_LC_2_13_0/in3
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Setup Constraint : 40000p
Path slack       : 33751p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__776/I                                InMux                          0              7193  33625  RISE       1
I__776/O                                InMux                        259              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in3    LogicCell40_SEQ_MODE_0000      0              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33625  RISE       3
I__216/I                                LocalMux                       0              7768  33751  RISE       1
I__216/O                                LocalMux                     330              8097  33751  RISE       1
I__218/I                                InMux                          0              8097  33751  RISE       1
I__218/O                                InMux                        259              8357  33751  RISE       1
r_Count_1_1_LC_2_13_0/in3               LogicCell40_SEQ_MODE_1000      0              8357  33751  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_3_LC_1_13_4/in3
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 33751p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__776/I                                InMux                          0              7193  33625  RISE       1
I__776/O                                InMux                        259              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in3    LogicCell40_SEQ_MODE_0000      0              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    316              7768  33625  RISE       3
I__217/I                                LocalMux                       0              7768  33625  RISE       1
I__217/O                                LocalMux                     330              8097  33625  RISE       1
I__220/I                                InMux                          0              8097  33751  RISE       1
I__220/O                                InMux                        259              8357  33751  RISE       1
r_Count_1_3_LC_1_13_4/in3               LogicCell40_SEQ_MODE_1000      0              8357  33751  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_0_LC_4_13_0/in3
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 33751p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__426/I                              Odrv4                          0              7417  33751  RISE       1
I__426/O                              Odrv4                        351              7768  33751  RISE       1
I__428/I                              LocalMux                       0              7768  33751  RISE       1
I__428/O                              LocalMux                     330              8097  33751  RISE       1
I__430/I                              InMux                          0              8097  33751  RISE       1
I__430/O                              InMux                        259              8357  33751  RISE       1
r_Ticks_0_LC_4_13_0/in3               LogicCell40_SEQ_MODE_1000      0              8357  33751  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_0_LC_4_13_0/in2
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 34004p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                              Odrv4                          0              2921  30118  RISE       1
I__718/O                              Odrv4                        351              3272  30118  RISE       1
I__720/I                              Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                              Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                              LocalMux                       0              3574  30118  RISE       1
I__722/O                              LocalMux                     330              3903  30118  RISE       1
I__723/I                              InMux                          0              3903  30118  RISE       1
I__723/O                              InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0        LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                              LocalMux                       0              4612  30118  RISE       1
I__701/O                              LocalMux                     330              4941  30118  RISE       1
I__702/I                              InMux                          0              4941  30118  RISE       1
I__702/O                              InMux                        259              5201  30118  RISE       1
I__703/I                              CascadeMux                     0              5201  30118  RISE       1
I__703/O                              CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2            LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout       LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin        LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout       LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin        LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout       LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin        LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout       LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                              InMux                          0              5937  30118  RISE       1
I__724/O                              InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__768/I                              LocalMux                       0              6512  30118  RISE       1
I__768/O                              LocalMux                     330              6842  30118  RISE       1
I__771/I                              InMux                          0              6842  30118  RISE       1
I__771/O                              InMux                        259              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in3    LogicCell40_SEQ_MODE_0000      0              7101  30118  RISE       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    316              7417  30118  RISE       2
I__425/I                              LocalMux                       0              7417  30118  RISE       1
I__425/O                              LocalMux                     330              7747  30118  RISE       1
I__427/I                              InMux                          0              7747  30118  RISE       1
I__427/O                              InMux                        259              8006  30118  RISE       1
I__429/I                              CascadeMux                     0              8006  30118  RISE       1
I__429/O                              CascadeMux                     0              8006  30118  RISE       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              8006  34003  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_17_LC_8_14_0/sr
Capture Clock    : du2.r_Count_17_LC_8_14_0/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__917/I                                         SRMux                          0              7620  34095  RISE       1
I__917/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_17_LC_8_14_0/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_16_LC_8_13_7/sr
Capture Clock    : du2.r_Count_16_LC_8_13_7/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_16_LC_8_13_7/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_15_LC_8_13_6/sr
Capture Clock    : du2.r_Count_15_LC_8_13_6/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_15_LC_8_13_6/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_14_LC_8_13_5/sr
Capture Clock    : du2.r_Count_14_LC_8_13_5/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_14_LC_8_13_5/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_13_LC_8_13_4/sr
Capture Clock    : du2.r_Count_13_LC_8_13_4/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_13_LC_8_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_12_LC_8_13_3/sr
Capture Clock    : du2.r_Count_12_LC_8_13_3/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_12_LC_8_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_11_LC_8_13_2/sr
Capture Clock    : du2.r_Count_11_LC_8_13_2/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_11_LC_8_13_2/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_10_LC_8_13_1/sr
Capture Clock    : du2.r_Count_10_LC_8_13_1/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_10_LC_8_13_1/sr                      LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_9_LC_8_13_0/sr
Capture Clock    : du2.r_Count_9_LC_8_13_0/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__918/I                                         SRMux                          0              7620  34095  RISE       1
I__918/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_9_LC_8_13_0/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_8_LC_8_12_7/sr
Capture Clock    : du2.r_Count_8_LC_8_12_7/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_8_LC_8_12_7/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_7_LC_8_12_6/sr
Capture Clock    : du2.r_Count_7_LC_8_12_6/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_7_LC_8_12_6/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_6_LC_8_12_5/sr
Capture Clock    : du2.r_Count_6_LC_8_12_5/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_6_LC_8_12_5/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_5_LC_8_12_4/sr
Capture Clock    : du2.r_Count_5_LC_8_12_4/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_5_LC_8_12_4/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_4_LC_8_12_3/sr
Capture Clock    : du2.r_Count_4_LC_8_12_3/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_4_LC_8_12_3/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_3_LC_8_12_2/sr
Capture Clock    : du2.r_Count_3_LC_8_12_2/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_3_LC_8_12_2/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_CountZ0Z_2_LC_8_12_1/sr
Capture Clock    : du2.r_CountZ0Z_2_LC_8_12_1/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__919/I                                         SRMux                          0              7620  34095  RISE       1
I__919/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/sr                    LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_1_LC_8_11_3/sr
Capture Clock    : du2.r_Count_1_LC_8_11_3/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__920/I                                         SRMux                          0              7620  34095  RISE       1
I__920/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_1_LC_8_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_0_LC_8_11_1/sr
Capture Clock    : du2.r_Count_0_LC_8_11_1/clk
Setup Constraint : 40000p
Path slack       : 34095p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__891/I                                         LocalMux                       0              2921  34095  RISE       1
I__891/O                                         LocalMux                     330              3251  34095  RISE       1
I__894/I                                         InMux                          0              3251  34095  RISE       1
I__894/O                                         InMux                        259              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/in0             LogicCell40_SEQ_MODE_0000      0              3510  34095  RISE       1
du2.r_Count_RNI2E7S1_4_LC_7_12_4/lcout           LogicCell40_SEQ_MODE_0000    449              3959  34095  RISE       1
I__852/I                                         LocalMux                       0              3959  34095  RISE       1
I__852/O                                         LocalMux                     330              4289  34095  RISE       1
I__853/I                                         InMux                          0              4289  34095  RISE       1
I__853/O                                         InMux                        259              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/in3            LogicCell40_SEQ_MODE_0000      0              4548  34095  RISE       1
du2.r_Count_RNIVE8T2_12_LC_7_13_4/lcout          LogicCell40_SEQ_MODE_0000    316              4864  34095  RISE       1
I__850/I                                         LocalMux                       0              4864  34095  RISE       1
I__850/O                                         LocalMux                     330              5194  34095  RISE       1
I__851/I                                         InMux                          0              5194  34095  RISE       1
I__851/O                                         InMux                        259              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/in3               LogicCell40_SEQ_MODE_0000      0              5453  34095  RISE       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    316              5769  34095  RISE       1
I__759/I                                         Odrv12                         0              5769  34095  RISE       1
I__759/O                                         Odrv12                       491              6260  34095  RISE       1
I__760/I                                         LocalMux                       0              6260  34095  RISE       1
I__760/O                                         LocalMux                     330              6589  34095  RISE       1
I__761/I                                         IoInMux                        0              6589  34095  RISE       1
I__761/O                                         IoInMux                      259              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6849  34095  RISE       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7466  34095  RISE      18
I__915/I                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__915/O                                         gio2CtrlBuf                    0              7466  34095  RISE       1
I__916/I                                         GlobalMux                      0              7466  34095  RISE       1
I__916/O                                         GlobalMux                    154              7620  34095  RISE       1
I__920/I                                         SRMux                          0              7620  34095  RISE       1
I__920/O                                         SRMux                        463              8083  34095  RISE       1
du2.r_Count_0_LC_8_11_1/sr                       LogicCell40_SEQ_MODE_1000      0              8083  34095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Count_1_2_LC_2_13_2/in2
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 34291p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__718/I                                Odrv4                          0              2921  30118  RISE       1
I__718/O                                Odrv4                        351              3272  30118  RISE       1
I__720/I                                Span4Mux_h                     0              3272  30118  RISE       1
I__720/O                                Span4Mux_h                   302              3574  30118  RISE       1
I__722/I                                LocalMux                       0              3574  30118  RISE       1
I__722/O                                LocalMux                     330              3903  30118  RISE       1
I__723/I                                InMux                          0              3903  30118  RISE       1
I__723/O                                InMux                        259              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4163  30118  RISE       1
r_Ticks9_2_c_RNO_LC_5_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4612  30118  RISE       1
I__701/I                                LocalMux                       0              4612  30118  RISE       1
I__701/O                                LocalMux                     330              4941  30118  RISE       1
I__702/I                                InMux                          0              4941  30118  RISE       1
I__702/O                                InMux                        259              5201  30118  RISE       1
I__703/I                                CascadeMux                     0              5201  30118  RISE       1
I__703/O                                CascadeMux                     0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/in2              LogicCell40_SEQ_MODE_0000      0              5201  30118  RISE       1
r_Ticks9_2_c_LC_5_13_2/carryout         LogicCell40_SEQ_MODE_0000    231              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryin          LogicCell40_SEQ_MODE_0000      0              5432  30118  RISE       1
r_Ticks9_3_c_LC_5_13_3/carryout         LogicCell40_SEQ_MODE_0000    126              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryin          LogicCell40_SEQ_MODE_0000      0              5558  30118  RISE       1
r_Ticks9_4_c_LC_5_13_4/carryout         LogicCell40_SEQ_MODE_0000    126              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryin          LogicCell40_SEQ_MODE_0000      0              5685  30118  RISE       1
r_Ticks9_5_c_LC_5_13_5/carryout         LogicCell40_SEQ_MODE_0000    126              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryin      LogicCell40_SEQ_MODE_0000      0              5811  30118  RISE       1
r_Ticks9_6_c_inv_LC_5_13_6/carryout     LogicCell40_SEQ_MODE_0000    126              5937  30118  RISE       1
I__724/I                                InMux                          0              5937  30118  RISE       1
I__724/O                                InMux                        259              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/in3      LogicCell40_SEQ_MODE_0000      0              6197  30118  RISE       1
r_Ticks9_THRU_LUT4_0_LC_5_13_7/lcout    LogicCell40_SEQ_MODE_0000    316              6512  30118  RISE       6
I__767/I                                Odrv4                          0              6512  32229  RISE       1
I__767/O                                Odrv4                        351              6863  32229  RISE       1
I__770/I                                LocalMux                       0              6863  32229  RISE       1
I__770/O                                LocalMux                     330              7193  32229  RISE       1
I__776/I                                InMux                          0              7193  33625  RISE       1
I__776/O                                InMux                        259              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in3    LogicCell40_SEQ_MODE_0000      0              7452  33625  RISE       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/ltout  LogicCell40_SEQ_MODE_0000    267              7719  34291  RISE       1
I__215/I                                CascadeMux                     0              7719  34291  RISE       1
I__215/O                                CascadeMux                     0              7719  34291  RISE       1
r_Count_1_2_LC_2_13_2/in2               LogicCell40_SEQ_MODE_1000      0              7719  34291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_8_LC_5_9_7/sr
Capture Clock    : du1.r_Count_8_LC_5_9_7/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_8_LC_5_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_7_LC_5_9_6/sr
Capture Clock    : du1.r_Count_7_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_7_LC_5_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_6_LC_5_9_5/sr
Capture Clock    : du1.r_Count_6_LC_5_9_5/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_6_LC_5_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_5_LC_5_9_4/sr
Capture Clock    : du1.r_Count_5_LC_5_9_4/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_5_LC_5_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_4_LC_5_9_3/sr
Capture Clock    : du1.r_Count_4_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_4_LC_5_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_3_LC_5_9_2/sr
Capture Clock    : du1.r_Count_3_LC_5_9_2/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_3_LC_5_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_2_LC_5_9_1/sr
Capture Clock    : du1.r_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__556/I                                         SRMux                          0              7157  34558  RISE       1
I__556/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_2_LC_5_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_16_LC_5_10_7/sr
Capture Clock    : du1.r_Count_16_LC_5_10_7/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_16_LC_5_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_15_LC_5_10_6/sr
Capture Clock    : du1.r_Count_15_LC_5_10_6/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_15_LC_5_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_14_LC_5_10_5/sr
Capture Clock    : du1.r_Count_14_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_14_LC_5_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_13_LC_5_10_4/sr
Capture Clock    : du1.r_Count_13_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_13_LC_5_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_12_LC_5_10_3/sr
Capture Clock    : du1.r_Count_12_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_12_LC_5_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_11_LC_5_10_2/sr
Capture Clock    : du1.r_Count_11_LC_5_10_2/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_11_LC_5_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_10_LC_5_10_1/sr
Capture Clock    : du1.r_Count_10_LC_5_10_1/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_10_LC_5_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_9_LC_5_10_0/sr
Capture Clock    : du1.r_Count_9_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__557/I                                         SRMux                          0              7157  34558  RISE       1
I__557/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_9_LC_5_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_CountZ0Z_1_LC_5_11_7/sr
Capture Clock    : du1.r_CountZ0Z_1_LC_5_11_7/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__558/I                                         SRMux                          0              7157  34558  RISE       1
I__558/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/sr                    LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_0_LC_5_11_3/sr
Capture Clock    : du1.r_Count_0_LC_5_11_3/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__558/I                                         SRMux                          0              7157  34558  RISE       1
I__558/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_0_LC_5_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_17_LC_5_11_0/sr
Capture Clock    : du1.r_Count_17_LC_5_11_0/clk
Setup Constraint : 40000p
Path slack       : 34558p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                                         Odrv4                          0              2921  34558  RISE       1
I__575/O                                         Odrv4                        351              3272  34558  RISE       1
I__577/I                                         LocalMux                       0              3272  34558  RISE       1
I__577/O                                         LocalMux                     330              3602  34558  RISE       1
I__579/I                                         InMux                          0              3602  34558  RISE       1
I__579/O                                         InMux                        259              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/in0             LogicCell40_SEQ_MODE_0000      0              3861  34558  RISE       1
du1.r_Count_RNI24KA_17_LC_4_10_5/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34558  RISE       1
I__436/I                                         LocalMux                       0              4310  34558  RISE       1
I__436/O                                         LocalMux                     330              4640  34558  RISE       1
I__437/I                                         InMux                          0              4640  34558  RISE       1
I__437/O                                         InMux                        259              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/in3                LogicCell40_SEQ_MODE_0000      0              4899  34558  RISE       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    316              5215  34558  RISE       1
I__335/I                                         Odrv4                          0              5215  34558  RISE       1
I__335/O                                         Odrv4                        351              5565  34558  RISE       1
I__336/I                                         Span4Mux_s3_h                  0              5565  34558  RISE       1
I__336/O                                         Span4Mux_s3_h                231              5797  34558  RISE       1
I__337/I                                         LocalMux                       0              5797  34558  RISE       1
I__337/O                                         LocalMux                     330              6127  34558  RISE       1
I__338/I                                         IoInMux                        0              6127  34558  RISE       1
I__338/O                                         IoInMux                      259              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6386  34558  RISE       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7003  34558  RISE      18
I__554/I                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__554/O                                         gio2CtrlBuf                    0              7003  34558  RISE       1
I__555/I                                         GlobalMux                      0              7003  34558  RISE       1
I__555/O                                         GlobalMux                    154              7157  34558  RISE       1
I__558/I                                         SRMux                          0              7157  34558  RISE       1
I__558/O                                         SRMux                        463              7620  34558  RISE       1
du1.r_Count_17_LC_5_11_0/sr                      LogicCell40_SEQ_MODE_1000      0              7620  34558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_17_LC_5_11_0/in3
Capture Clock    : du1.r_Count_17_LC_5_11_0/clk
Setup Constraint : 40000p
Path slack       : 35441p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
du1.r_Count_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
du1.r_Count_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
du1.r_Count_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
du1.r_Count_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
du1.r_Count_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
du1.r_Count_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
du1.r_Count_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
du1.r_Count_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
du1.r_Count_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
du1.r_Count_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
du1.r_Count_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  35441  RISE       1
du1.r_Count_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  35441  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin           ICE_CARRY_IN_MUX               0              6211  35441  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout          ICE_CARRY_IN_MUX             196              6407  35441  RISE       1
I__581/I                                 InMux                          0              6407  35441  RISE       1
I__581/O                                 InMux                        259              6667  35441  RISE       1
du1.r_Count_17_LC_5_11_0/in3             LogicCell40_SEQ_MODE_1000      0              6667  35441  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_16_LC_5_10_7/in3
Capture Clock    : du1.r_Count_16_LC_5_10_7/clk
Setup Constraint : 40000p
Path slack       : 35764p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
du1.r_Count_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
du1.r_Count_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
du1.r_Count_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
du1.r_Count_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
du1.r_Count_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
du1.r_Count_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
du1.r_Count_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
du1.r_Count_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
du1.r_Count_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
du1.r_Count_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
I__582/I                                 InMux                          0              6084  35764  RISE       1
I__582/O                                 InMux                        259              6344  35764  RISE       1
du1.r_Count_16_LC_5_10_7/in3             LogicCell40_SEQ_MODE_1000      0              6344  35764  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_17_LC_8_14_0/in3
Capture Clock    : du2.r_Count_17_LC_8_14_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du2.r_Count_11_LC_8_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du2.r_Count_11_LC_8_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du2.r_Count_12_LC_8_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du2.r_Count_12_LC_8_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du2.r_Count_13_LC_8_13_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du2.r_Count_13_LC_8_13_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du2.r_Count_14_LC_8_13_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du2.r_Count_14_LC_8_13_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
du2.r_Count_15_LC_8_13_6/carryin          LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
du2.r_Count_15_LC_8_13_6/carryout         LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
du2.r_Count_16_LC_8_13_7/carryin          LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
du2.r_Count_16_LC_8_13_7/carryout         LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_8_14_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_8_14_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__949/I                                  InMux                          0              6056  35792  RISE       1
I__949/O                                  InMux                        259              6316  35792  RISE       1
du2.r_Count_17_LC_8_14_0/in3              LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_15_LC_5_10_6/in3
Capture Clock    : du1.r_Count_15_LC_5_10_6/clk
Setup Constraint : 40000p
Path slack       : 35890p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
du1.r_Count_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
du1.r_Count_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
du1.r_Count_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
du1.r_Count_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
du1.r_Count_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
du1.r_Count_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
du1.r_Count_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
du1.r_Count_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
I__588/I                                 InMux                          0              5958  35890  RISE       1
I__588/O                                 InMux                        259              6218  35890  RISE       1
du1.r_Count_15_LC_5_10_6/in3             LogicCell40_SEQ_MODE_1000      0              6218  35890  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_14_LC_5_10_5/in3
Capture Clock    : du1.r_Count_14_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 36017p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
du1.r_Count_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
du1.r_Count_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
du1.r_Count_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
du1.r_Count_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
du1.r_Count_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
du1.r_Count_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
I__596/I                                 InMux                          0              5832  36016  RISE       1
I__596/O                                 InMux                        259              6091  36016  RISE       1
du1.r_Count_14_LC_5_10_5/in3             LogicCell40_SEQ_MODE_1000      0              6091  36016  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_16_LC_8_13_7/in3
Capture Clock    : du2.r_Count_16_LC_8_13_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du2.r_Count_11_LC_8_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du2.r_Count_11_LC_8_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du2.r_Count_12_LC_8_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du2.r_Count_12_LC_8_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du2.r_Count_13_LC_8_13_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du2.r_Count_13_LC_8_13_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du2.r_Count_14_LC_8_13_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du2.r_Count_14_LC_8_13_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
du2.r_Count_15_LC_8_13_6/carryin          LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
du2.r_Count_15_LC_8_13_6/carryout         LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__950/I                                  InMux                          0              5734  36115  RISE       1
I__950/O                                  InMux                        259              5993  36115  RISE       1
du2.r_Count_16_LC_8_13_7/in3              LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_13_LC_5_10_4/in3
Capture Clock    : du1.r_Count_13_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 36143p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
du1.r_Count_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
du1.r_Count_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
du1.r_Count_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
du1.r_Count_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
I__604/I                                 InMux                          0              5706  36143  RISE       1
I__604/O                                 InMux                        259              5965  36143  RISE       1
du1.r_Count_13_LC_5_10_4/in3             LogicCell40_SEQ_MODE_1000      0              5965  36143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_CountZ0Z_2_LC_8_12_1/lcout
Path End         : du2.r_State_LC_7_12_3/in3
Capture Clock    : du2.r_State_LC_7_12_3/clk
Setup Constraint : 40000p
Path slack       : 36171p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_CountZ0Z_2_LC_8_12_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__826/I                           LocalMux                       0              2921  36171  RISE       1
I__826/O                           LocalMux                     330              3251  36171  RISE       1
I__828/I                           InMux                          0              3251  36171  RISE       1
I__828/O                           InMux                        259              3510  36171  RISE       1
du2.r_State_RNO_4_LC_7_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  36171  RISE       1
du2.r_State_RNO_4_LC_7_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36171  RISE       1
I__847/I                           Odrv4                          0              3959  36171  RISE       1
I__847/O                           Odrv4                        351              4310  36171  RISE       1
I__848/I                           LocalMux                       0              4310  36171  RISE       1
I__848/O                           LocalMux                     330              4640  36171  RISE       1
I__849/I                           InMux                          0              4640  36171  RISE       1
I__849/O                           InMux                        259              4899  36171  RISE       1
du2.r_State_RNO_1_LC_7_13_6/in0    LogicCell40_SEQ_MODE_0000      0              4899  36171  RISE       1
du2.r_State_RNO_1_LC_7_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              5348  36171  RISE       1
I__844/I                           LocalMux                       0              5348  36171  RISE       1
I__844/O                           LocalMux                     330              5678  36171  RISE       1
I__845/I                           InMux                          0              5678  36171  RISE       1
I__845/O                           InMux                        259              5937  36171  RISE       1
du2.r_State_LC_7_12_3/in3          LogicCell40_SEQ_MODE_1000      0              5937  36171  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_15_LC_8_13_6/in3
Capture Clock    : du2.r_Count_15_LC_8_13_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du2.r_Count_11_LC_8_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du2.r_Count_11_LC_8_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du2.r_Count_12_LC_8_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du2.r_Count_12_LC_8_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du2.r_Count_13_LC_8_13_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du2.r_Count_13_LC_8_13_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du2.r_Count_14_LC_8_13_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du2.r_Count_14_LC_8_13_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__956/I                                  InMux                          0              5608  36241  RISE       1
I__956/O                                  InMux                        259              5867  36241  RISE       1
du2.r_Count_15_LC_8_13_6/in3              LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_12_LC_5_10_3/in3
Capture Clock    : du1.r_Count_12_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 36269p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
du1.r_Count_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
du1.r_Count_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
I__500/I                                 InMux                          0              5579  36269  RISE       1
I__500/O                                 InMux                        259              5839  36269  RISE       1
du1.r_Count_12_LC_5_10_3/in3             LogicCell40_SEQ_MODE_1000      0              5839  36269  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_State_LC_4_9_6/in3
Capture Clock    : du1.r_State_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 36304p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__575/I                           Odrv4                          0              2921  34558  RISE       1
I__575/O                           Odrv4                        351              3272  34558  RISE       1
I__577/I                           LocalMux                       0              3272  34558  RISE       1
I__577/O                           LocalMux                     330              3602  34558  RISE       1
I__580/I                           InMux                          0              3602  36304  RISE       1
I__580/O                           InMux                        259              3861  36304  RISE       1
du1.r_State_RNO_2_LC_4_10_1/in0    LogicCell40_SEQ_MODE_0000      0              3861  36304  RISE       1
du1.r_State_RNO_2_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36304  RISE       1
I__323/I                           LocalMux                       0              4310  36304  RISE       1
I__323/O                           LocalMux                     330              4640  36304  RISE       1
I__324/I                           InMux                          0              4640  36304  RISE       1
I__324/O                           InMux                        259              4899  36304  RISE       1
du1.r_State_RNO_0_LC_4_9_1/in3     LogicCell40_SEQ_MODE_0000      0              4899  36304  RISE       1
du1.r_State_RNO_0_LC_4_9_1/lcout   LogicCell40_SEQ_MODE_0000    316              5215  36304  RISE       1
I__325/I                           LocalMux                       0              5215  36304  RISE       1
I__325/O                           LocalMux                     330              5544  36304  RISE       1
I__326/I                           InMux                          0              5544  36304  RISE       1
I__326/O                           InMux                        259              5804  36304  RISE       1
du1.r_State_LC_4_9_6/in3           LogicCell40_SEQ_MODE_1000      0              5804  36304  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_14_LC_8_13_5/in3
Capture Clock    : du2.r_Count_14_LC_8_13_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du2.r_Count_11_LC_8_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du2.r_Count_11_LC_8_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du2.r_Count_12_LC_8_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du2.r_Count_12_LC_8_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du2.r_Count_13_LC_8_13_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du2.r_Count_13_LC_8_13_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__963/I                                  InMux                          0              5481  36367  RISE       1
I__963/O                                  InMux                        259              5741  36367  RISE       1
du2.r_Count_14_LC_8_13_5/in3              LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_8_LC_5_9_7/lcout
Path End         : du1.r_State_LC_4_9_6/in1
Capture Clock    : du1.r_State_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 36396p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_8_LC_5_9_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921  34705  RISE       3
I__527/I                           LocalMux                       0              2921  34705  RISE       1
I__527/O                           LocalMux                     330              3251  34705  RISE       1
I__530/I                           InMux                          0              3251  36395  RISE       1
I__530/O                           InMux                        259              3510  36395  RISE       1
du1.r_State_RNO_5_LC_4_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  36395  RISE       1
du1.r_State_RNO_5_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36395  RISE       1
I__434/I                           LocalMux                       0              3959  36395  RISE       1
I__434/O                           LocalMux                     330              4289  36395  RISE       1
I__435/I                           InMux                          0              4289  36395  RISE       1
I__435/O                           InMux                        259              4548  36395  RISE       1
du1.r_State_RNO_1_LC_4_10_7/in0    LogicCell40_SEQ_MODE_0000      0              4548  36395  RISE       1
du1.r_State_RNO_1_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              4997  36395  RISE       1
I__431/I                           LocalMux                       0              4997  36395  RISE       1
I__431/O                           LocalMux                     330              5327  36395  RISE       1
I__432/I                           InMux                          0              5327  36395  RISE       1
I__432/O                           InMux                        259              5586  36395  RISE       1
du1.r_State_LC_4_9_6/in1           LogicCell40_SEQ_MODE_1000      0              5586  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_11_LC_5_10_2/in3
Capture Clock    : du1.r_Count_11_LC_5_10_2/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
du1.r_Count_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
du1.r_Count_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
I__507/I                                 InMux                          0              5453  36395  RISE       1
I__507/O                                 InMux                        259              5713  36395  RISE       1
du1.r_Count_11_LC_5_10_2/in3             LogicCell40_SEQ_MODE_1000      0              5713  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_13_LC_8_13_4/in3
Capture Clock    : du2.r_Count_13_LC_8_13_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du2.r_Count_11_LC_8_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du2.r_Count_11_LC_8_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du2.r_Count_12_LC_8_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du2.r_Count_12_LC_8_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__971/I                                  InMux                          0              5355  36493  RISE       1
I__971/O                                  InMux                        259              5615  36493  RISE       1
du2.r_Count_13_LC_8_13_4/in3              LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_10_LC_5_10_1/in3
Capture Clock    : du1.r_Count_10_LC_5_10_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
du1.r_Count_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
du1.r_Count_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
I__514/I                                 InMux                          0              5327  36521  RISE       1
I__514/O                                 InMux                        259              5586  36521  RISE       1
du1.r_Count_10_LC_5_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_12_LC_8_13_3/in3
Capture Clock    : du2.r_Count_12_LC_8_13_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du2.r_Count_11_LC_8_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du2.r_Count_11_LC_8_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__980/I                                  InMux                          0              5229  36620  RISE       1
I__980/O                                  InMux                        259              5488  36620  RISE       1
du2.r_Count_12_LC_8_13_3/in3              LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_9_LC_5_10_0/in3
Capture Clock    : du1.r_Count_9_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 36648p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
du1.r_Count_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
du1.r_Count_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin           ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout          ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
I__520/I                                 InMux                          0              5201  36648  RISE       1
I__520/O                                 InMux                        259              5460  36648  RISE       1
du1.r_Count_9_LC_5_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5460  36648  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_11_LC_8_13_2/in3
Capture Clock    : du2.r_Count_11_LC_8_13_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du2.r_Count_10_LC_8_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du2.r_Count_10_LC_8_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__857/I                                  InMux                          0              5103  36746  RISE       1
I__857/O                                  InMux                        259              5362  36746  RISE       1
du2.r_Count_11_LC_8_13_2/in3              LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_14_LC_8_13_5/lcout
Path End         : du2.r_State_LC_7_12_3/in2
Capture Clock    : du2.r_State_LC_7_12_3/clk
Setup Constraint : 40000p
Path slack       : 36830p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_14_LC_8_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__964/I                           Odrv4                          0              2921  34635  RISE       1
I__964/O                           Odrv4                        351              3272  34635  RISE       1
I__966/I                           LocalMux                       0              3272  34635  RISE       1
I__966/O                           LocalMux                     330              3602  34635  RISE       1
I__969/I                           InMux                          0              3602  36830  RISE       1
I__969/O                           InMux                        259              3861  36830  RISE       1
du2.r_State_RNO_2_LC_7_13_1/in1    LogicCell40_SEQ_MODE_0000      0              3861  36830  RISE       1
du2.r_State_RNO_2_LC_7_13_1/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36830  RISE       1
I__735/I                           LocalMux                       0              4261  36830  RISE       1
I__735/O                           LocalMux                     330              4591  36830  RISE       1
I__736/I                           InMux                          0              4591  36830  RISE       1
I__736/O                           InMux                        259              4850  36830  RISE       1
du2.r_State_RNO_0_LC_7_12_2/in1    LogicCell40_SEQ_MODE_0000      0              4850  36830  RISE       1
du2.r_State_RNO_0_LC_7_12_2/ltout  LogicCell40_SEQ_MODE_0000    379              5229  36830  FALL       1
I__745/I                           CascadeMux                     0              5229  36830  FALL       1
I__745/O                           CascadeMux                     0              5229  36830  FALL       1
du2.r_State_LC_7_12_3/in2          LogicCell40_SEQ_MODE_1000      0              5229  36830  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_10_LC_8_13_1/in3
Capture Clock    : du2.r_Count_10_LC_8_13_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du2.r_Count_9_LC_8_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du2.r_Count_9_LC_8_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__864/I                                  InMux                          0              4976  36872  RISE       1
I__864/O                                  InMux                        259              5236  36872  RISE       1
du2.r_Count_10_LC_8_13_1/in3              LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_8_LC_5_9_7/in3
Capture Clock    : du1.r_Count_8_LC_5_9_7/clk
Setup Constraint : 40000p
Path slack       : 36970p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
du1.r_Count_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
du1.r_Count_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
I__526/I                                 InMux                          0              4878  36970  RISE       1
I__526/O                                 InMux                        259              5138  36970  RISE       1
du1.r_Count_8_LC_5_9_7/in3               LogicCell40_SEQ_MODE_1000      0              5138  36970  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_9_LC_8_13_0/in3
Capture Clock    : du2.r_Count_9_LC_8_13_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du2.r_Count_8_LC_8_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du2.r_Count_8_LC_8_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__870/I                                  InMux                          0              4850  36998  RISE       1
I__870/O                                  InMux                        259              5110  36998  RISE       1
du2.r_Count_9_LC_8_13_0/in3               LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : r_State_1_LC_5_12_6/in0
Capture Clock    : r_State_1_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 37061p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35862  RISE       5
I__620/I                             Odrv4                          0              2921  37061  RISE       1
I__620/O                             Odrv4                        351              3272  37061  RISE       1
I__623/I                             LocalMux                       0              3272  37061  RISE       1
I__623/O                             LocalMux                     330              3602  37061  RISE       1
I__625/I                             InMux                          0              3602  37061  RISE       1
I__625/O                             InMux                        259              3861  37061  RISE       1
du1.r_State_RNITG1E_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3861  37061  RISE       1
du1.r_State_RNITG1E_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    400              4261  37061  RISE       1
I__612/I                             LocalMux                       0              4261  37061  RISE       1
I__612/O                             LocalMux                     330              4591  37061  RISE       1
I__613/I                             InMux                          0              4591  37061  RISE       1
I__613/O                             InMux                        259              4850  37061  RISE       1
r_State_1_LC_5_12_6/in0              LogicCell40_SEQ_MODE_1000      0              4850  37061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_7_LC_5_9_6/in3
Capture Clock    : du1.r_Count_7_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 37097p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
du1.r_Count_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
du1.r_Count_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
I__532/I                                 InMux                          0              4752  37096  RISE       1
I__532/O                                 InMux                        259              5011  37096  RISE       1
du1.r_Count_7_LC_5_9_6/in3               LogicCell40_SEQ_MODE_1000      0              5011  37096  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : r_State_0_LC_5_12_2/in1
Capture Clock    : r_State_0_LC_5_12_2/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35862  RISE       5
I__620/I                            Odrv4                          0              2921  37061  RISE       1
I__620/O                            Odrv4                        351              3272  37061  RISE       1
I__623/I                            LocalMux                       0              3272  37061  RISE       1
I__623/O                            LocalMux                     330              3602  37061  RISE       1
I__626/I                            InMux                          0              3602  37131  RISE       1
I__626/O                            InMux                        259              3861  37131  RISE       1
r_State_ns_1_0__m1_LC_5_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3861  37131  RISE       1
r_State_ns_1_0__m1_LC_5_12_5/lcout  LogicCell40_SEQ_MODE_0000    400              4261  37131  RISE       1
I__614/I                            LocalMux                       0              4261  37131  RISE       1
I__614/O                            LocalMux                     330              4591  37131  RISE       1
I__615/I                            InMux                          0              4591  37131  RISE       1
I__615/O                            InMux                        259              4850  37131  RISE       1
r_State_0_LC_5_12_2/in1             LogicCell40_SEQ_MODE_1000      0              4850  37131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_6_LC_5_9_5/in3
Capture Clock    : du1.r_Count_6_LC_5_9_5/clk
Setup Constraint : 40000p
Path slack       : 37223p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
du1.r_Count_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
du1.r_Count_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
I__539/I                                 InMux                          0              4626  37223  RISE       1
I__539/O                                 InMux                        259              4885  37223  RISE       1
du1.r_Count_6_LC_5_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4885  37223  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_8_LC_8_12_7/in3
Capture Clock    : du2.r_Count_8_LC_8_12_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du2.r_Count_7_LC_8_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du2.r_Count_7_LC_8_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__877/I                                  InMux                          0              4527  37321  RISE       1
I__877/O                                  InMux                        259              4787  37321  RISE       1
du2.r_Count_8_LC_8_12_7/in3               LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_5_LC_5_9_4/in3
Capture Clock    : du1.r_Count_5_LC_5_9_4/clk
Setup Constraint : 40000p
Path slack       : 37349p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
du1.r_Count_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
du1.r_Count_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
I__546/I                                 InMux                          0              4499  37349  RISE       1
I__546/O                                 InMux                        259              4759  37349  RISE       1
du1.r_Count_5_LC_5_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4759  37349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_7_LC_8_12_6/in3
Capture Clock    : du2.r_Count_7_LC_8_12_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du2.r_Count_6_LC_8_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du2.r_Count_6_LC_8_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__883/I                                  InMux                          0              4401  37447  RISE       1
I__883/O                                  InMux                        259              4661  37447  RISE       1
du2.r_Count_7_LC_8_12_6/in3               LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_4_LC_5_9_3/in3
Capture Clock    : du1.r_Count_4_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 37475p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
du1.r_Count_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
du1.r_Count_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
I__472/I                                 InMux                          0              4373  37475  RISE       1
I__472/O                                 InMux                        259              4633  37475  RISE       1
du1.r_Count_4_LC_5_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4633  37475  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_6_LC_8_12_5/in3
Capture Clock    : du2.r_Count_6_LC_8_12_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du2.r_Count_5_LC_8_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du2.r_Count_5_LC_8_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__890/I                                  InMux                          0              4275  37573  RISE       1
I__890/O                                  InMux                        259              4534  37573  RISE       1
du2.r_Count_6_LC_8_12_5/in3               LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_3_LC_5_9_2/in3
Capture Clock    : du1.r_Count_3_LC_5_9_2/clk
Setup Constraint : 40000p
Path slack       : 37602p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
du1.r_Count_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
du1.r_Count_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
I__478/I                                 InMux                          0              4247  37601  RISE       1
I__478/O                                 InMux                        259              4506  37601  RISE       1
du1.r_Count_3_LC_5_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4506  37601  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_5_LC_8_12_4/in3
Capture Clock    : du2.r_Count_5_LC_8_12_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du2.r_Count_4_LC_8_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du2.r_Count_4_LC_8_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__897/I                                  InMux                          0              4149  37700  RISE       1
I__897/O                                  InMux                        259              4408  37700  RISE       1
du2.r_Count_5_LC_8_12_4/in3               LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_Count_2_LC_5_9_1/in3
Capture Clock    : du1.r_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 37728p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__560/I                                 Odrv4                          0              2921  35441  RISE       1
I__560/O                                 Odrv4                        351              3272  35441  RISE       1
I__563/I                                 LocalMux                       0              3272  35441  RISE       1
I__563/O                                 LocalMux                     330              3602  35441  RISE       1
I__565/I                                 InMux                          0              3602  35441  RISE       1
I__565/O                                 InMux                        259              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
I__484/I                                 InMux                          0              4121  37728  RISE       1
I__484/O                                 InMux                        259              4380  37728  RISE       1
du1.r_Count_2_LC_5_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4380  37728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_0_LC_1_13_6/in0
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 37748p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33625  RISE      12
I__778/I                   Odrv4                          0              2921  35385  RISE       1
I__778/O                   Odrv4                        351              3272  35385  RISE       1
I__782/I                   Span4Mux_h                     0              3272  35385  RISE       1
I__782/O                   Span4Mux_h                   302              3574  35385  RISE       1
I__787/I                   LocalMux                       0              3574  37749  RISE       1
I__787/O                   LocalMux                     330              3903  37749  RISE       1
I__793/I                   InMux                          0              3903  37749  RISE       1
I__793/O                   InMux                        259              4163  37749  RISE       1
r_Count_1_0_LC_1_13_6/in0  LogicCell40_SEQ_MODE_1000      0              4163  37749  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_1_LC_2_13_0/in0
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Setup Constraint : 40000p
Path slack       : 37748p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33625  RISE      12
I__778/I                   Odrv4                          0              2921  35385  RISE       1
I__778/O                   Odrv4                        351              3272  35385  RISE       1
I__782/I                   Span4Mux_h                     0              3272  35385  RISE       1
I__782/O                   Span4Mux_h                   302              3574  35385  RISE       1
I__788/I                   LocalMux                       0              3574  37749  RISE       1
I__788/O                   LocalMux                     330              3903  37749  RISE       1
I__795/I                   InMux                          0              3903  37749  RISE       1
I__795/O                   InMux                        259              4163  37749  RISE       1
r_Count_1_1_LC_2_13_0/in0  LogicCell40_SEQ_MODE_1000      0              4163  37749  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_3_LC_1_13_4/in0
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 37748p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33625  RISE      12
I__778/I                   Odrv4                          0              2921  35385  RISE       1
I__778/O                   Odrv4                        351              3272  35385  RISE       1
I__782/I                   Span4Mux_h                     0              3272  35385  RISE       1
I__782/O                   Span4Mux_h                   302              3574  35385  RISE       1
I__787/I                   LocalMux                       0              3574  37749  RISE       1
I__787/O                   LocalMux                     330              3903  37749  RISE       1
I__794/I                   InMux                          0              3903  37749  RISE       1
I__794/O                   InMux                        259              4163  37749  RISE       1
r_Count_1_3_LC_1_13_4/in0  LogicCell40_SEQ_MODE_1000      0              4163  37749  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_2_LC_2_13_2/in0
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 37748p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33625  RISE      12
I__778/I                   Odrv4                          0              2921  35385  RISE       1
I__778/O                   Odrv4                        351              3272  35385  RISE       1
I__782/I                   Span4Mux_h                     0              3272  35385  RISE       1
I__782/O                   Span4Mux_h                   302              3574  35385  RISE       1
I__788/I                   LocalMux                       0              3574  37749  RISE       1
I__788/O                   LocalMux                     330              3903  37749  RISE       1
I__796/I                   InMux                          0              3903  37749  RISE       1
I__796/O                   InMux                        259              4163  37749  RISE       1
r_Count_1_2_LC_2_13_2/in0  LogicCell40_SEQ_MODE_1000      0              4163  37749  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_1_LC_2_13_0/in1
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35567  RISE       7
I__798/I                   Odrv4                          0              2921  36781  RISE       1
I__798/O                   Odrv4                        351              3272  36781  RISE       1
I__801/I                   Span4Mux_h                     0              3272  36781  RISE       1
I__801/O                   Span4Mux_h                   302              3574  36781  RISE       1
I__803/I                   LocalMux                       0              3574  36781  RISE       1
I__803/O                   LocalMux                     330              3903  36781  RISE       1
I__807/I                   InMux                          0              3903  37819  RISE       1
I__807/O                   InMux                        259              4163  37819  RISE       1
r_Count_1_1_LC_2_13_0/in1  LogicCell40_SEQ_MODE_1000      0              4163  37819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : r_State_1_LC_5_12_6/in2
Capture Clock    : r_State_1_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35862  RISE       5
I__620/I                            Odrv4                          0              2921  37061  RISE       1
I__620/O                            Odrv4                        351              3272  37061  RISE       1
I__623/I                            LocalMux                       0              3272  37061  RISE       1
I__623/O                            LocalMux                     330              3602  37061  RISE       1
I__626/I                            InMux                          0              3602  37131  RISE       1
I__626/O                            InMux                        259              3861  37131  RISE       1
r_State_ns_1_0__m1_LC_5_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3861  37131  RISE       1
r_State_ns_1_0__m1_LC_5_12_5/ltout  LogicCell40_SEQ_MODE_0000    379              4240  37819  FALL       1
I__611/I                            CascadeMux                     0              4240  37819  FALL       1
I__611/O                            CascadeMux                     0              4240  37819  FALL       1
r_State_1_LC_5_12_6/in2             LogicCell40_SEQ_MODE_1000      0              4240  37819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : r_State_0_LC_5_12_2/in2
Capture Clock    : r_State_0_LC_5_12_2/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35862  RISE       5
I__620/I                             Odrv4                          0              2921  37061  RISE       1
I__620/O                             Odrv4                        351              3272  37061  RISE       1
I__623/I                             LocalMux                       0              3272  37061  RISE       1
I__623/O                             LocalMux                     330              3602  37061  RISE       1
I__625/I                             InMux                          0              3602  37061  RISE       1
I__625/O                             InMux                        259              3861  37061  RISE       1
du1.r_State_RNITG1E_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3861  37061  RISE       1
du1.r_State_RNITG1E_LC_5_12_1/ltout  LogicCell40_SEQ_MODE_0000    379              4240  37819  FALL       1
I__553/I                             CascadeMux                     0              4240  37819  FALL       1
I__553/O                             CascadeMux                     0              4240  37819  FALL       1
r_State_0_LC_5_12_2/in2              LogicCell40_SEQ_MODE_1000      0              4240  37819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_3_LC_1_13_4/in1
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35567  RISE       7
I__798/I                   Odrv4                          0              2921  36781  RISE       1
I__798/O                   Odrv4                        351              3272  36781  RISE       1
I__801/I                   Span4Mux_h                     0              3272  36781  RISE       1
I__801/O                   Span4Mux_h                   302              3574  36781  RISE       1
I__805/I                   LocalMux                       0              3574  37819  RISE       1
I__805/O                   LocalMux                     330              3903  37819  RISE       1
I__810/I                   InMux                          0              3903  37819  RISE       1
I__810/O                   InMux                        259              4163  37819  RISE       1
r_Count_1_3_LC_1_13_4/in1  LogicCell40_SEQ_MODE_1000      0              4163  37819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_2_LC_2_13_2/in1
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35567  RISE       7
I__798/I                   Odrv4                          0              2921  36781  RISE       1
I__798/O                   Odrv4                        351              3272  36781  RISE       1
I__801/I                   Span4Mux_h                     0              3272  36781  RISE       1
I__801/O                   Span4Mux_h                   302              3574  36781  RISE       1
I__803/I                   LocalMux                       0              3574  36781  RISE       1
I__803/O                   LocalMux                     330              3903  36781  RISE       1
I__808/I                   InMux                          0              3903  37819  RISE       1
I__808/O                   InMux                        259              4163  37819  RISE       1
r_Count_1_2_LC_2_13_2/in1  LogicCell40_SEQ_MODE_1000      0              4163  37819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_4_LC_8_12_3/in3
Capture Clock    : du2.r_Count_4_LC_8_12_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du2.r_Count_3_LC_8_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du2.r_Count_3_LC_8_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__903/I                                  InMux                          0              4022  37826  RISE       1
I__903/O                                  InMux                        259              4282  37826  RISE       1
du2.r_Count_4_LC_8_12_3/in3               LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_0_LC_1_13_6/in2
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 37847p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35567  RISE       7
I__798/I                   Odrv4                          0              2921  36781  RISE       1
I__798/O                   Odrv4                        351              3272  36781  RISE       1
I__801/I                   Span4Mux_h                     0              3272  36781  RISE       1
I__801/O                   Span4Mux_h                   302              3574  36781  RISE       1
I__804/I                   LocalMux                       0              3574  37847  RISE       1
I__804/O                   LocalMux                     330              3903  37847  RISE       1
I__809/I                   InMux                          0              3903  37847  RISE       1
I__809/O                   InMux                        259              4163  37847  RISE       1
I__812/I                   CascadeMux                     0              4163  37847  RISE       1
I__812/O                   CascadeMux                     0              4163  37847  RISE       1
r_Count_1_0_LC_1_13_6/in2  LogicCell40_SEQ_MODE_1000      0              4163  37847  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in1
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 37917p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__346/I                                Odrv4                          0              2921  37917  RISE       1
I__346/O                                Odrv4                        351              3272  37917  RISE       1
I__351/I                                Span4Mux_s1_v                  0              3272  37917  RISE       1
I__351/O                                Span4Mux_s1_v                203              3475  37917  RISE       1
I__359/I                                LocalMux                       0              3475  37917  RISE       1
I__359/O                                LocalMux                     330              3805  37917  RISE       1
I__360/I                                InMux                          0              3805  37917  RISE       1
I__360/O                                InMux                        259              4065  37917  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in1  LogicCell40_SEQ_MODE_1000      0              4065  37917  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_3_LC_8_12_2/in3
Capture Clock    : du2.r_Count_3_LC_8_12_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__909/I                                  InMux                          0              3896  37952  RISE       1
I__909/O                                  InMux                        259              4156  37952  RISE       1
du2.r_Count_3_LC_8_12_2/in3               LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in3
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38043p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__384/I                                Odrv4                          0              2921  38043  RISE       1
I__384/O                                Odrv4                        351              3272  38043  RISE       1
I__389/I                                Span4Mux_s1_v                  0              3272  38043  RISE       1
I__389/O                                Span4Mux_s1_v                203              3475  38043  RISE       1
I__397/I                                LocalMux                       0              3475  38043  RISE       1
I__397/O                                LocalMux                     330              3805  38043  RISE       1
I__400/I                                InMux                          0              3805  38043  RISE       1
I__400/O                                InMux                        259              4065  38043  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in3  LogicCell40_SEQ_MODE_1000      0              4065  38043  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in0
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__403/I                                Odrv4                          0              2921  38050  RISE       1
I__403/O                                Odrv4                        351              3272  38050  RISE       1
I__407/I                                LocalMux                       0              3272  38050  RISE       1
I__407/O                                LocalMux                     330              3602  38050  RISE       1
I__410/I                                InMux                          0              3602  38050  RISE       1
I__410/O                                InMux                        259              3861  38050  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in0
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__345/I                                Odrv4                          0              2921  38050  RISE       1
I__345/O                                Odrv4                        351              3272  38050  RISE       1
I__350/I                                LocalMux                       0              3272  38050  RISE       1
I__350/O                                LocalMux                     330              3602  38050  RISE       1
I__354/I                                InMux                          0              3602  38050  RISE       1
I__354/O                                InMux                        259              3861  38050  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in0
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__345/I                                Odrv4                          0              2921  38050  RISE       1
I__345/O                                Odrv4                        351              3272  38050  RISE       1
I__350/I                                LocalMux                       0              3272  38050  RISE       1
I__350/O                                LocalMux                     330              3602  38050  RISE       1
I__355/I                                InMux                          0              3602  38050  RISE       1
I__355/O                                InMux                        259              3861  38050  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in0
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__403/I                                Odrv4                          0              2921  38050  RISE       1
I__403/O                                Odrv4                        351              3272  38050  RISE       1
I__408/I                                LocalMux                       0              3272  38050  RISE       1
I__408/O                                LocalMux                     330              3602  38050  RISE       1
I__414/I                                InMux                          0              3602  38050  RISE       1
I__414/O                                InMux                        259              3861  38050  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in0
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__403/I                                Odrv4                          0              2921  38050  RISE       1
I__403/O                                Odrv4                        351              3272  38050  RISE       1
I__407/I                                LocalMux                       0              3272  38050  RISE       1
I__407/O                                LocalMux                     330              3602  38050  RISE       1
I__411/I                                InMux                          0              3602  38050  RISE       1
I__411/O                                InMux                        259              3861  38050  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in0
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__403/I                                Odrv4                          0              2921  38050  RISE       1
I__403/O                                Odrv4                        351              3272  38050  RISE       1
I__407/I                                LocalMux                       0              3272  38050  RISE       1
I__407/O                                LocalMux                     330              3602  38050  RISE       1
I__412/I                                InMux                          0              3602  38050  RISE       1
I__412/O                                InMux                        259              3861  38050  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : r_Switch_1_LC_5_12_4/in0
Capture Clock    : r_Switch_1_LC_5_12_4/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35862  RISE       5
I__620/I                    Odrv4                          0              2921  37061  RISE       1
I__620/O                    Odrv4                        351              3272  37061  RISE       1
I__623/I                    LocalMux                       0              3272  37061  RISE       1
I__623/O                    LocalMux                     330              3602  37061  RISE       1
I__627/I                    InMux                          0              3602  38050  RISE       1
I__627/O                    InMux                        259              3861  38050  RISE       1
r_Switch_1_LC_5_12_4/in0    LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_5_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_CountZ0Z_2_LC_8_12_1/in3
Capture Clock    : du2.r_CountZ0Z_2_LC_8_12_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__839/I                                  LocalMux                       0              2921  35792  RISE       1
I__839/O                                  LocalMux                     330              3251  35792  RISE       1
I__842/I                                  InMux                          0              3251  35792  RISE       1
I__842/O                                  InMux                        259              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__825/I                                  InMux                          0              3770  38078  RISE       1
I__825/O                                  InMux                        259              4029  38078  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/in3            LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in1
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__363/I                                Odrv4                          0              2921  38120  RISE       1
I__363/O                                Odrv4                        351              3272  38120  RISE       1
I__367/I                                LocalMux                       0              3272  38120  RISE       1
I__367/O                                LocalMux                     330              3602  38120  RISE       1
I__370/I                                InMux                          0              3602  38120  RISE       1
I__370/O                                InMux                        259              3861  38120  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in1
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__383/I                                Odrv4                          0              2921  38120  RISE       1
I__383/O                                Odrv4                        351              3272  38120  RISE       1
I__388/I                                LocalMux                       0              3272  38120  RISE       1
I__388/O                                LocalMux                     330              3602  38120  RISE       1
I__393/I                                InMux                          0              3602  38120  RISE       1
I__393/O                                InMux                        259              3861  38120  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in1
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__363/I                                Odrv4                          0              2921  38120  RISE       1
I__363/O                                Odrv4                        351              3272  38120  RISE       1
I__367/I                                LocalMux                       0              3272  38120  RISE       1
I__367/O                                LocalMux                     330              3602  38120  RISE       1
I__374/I                                InMux                          0              3602  38120  RISE       1
I__374/O                                InMux                        259              3861  38120  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in1
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__383/I                                Odrv4                          0              2921  38120  RISE       1
I__383/O                                Odrv4                        351              3272  38120  RISE       1
I__388/I                                LocalMux                       0              3272  38120  RISE       1
I__388/O                                LocalMux                     330              3602  38120  RISE       1
I__394/I                                InMux                          0              3602  38120  RISE       1
I__394/O                                InMux                        259              3861  38120  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in1
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__383/I                                Odrv4                          0              2921  38120  RISE       1
I__383/O                                Odrv4                        351              3272  38120  RISE       1
I__388/I                                LocalMux                       0              3272  38120  RISE       1
I__388/O                                LocalMux                     330              3602  38120  RISE       1
I__395/I                                InMux                          0              3602  38120  RISE       1
I__395/O                                InMux                        259              3861  38120  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in2
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__363/I                                Odrv4                          0              2921  38120  RISE       1
I__363/O                                Odrv4                        351              3272  38120  RISE       1
I__368/I                                LocalMux                       0              3272  38148  RISE       1
I__368/O                                LocalMux                     330              3602  38148  RISE       1
I__375/I                                InMux                          0              3602  38148  RISE       1
I__375/O                                InMux                        259              3861  38148  RISE       1
I__379/I                                CascadeMux                     0              3861  38148  RISE       1
I__379/O                                CascadeMux                     0              3861  38148  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in2
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__363/I                                Odrv4                          0              2921  38120  RISE       1
I__363/O                                Odrv4                        351              3272  38120  RISE       1
I__367/I                                LocalMux                       0              3272  38120  RISE       1
I__367/O                                LocalMux                     330              3602  38120  RISE       1
I__371/I                                InMux                          0              3602  38148  RISE       1
I__371/O                                InMux                        259              3861  38148  RISE       1
I__376/I                                CascadeMux                     0              3861  38148  RISE       1
I__376/O                                CascadeMux                     0              3861  38148  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in2
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__363/I                                Odrv4                          0              2921  38120  RISE       1
I__363/O                                Odrv4                        351              3272  38120  RISE       1
I__367/I                                LocalMux                       0              3272  38120  RISE       1
I__367/O                                LocalMux                     330              3602  38120  RISE       1
I__372/I                                InMux                          0              3602  38148  RISE       1
I__372/O                                InMux                        259              3861  38148  RISE       1
I__377/I                                CascadeMux                     0              3861  38148  RISE       1
I__377/O                                CascadeMux                     0              3861  38148  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in2
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__363/I                                Odrv4                          0              2921  38120  RISE       1
I__363/O                                Odrv4                        351              3272  38120  RISE       1
I__367/I                                LocalMux                       0              3272  38120  RISE       1
I__367/O                                LocalMux                     330              3602  38120  RISE       1
I__373/I                                InMux                          0              3602  38148  RISE       1
I__373/O                                InMux                        259              3861  38148  RISE       1
I__378/I                                CascadeMux                     0              3861  38148  RISE       1
I__378/O                                CascadeMux                     0              3861  38148  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in2
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__383/I                                Odrv4                          0              2921  38120  RISE       1
I__383/O                                Odrv4                        351              3272  38120  RISE       1
I__388/I                                LocalMux                       0              3272  38120  RISE       1
I__388/O                                LocalMux                     330              3602  38120  RISE       1
I__392/I                                InMux                          0              3602  38148  RISE       1
I__392/O                                InMux                        259              3861  38148  RISE       1
I__398/I                                CascadeMux                     0              3861  38148  RISE       1
I__398/O                                CascadeMux                     0              3861  38148  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in2
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__383/I                                Odrv4                          0              2921  38120  RISE       1
I__383/O                                Odrv4                        351              3272  38120  RISE       1
I__388/I                                LocalMux                       0              3272  38120  RISE       1
I__388/O                                LocalMux                     330              3602  38120  RISE       1
I__396/I                                InMux                          0              3602  38148  RISE       1
I__396/O                                InMux                        259              3861  38148  RISE       1
I__399/I                                CascadeMux                     0              3861  38148  RISE       1
I__399/O                                CascadeMux                     0              3861  38148  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : r_Switch_2_LC_5_12_3/in3
Capture Clock    : r_Switch_2_LC_5_12_3/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__738/I                     Odrv4                          0              2921  37216  RISE       1
I__738/O                     Odrv4                        351              3272  37216  RISE       1
I__741/I                     LocalMux                       0              3272  37216  RISE       1
I__741/O                     LocalMux                     330              3602  37216  RISE       1
I__744/I                     InMux                          0              3602  38247  RISE       1
I__744/O                     InMux                        259              3861  38247  RISE       1
r_Switch_2_LC_5_12_3/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_2_LC_5_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in3
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__345/I                                Odrv4                          0              2921  38050  RISE       1
I__345/O                                Odrv4                        351              3272  38050  RISE       1
I__350/I                                LocalMux                       0              3272  38050  RISE       1
I__350/O                                LocalMux                     330              3602  38050  RISE       1
I__356/I                                InMux                          0              3602  38247  RISE       1
I__356/O                                InMux                        259              3861  38247  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in3
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__345/I                                Odrv4                          0              2921  38050  RISE       1
I__345/O                                Odrv4                        351              3272  38050  RISE       1
I__350/I                                LocalMux                       0              3272  38050  RISE       1
I__350/O                                LocalMux                     330              3602  38050  RISE       1
I__357/I                                InMux                          0              3602  38247  RISE       1
I__357/O                                InMux                        259              3861  38247  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in3
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__345/I                                Odrv4                          0              2921  38050  RISE       1
I__345/O                                Odrv4                        351              3272  38050  RISE       1
I__350/I                                LocalMux                       0              3272  38050  RISE       1
I__350/O                                LocalMux                     330              3602  38050  RISE       1
I__358/I                                InMux                          0              3602  38247  RISE       1
I__358/O                                InMux                        259              3861  38247  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in3
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__403/I                                Odrv4                          0              2921  38050  RISE       1
I__403/O                                Odrv4                        351              3272  38050  RISE       1
I__407/I                                LocalMux                       0              3272  38050  RISE       1
I__407/O                                LocalMux                     330              3602  38050  RISE       1
I__409/I                                InMux                          0              3602  38247  RISE       1
I__409/O                                InMux                        259              3861  38247  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in3
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__403/I                                Odrv4                          0              2921  38050  RISE       1
I__403/O                                Odrv4                        351              3272  38050  RISE       1
I__407/I                                LocalMux                       0              3272  38050  RISE       1
I__407/O                                LocalMux                     330              3602  38050  RISE       1
I__413/I                                InMux                          0              3602  38247  RISE       1
I__413/O                                InMux                        259              3861  38247  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in0
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__287/I                                LocalMux                       0              2921  38401  RISE       1
I__287/O                                LocalMux                     330              3251  38401  RISE       1
I__294/I                                InMux                          0              3251  38401  RISE       1
I__294/O                                InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in0
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__241/I                                LocalMux                       0              2921  37047  RISE       1
I__241/O                                LocalMux                     330              3251  37047  RISE       1
I__246/I                                InMux                          0              3251  38401  RISE       1
I__246/O                                InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in0
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__242/I                                LocalMux                       0              2921  38401  RISE       1
I__242/O                                LocalMux                     330              3251  38401  RISE       1
I__249/I                                InMux                          0              3251  38401  RISE       1
I__249/O                                InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in0
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__243/I                                LocalMux                       0              2921  38401  RISE       1
I__243/O                                LocalMux                     330              3251  38401  RISE       1
I__252/I                                InMux                          0              3251  38401  RISE       1
I__252/O                                InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in0
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__241/I                                LocalMux                       0              2921  37047  RISE       1
I__241/O                                LocalMux                     330              3251  37047  RISE       1
I__247/I                                InMux                          0              3251  38401  RISE       1
I__247/O                                InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in0
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__288/I                                   LocalMux                       0              2921  38401  RISE       1
I__288/O                                   LocalMux                     330              3251  38401  RISE       1
I__297/I                                   InMux                          0              3251  38401  RISE       1
I__297/O                                   InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in0
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__287/I                                LocalMux                       0              2921  38401  RISE       1
I__287/O                                LocalMux                     330              3251  38401  RISE       1
I__295/I                                InMux                          0              3251  38401  RISE       1
I__295/O                                InMux                        259              3510  38401  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in0
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__347/I                                LocalMux                       0              2921  38401  RISE       1
I__347/O                                LocalMux                     330              3251  38401  RISE       1
I__352/I                                InMux                          0              3251  38401  RISE       1
I__352/O                                InMux                        259              3510  38401  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : r_Count_2_3_LC_2_14_3/in0
Capture Clock    : r_Count_2_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__381/I                     LocalMux                       0              2921  38401  RISE       1
I__381/O                     LocalMux                     330              3251  38401  RISE       1
I__386/I                     InMux                          0              3251  38401  RISE       1
I__386/O                     InMux                        259              3510  38401  RISE       1
r_Count_2_3_LC_2_14_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_State_LC_4_9_6/in0
Capture Clock    : du1.r_State_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35862  RISE       5
I__621/I                    LocalMux                       0              2921  38401  RISE       1
I__621/O                    LocalMux                     330              3251  38401  RISE       1
I__624/I                    InMux                          0              3251  38401  RISE       1
I__624/O                    InMux                        259              3510  38401  RISE       1
du1.r_State_LC_4_9_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_State_LC_7_12_3/in0
Capture Clock    : du2.r_State_LC_7_12_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__739/I                     LocalMux                       0              2921  38401  RISE       1
I__739/O                     LocalMux                     330              3251  38401  RISE       1
I__742/I                     InMux                          0              3251  38401  RISE       1
I__742/O                     InMux                        259              3510  38401  RISE       1
du2.r_State_LC_7_12_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_17_LC_8_14_0/lcout
Path End         : du2.r_Count_17_LC_8_14_0/in1
Capture Clock    : du2.r_Count_17_LC_8_14_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_17_LC_8_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34565  RISE       3
I__944/I                        LocalMux                       0              2921  38471  RISE       1
I__944/O                        LocalMux                     330              3251  38471  RISE       1
I__946/I                        InMux                          0              3251  38471  RISE       1
I__946/O                        InMux                        259              3510  38471  RISE       1
du2.r_Count_17_LC_8_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_16_LC_8_13_7/lcout
Path End         : du2.r_Count_16_LC_8_13_7/in1
Capture Clock    : du2.r_Count_16_LC_8_13_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_16_LC_8_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       3
I__952/I                        LocalMux                       0              2921  37882  RISE       1
I__952/O                        LocalMux                     330              3251  37882  RISE       1
I__955/I                        InMux                          0              3251  37882  RISE       1
I__955/O                        InMux                        259              3510  37882  RISE       1
du2.r_Count_16_LC_8_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_15_LC_8_13_6/lcout
Path End         : du2.r_Count_15_LC_8_13_6/in1
Capture Clock    : du2.r_Count_15_LC_8_13_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_15_LC_8_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34964  RISE       3
I__958/I                        LocalMux                       0              2921  37756  RISE       1
I__958/O                        LocalMux                     330              3251  37756  RISE       1
I__961/I                        InMux                          0              3251  37756  RISE       1
I__961/O                        InMux                        259              3510  37756  RISE       1
du2.r_Count_15_LC_8_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_13_LC_8_13_4/lcout
Path End         : du2.r_Count_13_LC_8_13_4/in1
Capture Clock    : du2.r_Count_13_LC_8_13_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_13_LC_8_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34999  RISE       3
I__974/I                        LocalMux                       0              2921  37503  RISE       1
I__974/O                        LocalMux                     330              3251  37503  RISE       1
I__977/I                        InMux                          0              3251  37503  RISE       1
I__977/O                        InMux                        259              3510  37503  RISE       1
du2.r_Count_13_LC_8_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_12_LC_8_13_3/lcout
Path End         : du2.r_Count_12_LC_8_13_3/in1
Capture Clock    : du2.r_Count_12_LC_8_13_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_12_LC_8_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       3
I__983/I                        LocalMux                       0              2921  37377  RISE       1
I__983/O                        LocalMux                     330              3251  37377  RISE       1
I__986/I                        InMux                          0              3251  37377  RISE       1
I__986/O                        InMux                        259              3510  37377  RISE       1
du2.r_Count_12_LC_8_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_11_LC_8_13_2/lcout
Path End         : du2.r_Count_11_LC_8_13_2/in1
Capture Clock    : du2.r_Count_11_LC_8_13_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_11_LC_8_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34726  RISE       3
I__859/I                        LocalMux                       0              2921  37251  RISE       1
I__859/O                        LocalMux                     330              3251  37251  RISE       1
I__862/I                        InMux                          0              3251  37251  RISE       1
I__862/O                        InMux                        259              3510  37251  RISE       1
du2.r_Count_11_LC_8_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_10_LC_8_13_1/lcout
Path End         : du2.r_Count_10_LC_8_13_1/in1
Capture Clock    : du2.r_Count_10_LC_8_13_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_10_LC_8_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34684  RISE       3
I__866/I                        LocalMux                       0              2921  37124  RISE       1
I__866/O                        LocalMux                     330              3251  37124  RISE       1
I__869/I                        InMux                          0              3251  37124  RISE       1
I__869/O                        InMux                        259              3510  37124  RISE       1
du2.r_Count_10_LC_8_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_9_LC_8_13_0/lcout
Path End         : du2.r_Count_9_LC_8_13_0/in1
Capture Clock    : du2.r_Count_9_LC_8_13_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_9_LC_8_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34691  RISE       3
I__873/I                       LocalMux                       0              2921  36998  RISE       1
I__873/O                       LocalMux                     330              3251  36998  RISE       1
I__876/I                       InMux                          0              3251  36998  RISE       1
I__876/O                       InMux                        259              3510  36998  RISE       1
du2.r_Count_9_LC_8_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_8_LC_8_12_7/lcout
Path End         : du2.r_Count_8_LC_8_12_7/in1
Capture Clock    : du2.r_Count_8_LC_8_12_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_8_LC_8_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34796  RISE       3
I__879/I                       LocalMux                       0              2921  36676  RISE       1
I__879/O                       LocalMux                     330              3251  36676  RISE       1
I__882/I                       InMux                          0              3251  36676  RISE       1
I__882/O                       InMux                        259              3510  36676  RISE       1
du2.r_Count_8_LC_8_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_7_LC_8_12_6/lcout
Path End         : du2.r_Count_7_LC_8_12_6/in1
Capture Clock    : du2.r_Count_7_LC_8_12_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_7_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34165  RISE       3
I__885/I                       LocalMux                       0              2921  36549  RISE       1
I__885/O                       LocalMux                     330              3251  36549  RISE       1
I__888/I                       InMux                          0              3251  36549  RISE       1
I__888/O                       InMux                        259              3510  36549  RISE       1
du2.r_Count_7_LC_8_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_5_LC_8_12_4/lcout
Path End         : du2.r_Count_5_LC_8_12_4/in1
Capture Clock    : du2.r_Count_5_LC_8_12_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_5_LC_8_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34144  RISE       3
I__899/I                       LocalMux                       0              2921  36297  RISE       1
I__899/O                       LocalMux                     330              3251  36297  RISE       1
I__902/I                       InMux                          0              3251  36297  RISE       1
I__902/O                       InMux                        259              3510  36297  RISE       1
du2.r_Count_5_LC_8_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_4_LC_8_12_3/lcout
Path End         : du2.r_Count_4_LC_8_12_3/in1
Capture Clock    : du2.r_Count_4_LC_8_12_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_4_LC_8_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34228  RISE       3
I__905/I                       LocalMux                       0              2921  36171  RISE       1
I__905/O                       LocalMux                     330              3251  36171  RISE       1
I__908/I                       InMux                          0              3251  36171  RISE       1
I__908/O                       InMux                        259              3510  36171  RISE       1
du2.r_Count_4_LC_8_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_3_LC_8_12_2/lcout
Path End         : du2.r_Count_3_LC_8_12_2/in1
Capture Clock    : du2.r_Count_3_LC_8_12_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_3_LC_8_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__911/I                       LocalMux                       0              2921  36044  RISE       1
I__911/O                       LocalMux                     330              3251  36044  RISE       1
I__913/I                       InMux                          0              3251  36044  RISE       1
I__913/O                       InMux                        259              3510  36044  RISE       1
du2.r_Count_3_LC_8_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_0_LC_8_11_1/lcout
Path End         : du2.r_Count_1_LC_8_11_3/in1
Capture Clock    : du2.r_Count_1_LC_8_11_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_0_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__832/I                       LocalMux                       0              2921  38471  RISE       1
I__832/O                       LocalMux                     330              3251  38471  RISE       1
I__836/I                       InMux                          0              3251  38471  RISE       1
I__836/O                       InMux                        259              3510  38471  RISE       1
du2.r_Count_1_LC_8_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_0_LC_5_11_3/lcout
Path End         : du1.r_CountZ0Z_1_LC_5_11_7/in1
Capture Clock    : du1.r_CountZ0Z_1_LC_5_11_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_0_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       4
I__567/I                        LocalMux                       0              2921  38471  RISE       1
I__567/O                        LocalMux                     330              3251  38471  RISE       1
I__571/I                        InMux                          0              3251  38471  RISE       1
I__571/O                        InMux                        259              3510  38471  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_16_LC_5_10_7/lcout
Path End         : du1.r_Count_16_LC_5_10_7/in1
Capture Clock    : du1.r_Count_16_LC_5_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_16_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35041  RISE       3
I__584/I                        LocalMux                       0              2921  37882  RISE       1
I__584/O                        LocalMux                     330              3251  37882  RISE       1
I__587/I                        InMux                          0              3251  37882  RISE       1
I__587/O                        InMux                        259              3510  37882  RISE       1
du1.r_Count_16_LC_5_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_15_LC_5_10_6/lcout
Path End         : du1.r_Count_15_LC_5_10_6/in1
Capture Clock    : du1.r_Count_15_LC_5_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_15_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34957  RISE       3
I__591/I                        LocalMux                       0              2921  37756  RISE       1
I__591/O                        LocalMux                     330              3251  37756  RISE       1
I__594/I                        InMux                          0              3251  37756  RISE       1
I__594/O                        InMux                        259              3510  37756  RISE       1
du1.r_Count_15_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_14_LC_5_10_5/lcout
Path End         : du1.r_Count_14_LC_5_10_5/in1
Capture Clock    : du1.r_Count_14_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_14_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34978  RISE       3
I__598/I                        LocalMux                       0              2921  37629  RISE       1
I__598/O                        LocalMux                     330              3251  37629  RISE       1
I__601/I                        InMux                          0              3251  37629  RISE       1
I__601/O                        InMux                        259              3510  37629  RISE       1
du1.r_Count_14_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_13_LC_5_10_4/lcout
Path End         : du1.r_Count_13_LC_5_10_4/in1
Capture Clock    : du1.r_Count_13_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_13_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35147  RISE       3
I__606/I                        LocalMux                       0              2921  37503  RISE       1
I__606/O                        LocalMux                     330              3251  37503  RISE       1
I__608/I                        InMux                          0              3251  37503  RISE       1
I__608/O                        InMux                        259              3510  37503  RISE       1
du1.r_Count_13_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_12_LC_5_10_3/lcout
Path End         : du1.r_Count_12_LC_5_10_3/in1
Capture Clock    : du1.r_Count_12_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_12_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35504  RISE       3
I__502/I                        LocalMux                       0              2921  37377  RISE       1
I__502/O                        LocalMux                     330              3251  37377  RISE       1
I__505/I                        InMux                          0              3251  37377  RISE       1
I__505/O                        InMux                        259              3510  37377  RISE       1
du1.r_Count_12_LC_5_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_11_LC_5_10_2/lcout
Path End         : du1.r_Count_11_LC_5_10_2/in1
Capture Clock    : du1.r_Count_11_LC_5_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_11_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34642  RISE       3
I__509/I                        LocalMux                       0              2921  37251  RISE       1
I__509/O                        LocalMux                     330              3251  37251  RISE       1
I__512/I                        InMux                          0              3251  37251  RISE       1
I__512/O                        InMux                        259              3510  37251  RISE       1
du1.r_Count_11_LC_5_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_10_LC_5_10_1/lcout
Path End         : du1.r_Count_10_LC_5_10_1/in1
Capture Clock    : du1.r_Count_10_LC_5_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_10_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34572  RISE       3
I__516/I                        LocalMux                       0              2921  37124  RISE       1
I__516/O                        LocalMux                     330              3251  37124  RISE       1
I__519/I                        InMux                          0              3251  37124  RISE       1
I__519/O                        InMux                        259              3510  37124  RISE       1
du1.r_Count_10_LC_5_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_9_LC_5_10_0/lcout
Path End         : du1.r_Count_9_LC_5_10_0/in1
Capture Clock    : du1.r_Count_9_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34621  RISE       3
I__522/I                       LocalMux                       0              2921  36998  RISE       1
I__522/O                       LocalMux                     330              3251  36998  RISE       1
I__525/I                       InMux                          0              3251  36998  RISE       1
I__525/O                       InMux                        259              3510  36998  RISE       1
du1.r_Count_9_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_7_LC_5_9_6/lcout
Path End         : du1.r_Count_7_LC_5_9_6/in1
Capture Clock    : du1.r_Count_7_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_7_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35196  RISE       3
I__534/I                      LocalMux                       0              2921  36549  RISE       1
I__534/O                      LocalMux                     330              3251  36549  RISE       1
I__537/I                      InMux                          0              3251  36549  RISE       1
I__537/O                      InMux                        259              3510  36549  RISE       1
du1.r_Count_7_LC_5_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_6_LC_5_9_5/lcout
Path End         : du1.r_Count_6_LC_5_9_5/in1
Capture Clock    : du1.r_Count_6_LC_5_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_6_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__542/I                      LocalMux                       0              2921  36423  RISE       1
I__542/O                      LocalMux                     330              3251  36423  RISE       1
I__545/I                      InMux                          0              3251  36423  RISE       1
I__545/O                      InMux                        259              3510  36423  RISE       1
du1.r_Count_6_LC_5_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_5_LC_5_9_4/lcout
Path End         : du1.r_Count_5_LC_5_9_4/in1
Capture Clock    : du1.r_Count_5_LC_5_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_5_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35161  RISE       3
I__548/I                      LocalMux                       0              2921  36297  RISE       1
I__548/O                      LocalMux                     330              3251  36297  RISE       1
I__551/I                      InMux                          0              3251  36297  RISE       1
I__551/O                      InMux                        259              3510  36297  RISE       1
du1.r_Count_5_LC_5_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_4_LC_5_9_3/lcout
Path End         : du1.r_Count_4_LC_5_9_3/in1
Capture Clock    : du1.r_Count_4_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_4_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35266  RISE       3
I__474/I                      LocalMux                       0              2921  36171  RISE       1
I__474/O                      LocalMux                     330              3251  36171  RISE       1
I__477/I                      InMux                          0              3251  36171  RISE       1
I__477/O                      InMux                        259              3510  36171  RISE       1
du1.r_Count_4_LC_5_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_3_LC_5_9_2/lcout
Path End         : du1.r_Count_3_LC_5_9_2/in1
Capture Clock    : du1.r_Count_3_LC_5_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_3_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__480/I                      LocalMux                       0              2921  36044  RISE       1
I__480/O                      LocalMux                     330              3251  36044  RISE       1
I__482/I                      InMux                          0              3251  36044  RISE       1
I__482/O                      InMux                        259              3510  36044  RISE       1
du1.r_Count_3_LC_5_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_2_LC_5_9_1/lcout
Path End         : du1.r_Count_2_LC_5_9_1/in1
Capture Clock    : du1.r_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__486/I                      LocalMux                       0              2921  35918  RISE       1
I__486/O                      LocalMux                     330              3251  35918  RISE       1
I__488/I                      InMux                          0              3251  35918  RISE       1
I__488/O                      InMux                        259              3510  35918  RISE       1
du1.r_Count_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_24_LC_4_16_0/lcout
Path End         : r_Ticks_24_LC_4_16_0/in1
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_24_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30469  RISE       2
I__714/I                    LocalMux                       0              2921  38471  RISE       1
I__714/O                    LocalMux                     330              3251  38471  RISE       1
I__716/I                    InMux                          0              3251  38471  RISE       1
I__716/O                    InMux                        259              3510  38471  RISE       1
r_Ticks_24_LC_4_16_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_23_LC_4_15_7/lcout
Path End         : r_Ticks_23_LC_4_15_7/in1
Capture Clock    : r_Ticks_23_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_23_LC_4_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31156  RISE       2
I__685/I                    LocalMux                       0              2921  37882  RISE       1
I__685/O                    LocalMux                     330              3251  37882  RISE       1
I__687/I                    InMux                          0              3251  37882  RISE       1
I__687/O                    InMux                        259              3510  37882  RISE       1
r_Ticks_23_LC_4_15_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_21_LC_4_15_5/lcout
Path End         : r_Ticks_21_LC_4_15_5/in1
Capture Clock    : r_Ticks_21_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_21_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30904  RISE       2
I__705/I                    LocalMux                       0              2921  37629  RISE       1
I__705/O                    LocalMux                     330              3251  37629  RISE       1
I__707/I                    InMux                          0              3251  37629  RISE       1
I__707/O                    InMux                        259              3510  37629  RISE       1
r_Ticks_21_LC_4_15_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_20_LC_4_15_4/lcout
Path End         : r_Ticks_20_LC_4_15_4/in1
Capture Clock    : r_Ticks_20_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_20_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30840  RISE       2
I__709/I                    LocalMux                       0              2921  37503  RISE       1
I__709/O                    LocalMux                     330              3251  37503  RISE       1
I__711/I                    InMux                          0              3251  37503  RISE       1
I__711/O                    InMux                        259              3510  37503  RISE       1
r_Ticks_20_LC_4_15_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_19_LC_4_15_3/lcout
Path End         : r_Ticks_19_LC_4_15_3/in1
Capture Clock    : r_Ticks_19_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_19_LC_4_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30644  RISE       2
I__637/I                    LocalMux                       0              2921  37377  RISE       1
I__637/O                    LocalMux                     330              3251  37377  RISE       1
I__639/I                    InMux                          0              3251  37377  RISE       1
I__639/O                    InMux                        259              3510  37377  RISE       1
r_Ticks_19_LC_4_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_18_LC_4_15_2/lcout
Path End         : r_Ticks_18_LC_4_15_2/in1
Capture Clock    : r_Ticks_18_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_18_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30777  RISE       2
I__817/I                    LocalMux                       0              2921  37251  RISE       1
I__817/O                    LocalMux                     330              3251  37251  RISE       1
I__819/I                    InMux                          0              3251  37251  RISE       1
I__819/O                    InMux                        259              3510  37251  RISE       1
r_Ticks_18_LC_4_15_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_17_LC_4_15_1/lcout
Path End         : r_Ticks_17_LC_4_15_1/in1
Capture Clock    : r_Ticks_17_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_17_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30847  RISE       2
I__462/I                    LocalMux                       0              2921  37124  RISE       1
I__462/O                    LocalMux                     330              3251  37124  RISE       1
I__464/I                    InMux                          0              3251  37124  RISE       1
I__464/O                    InMux                        259              3510  37124  RISE       1
r_Ticks_17_LC_4_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_16_LC_4_15_0/lcout
Path End         : r_Ticks_16_LC_4_15_0/in1
Capture Clock    : r_Ticks_16_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_16_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30714  RISE       2
I__821/I                    LocalMux                       0              2921  36998  RISE       1
I__821/O                    LocalMux                     330              3251  36998  RISE       1
I__823/I                    InMux                          0              3251  36998  RISE       1
I__823/O                    InMux                        259              3510  36998  RISE       1
r_Ticks_16_LC_4_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_15_LC_4_14_7/lcout
Path End         : r_Ticks_15_LC_4_14_7/in1
Capture Clock    : r_Ticks_15_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_15_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31093  RISE       2
I__689/I                    LocalMux                       0              2921  36676  RISE       1
I__689/O                    LocalMux                     330              3251  36676  RISE       1
I__691/I                    InMux                          0              3251  36676  RISE       1
I__691/O                    InMux                        259              3510  36676  RISE       1
r_Ticks_15_LC_4_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_14_LC_4_14_6/lcout
Path End         : r_Ticks_14_LC_4_14_6/in1
Capture Clock    : r_Ticks_14_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_14_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30693  RISE       2
I__633/I                    LocalMux                       0              2921  36549  RISE       1
I__633/O                    LocalMux                     330              3251  36549  RISE       1
I__635/I                    InMux                          0              3251  36549  RISE       1
I__635/O                    InMux                        259              3510  36549  RISE       1
r_Ticks_14_LC_4_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_13_LC_4_14_5/lcout
Path End         : r_Ticks_13_LC_4_14_5/in1
Capture Clock    : r_Ticks_13_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_13_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30651  RISE       2
I__644/I                    LocalMux                       0              2921  36423  RISE       1
I__644/O                    LocalMux                     330              3251  36423  RISE       1
I__646/I                    InMux                          0              3251  36423  RISE       1
I__646/O                    InMux                        259              3510  36423  RISE       1
r_Ticks_13_LC_4_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_12_LC_4_14_4/lcout
Path End         : r_Ticks_12_LC_4_14_4/in1
Capture Clock    : r_Ticks_12_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_12_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30588  RISE       2
I__648/I                    LocalMux                       0              2921  36297  RISE       1
I__648/O                    LocalMux                     330              3251  36297  RISE       1
I__650/I                    InMux                          0              3251  36297  RISE       1
I__650/O                    InMux                        259              3510  36297  RISE       1
r_Ticks_12_LC_4_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_11_LC_4_14_3/lcout
Path End         : r_Ticks_11_LC_4_14_3/in1
Capture Clock    : r_Ticks_11_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_11_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30567  RISE       2
I__653/I                    LocalMux                       0              2921  36171  RISE       1
I__653/O                    LocalMux                     330              3251  36171  RISE       1
I__655/I                    InMux                          0              3251  36171  RISE       1
I__655/O                    InMux                        259              3510  36171  RISE       1
r_Ticks_11_LC_4_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_10_LC_4_14_2/lcout
Path End         : r_Ticks_10_LC_4_14_2/in1
Capture Clock    : r_Ticks_10_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_10_LC_4_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30798  RISE       2
I__442/I                    LocalMux                       0              2921  36044  RISE       1
I__442/O                    LocalMux                     330              3251  36044  RISE       1
I__444/I                    InMux                          0              3251  36044  RISE       1
I__444/O                    InMux                        259              3510  36044  RISE       1
r_Ticks_10_LC_4_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_9_LC_4_14_1/lcout
Path End         : r_Ticks_9_LC_4_14_1/in1
Capture Clock    : r_Ticks_9_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_9_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30946  RISE       2
I__673/I                   LocalMux                       0              2921  35918  RISE       1
I__673/O                   LocalMux                     330              3251  35918  RISE       1
I__675/I                   InMux                          0              3251  35918  RISE       1
I__675/O                   InMux                        259              3510  35918  RISE       1
r_Ticks_9_LC_4_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_8_LC_4_14_0/lcout
Path End         : r_Ticks_8_LC_4_14_0/in1
Capture Clock    : r_Ticks_8_LC_4_14_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_8_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30967  RISE       2
I__668/I                   LocalMux                       0              2921  35792  RISE       1
I__668/O                   LocalMux                     330              3251  35792  RISE       1
I__670/I                   InMux                          0              3251  35792  RISE       1
I__670/O                   InMux                        259              3510  35792  RISE       1
r_Ticks_8_LC_4_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_7_LC_4_13_7/lcout
Path End         : r_Ticks_7_LC_4_13_7/in1
Capture Clock    : r_Ticks_7_LC_4_13_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_7_LC_4_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31023  RISE       2
I__698/I                   LocalMux                       0              2921  35469  RISE       1
I__698/O                   LocalMux                     330              3251  35469  RISE       1
I__700/I                   InMux                          0              3251  35469  RISE       1
I__700/O                   InMux                        259              3510  35469  RISE       1
r_Ticks_7_LC_4_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_6_LC_4_13_6/lcout
Path End         : r_Ticks_6_LC_4_13_6/in1
Capture Clock    : r_Ticks_6_LC_4_13_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_6_LC_4_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30518  RISE       2
I__657/I                   LocalMux                       0              2921  35343  RISE       1
I__657/O                   LocalMux                     330              3251  35343  RISE       1
I__659/I                   InMux                          0              3251  35343  RISE       1
I__659/O                   InMux                        259              3510  35343  RISE       1
r_Ticks_6_LC_4_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_5_LC_4_13_5/lcout
Path End         : r_Ticks_5_LC_4_13_5/in1
Capture Clock    : r_Ticks_5_LC_4_13_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_5_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31030  RISE       2
I__664/I                   LocalMux                       0              2921  35217  RISE       1
I__664/O                   LocalMux                     330              3251  35217  RISE       1
I__666/I                   InMux                          0              3251  35217  RISE       1
I__666/O                   InMux                        259              3510  35217  RISE       1
r_Ticks_5_LC_4_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_4_LC_4_13_4/lcout
Path End         : r_Ticks_4_LC_4_13_4/in1
Capture Clock    : r_Ticks_4_LC_4_13_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_4_LC_4_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31409  RISE       2
I__729/I                   LocalMux                       0              2921  35091  RISE       1
I__729/O                   LocalMux                     330              3251  35091  RISE       1
I__731/I                   InMux                          0              3251  35091  RISE       1
I__731/O                   InMux                        259              3510  35091  RISE       1
r_Ticks_4_LC_4_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_3_LC_4_13_3/lcout
Path End         : r_Ticks_3_LC_4_13_3/in1
Capture Clock    : r_Ticks_3_LC_4_13_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_3_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30546  RISE       2
I__677/I                   LocalMux                       0              2921  34964  RISE       1
I__677/O                   LocalMux                     330              3251  34964  RISE       1
I__679/I                   InMux                          0              3251  34964  RISE       1
I__679/O                   InMux                        259              3510  34964  RISE       1
r_Ticks_3_LC_4_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_2_LC_4_13_2/lcout
Path End         : r_Ticks_2_LC_4_13_2/in1
Capture Clock    : r_Ticks_2_LC_4_13_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_2_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31282  RISE       2
I__455/I                   LocalMux                       0              2921  34838  RISE       1
I__455/O                   LocalMux                     330              3251  34838  RISE       1
I__457/I                   InMux                          0              3251  34838  RISE       1
I__457/O                   InMux                        259              3510  34838  RISE       1
r_Ticks_2_LC_4_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_1_LC_4_13_1/lcout
Path End         : r_Ticks_1_LC_4_13_1/in1
Capture Clock    : r_Ticks_1_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31219  RISE       2
I__421/I                   LocalMux                       0              2921  34712  RISE       1
I__421/O                   LocalMux                     330              3251  34712  RISE       1
I__423/I                   InMux                          0              3251  34712  RISE       1
I__423/O                   InMux                        259              3510  34712  RISE       1
r_Ticks_1_LC_4_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_0_LC_4_13_0/lcout
Path End         : r_Ticks_0_LC_4_13_0/in1
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_0_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31072  RISE       2
I__694/I                   LocalMux                       0              2921  34586  RISE       1
I__694/O                   LocalMux                     330              3251  34586  RISE       1
I__696/I                   InMux                          0              3251  34586  RISE       1
I__696/O                   InMux                        259              3510  34586  RISE       1
r_Ticks_0_LC_4_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in1
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__271/I                                LocalMux                       0              2921  37174  RISE       1
I__271/O                                LocalMux                     330              3251  37174  RISE       1
I__277/I                                InMux                          0              3251  38471  RISE       1
I__277/O                                InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in1
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__256/I                                LocalMux                       0              2921  38471  RISE       1
I__256/O                                LocalMux                     330              3251  38471  RISE       1
I__265/I                                InMux                          0              3251  38471  RISE       1
I__265/O                                InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in1
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__272/I                                LocalMux                       0              2921  38471  RISE       1
I__272/O                                LocalMux                     330              3251  38471  RISE       1
I__279/I                                InMux                          0              3251  38471  RISE       1
I__279/O                                InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in1
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__273/I                                   LocalMux                       0              2921  38471  RISE       1
I__273/O                                   LocalMux                     330              3251  38471  RISE       1
I__282/I                                   InMux                          0              3251  38471  RISE       1
I__282/O                                   InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in1
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__274/I                                LocalMux                       0              2921  38471  RISE       1
I__274/O                                LocalMux                     330              3251  38471  RISE       1
I__283/I                                InMux                          0              3251  38471  RISE       1
I__283/O                                InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in1
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__362/I                                LocalMux                       0              2921  38471  RISE       1
I__362/O                                LocalMux                     330              3251  38471  RISE       1
I__366/I                                InMux                          0              3251  38471  RISE       1
I__366/O                                InMux                        259              3510  38471  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : r_Count_2_0_LC_2_14_0/in1
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__401/I                     LocalMux                       0              2921  35182  RISE       1
I__401/O                     LocalMux                     330              3251  35182  RISE       1
I__405/I                     InMux                          0              3251  37826  RISE       1
I__405/O                     InMux                        259              3510  37826  RISE       1
r_Count_2_0_LC_2_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_8_LC_5_9_7/lcout
Path End         : du1.r_Count_8_LC_5_9_7/in1
Capture Clock    : du1.r_Count_8_LC_5_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_8_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34705  RISE       3
I__528/I                      LocalMux                       0              2921  36676  RISE       1
I__528/O                      LocalMux                     330              3251  36676  RISE       1
I__531/I                      InMux                          0              3251  36676  RISE       1
I__531/O                      InMux                        259              3510  36676  RISE       1
du1.r_Count_8_LC_5_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_17_LC_5_11_0/in1
Capture Clock    : du1.r_Count_17_LC_5_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__576/I                        LocalMux                       0              2921  38471  RISE       1
I__576/O                        LocalMux                     330              3251  38471  RISE       1
I__578/I                        InMux                          0              3251  38471  RISE       1
I__578/O                        InMux                        259              3510  38471  RISE       1
du1.r_Count_17_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_22_LC_4_15_6/in1
Capture Clock    : r_Ticks_22_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  30118  RISE       2
I__719/I                    LocalMux                       0              2921  37756  RISE       1
I__719/O                    LocalMux                     330              3251  37756  RISE       1
I__721/I                    InMux                          0              3251  37756  RISE       1
I__721/O                    InMux                        259              3510  37756  RISE       1
r_Ticks_22_LC_4_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_State_1_LC_5_12_6/in1
Capture Clock    : r_State_1_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35567  RISE       7
I__799/I                   LocalMux                       0              2921  38471  RISE       1
I__799/O                   LocalMux                     330              3251  38471  RISE       1
I__802/I                   InMux                          0              3251  38471  RISE       1
I__802/O                   InMux                        259              3510  38471  RISE       1
r_State_1_LC_5_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_CountZ0Z_2_LC_8_12_1/lcout
Path End         : du2.r_CountZ0Z_2_LC_8_12_1/in1
Capture Clock    : du2.r_CountZ0Z_2_LC_8_12_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_CountZ0Z_2_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__827/I                          LocalMux                       0              2921  35918  RISE       1
I__827/O                          LocalMux                     330              3251  35918  RISE       1
I__829/I                          InMux                          0              3251  35918  RISE       1
I__829/O                          InMux                        259              3510  35918  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_6_LC_8_12_5/in1
Capture Clock    : du2.r_Count_6_LC_8_12_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34095  RISE       3
I__893/I                       LocalMux                       0              2921  36423  RISE       1
I__893/O                       LocalMux                     330              3251  36423  RISE       1
I__896/I                       InMux                          0              3251  36423  RISE       1
I__896/O                       InMux                        259              3510  36423  RISE       1
du2.r_Count_6_LC_8_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_14_LC_8_13_5/lcout
Path End         : du2.r_Count_14_LC_8_13_5/in1
Capture Clock    : du2.r_Count_14_LC_8_13_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_14_LC_8_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__965/I                        LocalMux                       0              2921  37629  RISE       1
I__965/O                        LocalMux                     330              3251  37629  RISE       1
I__967/I                        InMux                          0              3251  37629  RISE       1
I__967/O                        InMux                        259              3510  37629  RISE       1
du2.r_Count_14_LC_8_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in1
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__271/I                                LocalMux                       0              2921  37174  RISE       1
I__271/O                                LocalMux                     330              3251  37174  RISE       1
I__278/I                                InMux                          0              3251  38471  RISE       1
I__278/O                                InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in1
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__272/I                                LocalMux                       0              2921  38471  RISE       1
I__272/O                                LocalMux                     330              3251  38471  RISE       1
I__280/I                                InMux                          0              3251  38471  RISE       1
I__280/O                                InMux                        259              3510  38471  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in2
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__255/I                                   LocalMux                       0              2921  38499  RISE       1
I__255/O                                   LocalMux                     330              3251  38499  RISE       1
I__261/I                                   InMux                          0              3251  38499  RISE       1
I__261/O                                   InMux                        259              3510  38499  RISE       1
I__267/I                                   CascadeMux                     0              3510  38499  RISE       1
I__267/O                                   CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in2
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__256/I                                LocalMux                       0              2921  38471  RISE       1
I__256/O                                LocalMux                     330              3251  38471  RISE       1
I__263/I                                InMux                          0              3251  38499  RISE       1
I__263/O                                InMux                        259              3510  38499  RISE       1
I__268/I                                CascadeMux                     0              3510  38499  RISE       1
I__268/O                                CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in2
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__256/I                                LocalMux                       0              2921  38471  RISE       1
I__256/O                                LocalMux                     330              3251  38471  RISE       1
I__264/I                                InMux                          0              3251  38499  RISE       1
I__264/O                                InMux                        259              3510  38499  RISE       1
I__269/I                                CascadeMux                     0              3510  38499  RISE       1
I__269/O                                CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in2
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       9
I__272/I                                LocalMux                       0              2921  38471  RISE       1
I__272/O                                LocalMux                     330              3251  38471  RISE       1
I__281/I                                InMux                          0              3251  38499  RISE       1
I__281/O                                InMux                        259              3510  38499  RISE       1
I__284/I                                CascadeMux                     0              3510  38499  RISE       1
I__284/O                                CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in2
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__286/I                                LocalMux                       0              2921  37608  RISE       1
I__286/O                                LocalMux                     330              3251  37608  RISE       1
I__292/I                                InMux                          0              3251  38499  RISE       1
I__292/O                                InMux                        259              3510  38499  RISE       1
I__299/I                                CascadeMux                     0              3510  38499  RISE       1
I__299/O                                CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in2
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__289/I                                LocalMux                       0              2921  38499  RISE       1
I__289/O                                LocalMux                     330              3251  38499  RISE       1
I__298/I                                InMux                          0              3251  38499  RISE       1
I__298/O                                InMux                        259              3510  38499  RISE       1
I__301/I                                CascadeMux                     0              3510  38499  RISE       1
I__301/O                                CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in2
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__286/I                                LocalMux                       0              2921  37608  RISE       1
I__286/O                                LocalMux                     330              3251  37608  RISE       1
I__293/I                                InMux                          0              3251  38499  RISE       1
I__293/O                                InMux                        259              3510  38499  RISE       1
I__300/I                                CascadeMux                     0              3510  38499  RISE       1
I__300/O                                CascadeMux                     0              3510  38499  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : r_Count_2_2_LC_2_14_2/in2
Capture Clock    : r_Count_2_2_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       9
I__344/I                     LocalMux                       0              2921  35048  RISE       1
I__344/O                     LocalMux                     330              3251  35048  RISE       1
I__349/I                     InMux                          0              3251  38106  RISE       1
I__349/O                     InMux                        259              3510  38106  RISE       1
I__353/I                     CascadeMux                     0              3510  38106  RISE       1
I__353/O                     CascadeMux                     0              3510  38106  RISE       1
r_Count_2_2_LC_2_14_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : r_Count_2_1_LC_2_14_1/in2
Capture Clock    : r_Count_2_1_LC_2_14_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35098  RISE       9
I__361/I                     LocalMux                       0              2921  35098  RISE       1
I__361/O                     LocalMux                     330              3251  35098  RISE       1
I__365/I                     InMux                          0              3251  37980  RISE       1
I__365/O                     InMux                        259              3510  37980  RISE       1
I__369/I                     CascadeMux                     0              3510  37980  RISE       1
I__369/O                     CascadeMux                     0              3510  37980  RISE       1
r_Count_2_1_LC_2_14_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in2
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35119  RISE       9
I__382/I                                LocalMux                       0              2921  38499  RISE       1
I__382/O                                LocalMux                     330              3251  38499  RISE       1
I__387/I                                InMux                          0              3251  38499  RISE       1
I__387/O                                InMux                        259              3510  38499  RISE       1
I__391/I                                CascadeMux                     0              3510  38499  RISE       1
I__391/O                                CascadeMux                     0              3510  38499  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in3
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__242/I                                   LocalMux                       0              2921  38401  RISE       1
I__242/O                                   LocalMux                     330              3251  38401  RISE       1
I__248/I                                   InMux                          0              3251  38597  RISE       1
I__248/O                                   InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in3
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__243/I                                LocalMux                       0              2921  38401  RISE       1
I__243/O                                LocalMux                     330              3251  38401  RISE       1
I__250/I                                InMux                          0              3251  38597  RISE       1
I__250/O                                InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in3
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35834  RISE       9
I__243/I                                LocalMux                       0              2921  38401  RISE       1
I__243/O                                LocalMux                     330              3251  38401  RISE       1
I__251/I                                InMux                          0              3251  38597  RISE       1
I__251/O                                InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in3
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__254/I                                LocalMux                       0              2921  38169  RISE       1
I__254/O                                LocalMux                     330              3251  38169  RISE       1
I__259/I                                InMux                          0              3251  38597  RISE       1
I__259/O                                InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in3
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__254/I                                LocalMux                       0              2921  38169  RISE       1
I__254/O                                LocalMux                     330              3251  38169  RISE       1
I__260/I                                InMux                          0              3251  38597  RISE       1
I__260/O                                InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in3
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35764  RISE       9
I__255/I                                LocalMux                       0              2921  38499  RISE       1
I__255/O                                LocalMux                     330              3251  38499  RISE       1
I__262/I                                InMux                          0              3251  38597  RISE       1
I__262/O                                InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in3
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       9
I__287/I                                LocalMux                       0              2921  38401  RISE       1
I__287/O                                LocalMux                     330              3251  38401  RISE       1
I__296/I                                InMux                          0              3251  38597  RISE       1
I__296/O                                InMux                        259              3510  38597  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in3
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35182  RISE       9
I__402/I                                LocalMux                       0              2921  38597  RISE       1
I__402/O                                LocalMux                     330              3251  38597  RISE       1
I__406/I                                InMux                          0              3251  38597  RISE       1
I__406/O                                InMux                        259              3510  38597  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_CountZ0Z_1_LC_5_11_7/in3
Capture Clock    : du1.r_CountZ0Z_1_LC_5_11_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__561/I                          LocalMux                       0              2921  38597  RISE       1
I__561/O                          LocalMux                     330              3251  38597  RISE       1
I__564/I                          InMux                          0              3251  38597  RISE       1
I__564/O                          InMux                        259              3510  38597  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_0_LC_5_11_3/lcout
Path End         : du1.r_Count_0_LC_5_11_3/in3
Capture Clock    : du1.r_Count_0_LC_5_11_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       4
I__567/I                       LocalMux                       0              2921  38471  RISE       1
I__567/O                       LocalMux                     330              3251  38471  RISE       1
I__570/I                       InMux                          0              3251  38597  RISE       1
I__570/O                       InMux                        259              3510  38597  RISE       1
du1.r_Count_0_LC_5_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_State_0_LC_5_12_2/in3
Capture Clock    : r_State_0_LC_5_12_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33625  RISE      12
I__780/I                   LocalMux                       0              2921  38597  RISE       1
I__780/O                   LocalMux                     330              3251  38597  RISE       1
I__784/I                   InMux                          0              3251  38597  RISE       1
I__784/O                   InMux                        259              3510  38597  RISE       1
r_State_0_LC_5_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_State_1_LC_5_12_6/in3
Capture Clock    : r_State_1_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33625  RISE      12
I__780/I                   LocalMux                       0              2921  38597  RISE       1
I__780/O                   LocalMux                     330              3251  38597  RISE       1
I__785/I                   InMux                          0              3251  38597  RISE       1
I__785/O                   InMux                        259              3510  38597  RISE       1
r_State_1_LC_5_12_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_0_LC_8_11_1/lcout
Path End         : du2.r_Count_0_LC_8_11_1/in3
Capture Clock    : du2.r_Count_0_LC_8_11_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_0_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__832/I                       LocalMux                       0              2921  38471  RISE       1
I__832/O                       LocalMux                     330              3251  38471  RISE       1
I__835/I                       InMux                          0              3251  38597  RISE       1
I__835/O                       InMux                        259              3510  38597  RISE       1
du2.r_Count_0_LC_8_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_1_LC_8_11_3/in3
Capture Clock    : du2.r_Count_1_LC_8_11_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__840/I                       LocalMux                       0              2921  38597  RISE       1
I__840/O                       LocalMux                     330              3251  38597  RISE       1
I__843/I                       InMux                          0              3251  38597  RISE       1
I__843/O                       InMux                        259              3510  38597  RISE       1
du2.r_Count_1_LC_8_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_2
Path End         : du2.r_State_LC_7_12_3/in1
Capture Clock    : du2.r_State_LC_7_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3301
---------------------------------------   ---- 
End-of-path arrival time (ps)             3301
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_2                           two_digit_counter              0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__746/I                             Odrv4                          0               973   +INF  FALL       1
I__746/O                             Odrv4                        372              1345   +INF  FALL       1
I__748/I                             Span4Mux_v                     0              1345   +INF  FALL       1
I__748/O                             Span4Mux_v                   372              1716   +INF  FALL       1
I__750/I                             Span4Mux_v                     0              1716   +INF  FALL       1
I__750/O                             Span4Mux_v                   372              2088   +INF  FALL       1
I__752/I                             Span4Mux_h                     0              2088   +INF  FALL       1
I__752/O                             Span4Mux_h                   316              2404   +INF  FALL       1
I__754/I                             Span4Mux_v                     0              2404   +INF  FALL       1
I__754/O                             Span4Mux_v                   372              2775   +INF  FALL       1
I__756/I                             LocalMux                       0              2775   +INF  FALL       1
I__756/O                             LocalMux                     309              3084   +INF  FALL       1
I__757/I                             InMux                          0              3084   +INF  FALL       1
I__757/O                             InMux                        217              3301   +INF  FALL       1
du2.r_State_LC_7_12_3/in1            LogicCell40_SEQ_MODE_1000      0              3301   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : du1.r_State_LC_4_9_6/in2
Capture Clock    : du1.r_State_LC_4_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2881
---------------------------------------   ---- 
End-of-path arrival time (ps)             2881
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           two_digit_counter              0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__327/I                             Odrv4                          0               973   +INF  FALL       1
I__327/O                             Odrv4                        372              1345   +INF  FALL       1
I__328/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__328/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__329/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__329/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__330/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__330/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__331/I                             LocalMux                       0              2355   +INF  FALL       1
I__331/O                             LocalMux                     309              2663   +INF  FALL       1
I__332/I                             InMux                          0              2663   +INF  FALL       1
I__332/O                             InMux                        217              2881   +INF  FALL       1
I__334/I                             CascadeMux                     0              2881   +INF  FALL       1
I__334/O                             CascadeMux                     0              2881   +INF  FALL       1
du1.r_State_LC_4_9_6/in2             LogicCell40_SEQ_MODE_1000      0              2881   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_4_LC_2_16_7/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_4_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__342/I                                  LocalMux                       0              2921   +INF  RISE       1
I__342/O                                  LocalMux                     330              3251   +INF  RISE       1
I__343/I                                  IoInMux                        0              3251   +INF  RISE       1
I__343/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_2_LC_2_16_5/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_2_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__415/I                                  Odrv4                          0              2921   +INF  RISE       1
I__415/O                                  Odrv4                        351              3272   +INF  RISE       1
I__416/I                                  IoSpan4Mux                     0              3272   +INF  RISE       1
I__416/O                                  IoSpan4Mux                   288              3560   +INF  RISE       1
I__417/I                                  LocalMux                       0              3560   +INF  RISE       1
I__417/O                                  LocalMux                     330              3889   +INF  RISE       1
I__418/I                                  IoInMux                        0              3889   +INF  RISE       1
I__418/O                                  IoInMux                      259              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN               IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_E                              two_digit_counter              0              8474   +INF  FALL       1


++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_0_LC_2_16_4/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_0_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__224/I                                  Odrv4                          0              2921   +INF  RISE       1
I__224/O                                  Odrv4                        351              3272   +INF  RISE       1
I__225/I                                  Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__225/O                                  Span4Mux_s0_v                203              3475   +INF  RISE       1
I__226/I                                  LocalMux                       0              3475   +INF  RISE       1
I__226/O                                  LocalMux                     330              3805   +INF  RISE       1
I__227/I                                  IoInMux                        0              3805   +INF  RISE       1
I__227/O                                  IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN               IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                              two_digit_counter              0              8390   +INF  FALL       1


++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_3_LC_2_16_3/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_3_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__228/I                                  Odrv4                          0              2921   +INF  RISE       1
I__228/O                                  Odrv4                        351              3272   +INF  RISE       1
I__229/I                                  Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__229/O                                  Span4Mux_s0_v                203              3475   +INF  RISE       1
I__230/I                                  IoSpan4Mux                     0              3475   +INF  RISE       1
I__230/O                                  IoSpan4Mux                   288              3763   +INF  RISE       1
I__231/I                                  LocalMux                       0              3763   +INF  RISE       1
I__231/O                                  LocalMux                     330              4093   +INF  RISE       1
I__232/I                                  IoInMux                        0              4093   +INF  RISE       1
I__232/O                                  IoInMux                      259              4352   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4352   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN               IO_PAD                         0              6589   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8677   +INF  FALL       1
o_Segment2_D                              two_digit_counter              0              8677   +INF  FALL       1


++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_5_LC_2_16_0/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_5_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__233/I                                  LocalMux                       0              2921   +INF  RISE       1
I__233/O                                  LocalMux                     330              3251   +INF  RISE       1
I__234/I                                  IoInMux                        0              3251   +INF  RISE       1
I__234/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_3_LC_2_14_7/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_3_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__235/I                                  Odrv4                          0              2921   +INF  RISE       1
I__235/O                                  Odrv4                        351              3272   +INF  RISE       1
I__236/I                                  Span4Mux_h                     0              3272   +INF  RISE       1
I__236/O                                  Span4Mux_h                   302              3574   +INF  RISE       1
I__237/I                                  Span4Mux_s3_v                  0              3574   +INF  RISE       1
I__237/O                                  Span4Mux_s3_v                316              3889   +INF  RISE       1
I__238/I                                  LocalMux                       0              3889   +INF  RISE       1
I__238/O                                  LocalMux                     330              4219   +INF  RISE       1
I__239/I                                  IoInMux                        0              4219   +INF  RISE       1
I__239/O                                  IoInMux                      259              4478   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4478   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6716   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN               IO_PAD                         0              6716   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8804   +INF  FALL       1
o_Segment1_D                              two_digit_counter              0              8804   +INF  FALL       1


++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_2_LC_2_14_5/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_2_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__307/I                                  Odrv4                          0              2921   +INF  RISE       1
I__307/O                                  Odrv4                        351              3272   +INF  RISE       1
I__308/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__308/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__309/I                                  LocalMux                       0              3525   +INF  RISE       1
I__309/O                                  LocalMux                     330              3854   +INF  RISE       1
I__310/I                                  IoInMux                        0              3854   +INF  RISE       1
I__310/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_E                              two_digit_counter              0              8439   +INF  FALL       1


++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_4_LC_2_14_4/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_4_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__311/I                                  Odrv12                         0              2921   +INF  RISE       1
I__311/O                                  Odrv12                       491              3412   +INF  RISE       1
I__312/I                                  Sp12to4                        0              3412   +INF  RISE       1
I__312/O                                  Sp12to4                      428              3840   +INF  RISE       1
I__313/I                                  Span4Mux_s2_v                  0              3840   +INF  RISE       1
I__313/O                                  Span4Mux_s2_v                252              4093   +INF  RISE       1
I__314/I                                  LocalMux                       0              4093   +INF  RISE       1
I__314/O                                  LocalMux                     330              4422   +INF  RISE       1
I__315/I                                  IoInMux                        0              4422   +INF  RISE       1
I__315/O                                  IoInMux                      259              4682   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4682   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6919   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN               IO_PAD                         0              6919   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              9007   +INF  FALL       1
o_Segment1_C                              two_digit_counter              0              9007   +INF  FALL       1


++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_6_LC_1_16_2/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_6_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__179/I                                  LocalMux                       0              2921   +INF  RISE       1
I__179/O                                  LocalMux                     330              3251   +INF  RISE       1
I__180/I                                  IoInMux                        0              3251   +INF  RISE       1
I__180/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_1_LC_1_14_5/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_1_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__181/I                                  LocalMux                       0              2921   +INF  RISE       1
I__181/O                                  LocalMux                     330              3251   +INF  RISE       1
I__182/I                                  IoInMux                        0              3251   +INF  RISE       1
I__182/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__183/I                                     LocalMux                       0              2921   +INF  RISE       1
I__183/O                                     LocalMux                     330              3251   +INF  RISE       1
I__184/I                                     IoInMux                        0              3251   +INF  RISE       1
I__184/O                                     IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                  IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                                 two_digit_counter              0              7836   +INF  FALL       1


++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_1_LC_1_14_1/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__185/I                                  Odrv4                          0              2921   +INF  RISE       1
I__185/O                                  Odrv4                        351              3272   +INF  RISE       1
I__186/I                                  IoSpan4Mux                     0              3272   +INF  RISE       1
I__186/O                                  IoSpan4Mux                   288              3560   +INF  RISE       1
I__187/I                                  LocalMux                       0              3560   +INF  RISE       1
I__187/O                                  LocalMux                     330              3889   +INF  RISE       1
I__188/I                                  IoInMux                        0              3889   +INF  RISE       1
I__188/O                                  IoInMux                      259              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN               IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_F                              two_digit_counter              0              8474   +INF  FALL       1


++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_6_LC_1_13_7/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__189/I                                  LocalMux                       0              2921   +INF  RISE       1
I__189/O                                  LocalMux                     330              3251   +INF  RISE       1
I__190/I                                  IoInMux                        0              3251   +INF  RISE       1
I__190/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_5_LC_1_13_5/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_5_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__193/I                                  LocalMux                       0              2921   +INF  RISE       1
I__193/O                                  LocalMux                     330              3251   +INF  RISE       1
I__194/I                                  IoInMux                        0              3251   +INF  RISE       1
I__194/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                              two_digit_counter              0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_17_LC_8_14_0/lcout
Path End         : du2.r_Count_17_LC_8_14_0/in1
Capture Clock    : du2.r_Count_17_LC_8_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_17_LC_8_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__944/I                        LocalMux                       0              2921   1066  FALL       1
I__944/O                        LocalMux                     309              3230   1066  FALL       1
I__946/I                        InMux                          0              3230   1066  FALL       1
I__946/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_17_LC_8_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_16_LC_8_13_7/lcout
Path End         : du2.r_Count_16_LC_8_13_7/in1
Capture Clock    : du2.r_Count_16_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_16_LC_8_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__952/I                        LocalMux                       0              2921   1066  FALL       1
I__952/O                        LocalMux                     309              3230   1066  FALL       1
I__955/I                        InMux                          0              3230   1066  FALL       1
I__955/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_16_LC_8_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_15_LC_8_13_6/lcout
Path End         : du2.r_Count_15_LC_8_13_6/in1
Capture Clock    : du2.r_Count_15_LC_8_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_15_LC_8_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__958/I                        LocalMux                       0              2921   1066  FALL       1
I__958/O                        LocalMux                     309              3230   1066  FALL       1
I__961/I                        InMux                          0              3230   1066  FALL       1
I__961/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_15_LC_8_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_14_LC_8_13_5/lcout
Path End         : du2.r_Count_14_LC_8_13_5/in1
Capture Clock    : du2.r_Count_14_LC_8_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_14_LC_8_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__965/I                        LocalMux                       0              2921   1066  FALL       1
I__965/O                        LocalMux                     309              3230   1066  FALL       1
I__967/I                        InMux                          0              3230   1066  FALL       1
I__967/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_14_LC_8_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_13_LC_8_13_4/lcout
Path End         : du2.r_Count_13_LC_8_13_4/in1
Capture Clock    : du2.r_Count_13_LC_8_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_13_LC_8_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__974/I                        LocalMux                       0              2921   1066  FALL       1
I__974/O                        LocalMux                     309              3230   1066  FALL       1
I__977/I                        InMux                          0              3230   1066  FALL       1
I__977/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_13_LC_8_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_12_LC_8_13_3/lcout
Path End         : du2.r_Count_12_LC_8_13_3/in1
Capture Clock    : du2.r_Count_12_LC_8_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_12_LC_8_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__983/I                        LocalMux                       0              2921   1066  FALL       1
I__983/O                        LocalMux                     309              3230   1066  FALL       1
I__986/I                        InMux                          0              3230   1066  FALL       1
I__986/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_12_LC_8_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_11_LC_8_13_2/lcout
Path End         : du2.r_Count_11_LC_8_13_2/in1
Capture Clock    : du2.r_Count_11_LC_8_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_11_LC_8_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__859/I                        LocalMux                       0              2921   1066  FALL       1
I__859/O                        LocalMux                     309              3230   1066  FALL       1
I__862/I                        InMux                          0              3230   1066  FALL       1
I__862/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_11_LC_8_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_10_LC_8_13_1/lcout
Path End         : du2.r_Count_10_LC_8_13_1/in1
Capture Clock    : du2.r_Count_10_LC_8_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_10_LC_8_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__866/I                        LocalMux                       0              2921   1066  FALL       1
I__866/O                        LocalMux                     309              3230   1066  FALL       1
I__869/I                        InMux                          0              3230   1066  FALL       1
I__869/O                        InMux                        217              3447   1066  FALL       1
du2.r_Count_10_LC_8_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_9_LC_8_13_0/lcout
Path End         : du2.r_Count_9_LC_8_13_0/in1
Capture Clock    : du2.r_Count_9_LC_8_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_9_LC_8_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__873/I                       LocalMux                       0              2921   1066  FALL       1
I__873/O                       LocalMux                     309              3230   1066  FALL       1
I__876/I                       InMux                          0              3230   1066  FALL       1
I__876/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_9_LC_8_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_8_LC_8_12_7/lcout
Path End         : du2.r_Count_8_LC_8_12_7/in1
Capture Clock    : du2.r_Count_8_LC_8_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_8_LC_8_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__879/I                       LocalMux                       0              2921   1066  FALL       1
I__879/O                       LocalMux                     309              3230   1066  FALL       1
I__882/I                       InMux                          0              3230   1066  FALL       1
I__882/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_8_LC_8_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_7_LC_8_12_6/lcout
Path End         : du2.r_Count_7_LC_8_12_6/in1
Capture Clock    : du2.r_Count_7_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_7_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__885/I                       LocalMux                       0              2921   1066  FALL       1
I__885/O                       LocalMux                     309              3230   1066  FALL       1
I__888/I                       InMux                          0              3230   1066  FALL       1
I__888/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_7_LC_8_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_6_LC_8_12_5/in1
Capture Clock    : du2.r_Count_6_LC_8_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__893/I                       LocalMux                       0              2921   1066  FALL       1
I__893/O                       LocalMux                     309              3230   1066  FALL       1
I__896/I                       InMux                          0              3230   1066  FALL       1
I__896/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_6_LC_8_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_5_LC_8_12_4/lcout
Path End         : du2.r_Count_5_LC_8_12_4/in1
Capture Clock    : du2.r_Count_5_LC_8_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_5_LC_8_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__899/I                       LocalMux                       0              2921   1066  FALL       1
I__899/O                       LocalMux                     309              3230   1066  FALL       1
I__902/I                       InMux                          0              3230   1066  FALL       1
I__902/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_5_LC_8_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_4_LC_8_12_3/lcout
Path End         : du2.r_Count_4_LC_8_12_3/in1
Capture Clock    : du2.r_Count_4_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_4_LC_8_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__905/I                       LocalMux                       0              2921   1066  FALL       1
I__905/O                       LocalMux                     309              3230   1066  FALL       1
I__908/I                       InMux                          0              3230   1066  FALL       1
I__908/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_4_LC_8_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_3_LC_8_12_2/lcout
Path End         : du2.r_Count_3_LC_8_12_2/in1
Capture Clock    : du2.r_Count_3_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_3_LC_8_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__911/I                       LocalMux                       0              2921   1066  FALL       1
I__911/O                       LocalMux                     309              3230   1066  FALL       1
I__913/I                       InMux                          0              3230   1066  FALL       1
I__913/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_3_LC_8_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_CountZ0Z_2_LC_8_12_1/lcout
Path End         : du2.r_CountZ0Z_2_LC_8_12_1/in1
Capture Clock    : du2.r_CountZ0Z_2_LC_8_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_CountZ0Z_2_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__827/I                          LocalMux                       0              2921   1066  FALL       1
I__827/O                          LocalMux                     309              3230   1066  FALL       1
I__829/I                          InMux                          0              3230   1066  FALL       1
I__829/O                          InMux                        217              3447   1066  FALL       1
du2.r_CountZ0Z_2_LC_8_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_1_LC_8_11_3/lcout
Path End         : du2.r_Count_1_LC_8_11_3/in3
Capture Clock    : du2.r_Count_1_LC_8_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_1_LC_8_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__840/I                       LocalMux                       0              2921   1066  FALL       1
I__840/O                       LocalMux                     309              3230   1066  FALL       1
I__843/I                       InMux                          0              3230   1066  FALL       1
I__843/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_1_LC_8_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_0_LC_8_11_1/lcout
Path End         : du2.r_Count_0_LC_8_11_1/in3
Capture Clock    : du2.r_Count_0_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_0_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__832/I                       LocalMux                       0              2921   1066  FALL       1
I__832/O                       LocalMux                     309              3230   1066  FALL       1
I__835/I                       InMux                          0              3230   1066  FALL       1
I__835/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_0_LC_8_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_State_LC_7_12_3/in0
Capture Clock    : du2.r_State_LC_7_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__739/I                     LocalMux                       0              2921   1066  FALL       1
I__739/O                     LocalMux                     309              3230   1066  FALL       1
I__742/I                     InMux                          0              3230   1066  FALL       1
I__742/O                     InMux                        217              3447   1066  FALL       1
du2.r_State_LC_7_12_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_State_1_LC_5_12_6/in1
Capture Clock    : r_State_1_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__799/I                   LocalMux                       0              2921   1066  FALL       1
I__799/O                   LocalMux                     309              3230   1066  FALL       1
I__802/I                   InMux                          0              3230   1066  FALL       1
I__802/O                   InMux                        217              3447   1066  FALL       1
r_State_1_LC_5_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_State_0_LC_5_12_2/in3
Capture Clock    : r_State_0_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__780/I                   LocalMux                       0              2921   1066  FALL       1
I__780/O                   LocalMux                     309              3230   1066  FALL       1
I__784/I                   InMux                          0              3230   1066  FALL       1
I__784/O                   InMux                        217              3447   1066  FALL       1
r_State_0_LC_5_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_CountZ0Z_1_LC_5_11_7/lcout
Path End         : du1.r_CountZ0Z_1_LC_5_11_7/in3
Capture Clock    : du1.r_CountZ0Z_1_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_CountZ0Z_1_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__561/I                          LocalMux                       0              2921   1066  FALL       1
I__561/O                          LocalMux                     309              3230   1066  FALL       1
I__564/I                          InMux                          0              3230   1066  FALL       1
I__564/O                          InMux                        217              3447   1066  FALL       1
du1.r_CountZ0Z_1_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_0_LC_5_11_3/lcout
Path End         : du1.r_Count_0_LC_5_11_3/in3
Capture Clock    : du1.r_Count_0_LC_5_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__567/I                       LocalMux                       0              2921   1066  FALL       1
I__567/O                       LocalMux                     309              3230   1066  FALL       1
I__570/I                       InMux                          0              3230   1066  FALL       1
I__570/O                       InMux                        217              3447   1066  FALL       1
du1.r_Count_0_LC_5_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_17_LC_5_11_0/lcout
Path End         : du1.r_Count_17_LC_5_11_0/in1
Capture Clock    : du1.r_Count_17_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_17_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__576/I                        LocalMux                       0              2921   1066  FALL       1
I__576/O                        LocalMux                     309              3230   1066  FALL       1
I__578/I                        InMux                          0              3230   1066  FALL       1
I__578/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_17_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_16_LC_5_10_7/lcout
Path End         : du1.r_Count_16_LC_5_10_7/in1
Capture Clock    : du1.r_Count_16_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_16_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__584/I                        LocalMux                       0              2921   1066  FALL       1
I__584/O                        LocalMux                     309              3230   1066  FALL       1
I__587/I                        InMux                          0              3230   1066  FALL       1
I__587/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_16_LC_5_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_15_LC_5_10_6/lcout
Path End         : du1.r_Count_15_LC_5_10_6/in1
Capture Clock    : du1.r_Count_15_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_15_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__591/I                        LocalMux                       0              2921   1066  FALL       1
I__591/O                        LocalMux                     309              3230   1066  FALL       1
I__594/I                        InMux                          0              3230   1066  FALL       1
I__594/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_15_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_14_LC_5_10_5/lcout
Path End         : du1.r_Count_14_LC_5_10_5/in1
Capture Clock    : du1.r_Count_14_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_14_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__598/I                        LocalMux                       0              2921   1066  FALL       1
I__598/O                        LocalMux                     309              3230   1066  FALL       1
I__601/I                        InMux                          0              3230   1066  FALL       1
I__601/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_14_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_13_LC_5_10_4/lcout
Path End         : du1.r_Count_13_LC_5_10_4/in1
Capture Clock    : du1.r_Count_13_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_13_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__606/I                        LocalMux                       0              2921   1066  FALL       1
I__606/O                        LocalMux                     309              3230   1066  FALL       1
I__608/I                        InMux                          0              3230   1066  FALL       1
I__608/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_13_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_12_LC_5_10_3/lcout
Path End         : du1.r_Count_12_LC_5_10_3/in1
Capture Clock    : du1.r_Count_12_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_12_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__502/I                        LocalMux                       0              2921   1066  FALL       1
I__502/O                        LocalMux                     309              3230   1066  FALL       1
I__505/I                        InMux                          0              3230   1066  FALL       1
I__505/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_12_LC_5_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_11_LC_5_10_2/lcout
Path End         : du1.r_Count_11_LC_5_10_2/in1
Capture Clock    : du1.r_Count_11_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_11_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__509/I                        LocalMux                       0              2921   1066  FALL       1
I__509/O                        LocalMux                     309              3230   1066  FALL       1
I__512/I                        InMux                          0              3230   1066  FALL       1
I__512/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_11_LC_5_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_10_LC_5_10_1/lcout
Path End         : du1.r_Count_10_LC_5_10_1/in1
Capture Clock    : du1.r_Count_10_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_10_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__516/I                        LocalMux                       0              2921   1066  FALL       1
I__516/O                        LocalMux                     309              3230   1066  FALL       1
I__519/I                        InMux                          0              3230   1066  FALL       1
I__519/O                        InMux                        217              3447   1066  FALL       1
du1.r_Count_10_LC_5_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_9_LC_5_10_0/lcout
Path End         : du1.r_Count_9_LC_5_10_0/in1
Capture Clock    : du1.r_Count_9_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__522/I                       LocalMux                       0              2921   1066  FALL       1
I__522/O                       LocalMux                     309              3230   1066  FALL       1
I__525/I                       InMux                          0              3230   1066  FALL       1
I__525/O                       InMux                        217              3447   1066  FALL       1
du1.r_Count_9_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_8_LC_5_9_7/lcout
Path End         : du1.r_Count_8_LC_5_9_7/in1
Capture Clock    : du1.r_Count_8_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_8_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__528/I                      LocalMux                       0              2921   1066  FALL       1
I__528/O                      LocalMux                     309              3230   1066  FALL       1
I__531/I                      InMux                          0              3230   1066  FALL       1
I__531/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_8_LC_5_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_7_LC_5_9_6/lcout
Path End         : du1.r_Count_7_LC_5_9_6/in1
Capture Clock    : du1.r_Count_7_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_7_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__534/I                      LocalMux                       0              2921   1066  FALL       1
I__534/O                      LocalMux                     309              3230   1066  FALL       1
I__537/I                      InMux                          0              3230   1066  FALL       1
I__537/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_7_LC_5_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_6_LC_5_9_5/lcout
Path End         : du1.r_Count_6_LC_5_9_5/in1
Capture Clock    : du1.r_Count_6_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_6_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__542/I                      LocalMux                       0              2921   1066  FALL       1
I__542/O                      LocalMux                     309              3230   1066  FALL       1
I__545/I                      InMux                          0              3230   1066  FALL       1
I__545/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_6_LC_5_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_5_LC_5_9_4/lcout
Path End         : du1.r_Count_5_LC_5_9_4/in1
Capture Clock    : du1.r_Count_5_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_5_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__548/I                      LocalMux                       0              2921   1066  FALL       1
I__548/O                      LocalMux                     309              3230   1066  FALL       1
I__551/I                      InMux                          0              3230   1066  FALL       1
I__551/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_5_LC_5_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_4_LC_5_9_3/lcout
Path End         : du1.r_Count_4_LC_5_9_3/in1
Capture Clock    : du1.r_Count_4_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_4_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__474/I                      LocalMux                       0              2921   1066  FALL       1
I__474/O                      LocalMux                     309              3230   1066  FALL       1
I__477/I                      InMux                          0              3230   1066  FALL       1
I__477/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_4_LC_5_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_3_LC_5_9_2/lcout
Path End         : du1.r_Count_3_LC_5_9_2/in1
Capture Clock    : du1.r_Count_3_LC_5_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_3_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__480/I                      LocalMux                       0              2921   1066  FALL       1
I__480/O                      LocalMux                     309              3230   1066  FALL       1
I__482/I                      InMux                          0              3230   1066  FALL       1
I__482/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_3_LC_5_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_2_LC_5_9_1/lcout
Path End         : du1.r_Count_2_LC_5_9_1/in1
Capture Clock    : du1.r_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__486/I                      LocalMux                       0              2921   1066  FALL       1
I__486/O                      LocalMux                     309              3230   1066  FALL       1
I__488/I                      InMux                          0              3230   1066  FALL       1
I__488/O                      InMux                        217              3447   1066  FALL       1
du1.r_Count_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_24_LC_4_16_0/lcout
Path End         : r_Ticks_24_LC_4_16_0/in1
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_24_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__714/I                    LocalMux                       0              2921   1066  FALL       1
I__714/O                    LocalMux                     309              3230   1066  FALL       1
I__716/I                    InMux                          0              3230   1066  FALL       1
I__716/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_24_LC_4_16_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_23_LC_4_15_7/lcout
Path End         : r_Ticks_23_LC_4_15_7/in1
Capture Clock    : r_Ticks_23_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_23_LC_4_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__685/I                    LocalMux                       0              2921   1066  FALL       1
I__685/O                    LocalMux                     309              3230   1066  FALL       1
I__687/I                    InMux                          0              3230   1066  FALL       1
I__687/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_23_LC_4_15_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_22_LC_4_15_6/in1
Capture Clock    : r_Ticks_22_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__719/I                    LocalMux                       0              2921   1066  FALL       1
I__719/O                    LocalMux                     309              3230   1066  FALL       1
I__721/I                    InMux                          0              3230   1066  FALL       1
I__721/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_22_LC_4_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_21_LC_4_15_5/lcout
Path End         : r_Ticks_21_LC_4_15_5/in1
Capture Clock    : r_Ticks_21_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_21_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__705/I                    LocalMux                       0              2921   1066  FALL       1
I__705/O                    LocalMux                     309              3230   1066  FALL       1
I__707/I                    InMux                          0              3230   1066  FALL       1
I__707/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_21_LC_4_15_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_20_LC_4_15_4/lcout
Path End         : r_Ticks_20_LC_4_15_4/in1
Capture Clock    : r_Ticks_20_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_20_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__709/I                    LocalMux                       0              2921   1066  FALL       1
I__709/O                    LocalMux                     309              3230   1066  FALL       1
I__711/I                    InMux                          0              3230   1066  FALL       1
I__711/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_20_LC_4_15_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_19_LC_4_15_3/lcout
Path End         : r_Ticks_19_LC_4_15_3/in1
Capture Clock    : r_Ticks_19_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_19_LC_4_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__637/I                    LocalMux                       0              2921   1066  FALL       1
I__637/O                    LocalMux                     309              3230   1066  FALL       1
I__639/I                    InMux                          0              3230   1066  FALL       1
I__639/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_19_LC_4_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_18_LC_4_15_2/lcout
Path End         : r_Ticks_18_LC_4_15_2/in1
Capture Clock    : r_Ticks_18_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_18_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__817/I                    LocalMux                       0              2921   1066  FALL       1
I__817/O                    LocalMux                     309              3230   1066  FALL       1
I__819/I                    InMux                          0              3230   1066  FALL       1
I__819/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_18_LC_4_15_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_17_LC_4_15_1/lcout
Path End         : r_Ticks_17_LC_4_15_1/in1
Capture Clock    : r_Ticks_17_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_17_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__462/I                    LocalMux                       0              2921   1066  FALL       1
I__462/O                    LocalMux                     309              3230   1066  FALL       1
I__464/I                    InMux                          0              3230   1066  FALL       1
I__464/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_17_LC_4_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_16_LC_4_15_0/lcout
Path End         : r_Ticks_16_LC_4_15_0/in1
Capture Clock    : r_Ticks_16_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_16_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__821/I                    LocalMux                       0              2921   1066  FALL       1
I__821/O                    LocalMux                     309              3230   1066  FALL       1
I__823/I                    InMux                          0              3230   1066  FALL       1
I__823/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_16_LC_4_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_15_LC_4_14_7/lcout
Path End         : r_Ticks_15_LC_4_14_7/in1
Capture Clock    : r_Ticks_15_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_15_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__689/I                    LocalMux                       0              2921   1066  FALL       1
I__689/O                    LocalMux                     309              3230   1066  FALL       1
I__691/I                    InMux                          0              3230   1066  FALL       1
I__691/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_15_LC_4_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_14_LC_4_14_6/lcout
Path End         : r_Ticks_14_LC_4_14_6/in1
Capture Clock    : r_Ticks_14_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_14_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__633/I                    LocalMux                       0              2921   1066  FALL       1
I__633/O                    LocalMux                     309              3230   1066  FALL       1
I__635/I                    InMux                          0              3230   1066  FALL       1
I__635/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_14_LC_4_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_13_LC_4_14_5/lcout
Path End         : r_Ticks_13_LC_4_14_5/in1
Capture Clock    : r_Ticks_13_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_13_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__644/I                    LocalMux                       0              2921   1066  FALL       1
I__644/O                    LocalMux                     309              3230   1066  FALL       1
I__646/I                    InMux                          0              3230   1066  FALL       1
I__646/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_13_LC_4_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_12_LC_4_14_4/lcout
Path End         : r_Ticks_12_LC_4_14_4/in1
Capture Clock    : r_Ticks_12_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_12_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__648/I                    LocalMux                       0              2921   1066  FALL       1
I__648/O                    LocalMux                     309              3230   1066  FALL       1
I__650/I                    InMux                          0              3230   1066  FALL       1
I__650/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_12_LC_4_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_11_LC_4_14_3/lcout
Path End         : r_Ticks_11_LC_4_14_3/in1
Capture Clock    : r_Ticks_11_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_11_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__653/I                    LocalMux                       0              2921   1066  FALL       1
I__653/O                    LocalMux                     309              3230   1066  FALL       1
I__655/I                    InMux                          0              3230   1066  FALL       1
I__655/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_11_LC_4_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_10_LC_4_14_2/lcout
Path End         : r_Ticks_10_LC_4_14_2/in1
Capture Clock    : r_Ticks_10_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_10_LC_4_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__442/I                    LocalMux                       0              2921   1066  FALL       1
I__442/O                    LocalMux                     309              3230   1066  FALL       1
I__444/I                    InMux                          0              3230   1066  FALL       1
I__444/O                    InMux                        217              3447   1066  FALL       1
r_Ticks_10_LC_4_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_9_LC_4_14_1/lcout
Path End         : r_Ticks_9_LC_4_14_1/in1
Capture Clock    : r_Ticks_9_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_9_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__673/I                   LocalMux                       0              2921   1066  FALL       1
I__673/O                   LocalMux                     309              3230   1066  FALL       1
I__675/I                   InMux                          0              3230   1066  FALL       1
I__675/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_9_LC_4_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_8_LC_4_14_0/lcout
Path End         : r_Ticks_8_LC_4_14_0/in1
Capture Clock    : r_Ticks_8_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_8_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__668/I                   LocalMux                       0              2921   1066  FALL       1
I__668/O                   LocalMux                     309              3230   1066  FALL       1
I__670/I                   InMux                          0              3230   1066  FALL       1
I__670/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_8_LC_4_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_7_LC_4_13_7/lcout
Path End         : r_Ticks_7_LC_4_13_7/in1
Capture Clock    : r_Ticks_7_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_7_LC_4_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__698/I                   LocalMux                       0              2921   1066  FALL       1
I__698/O                   LocalMux                     309              3230   1066  FALL       1
I__700/I                   InMux                          0              3230   1066  FALL       1
I__700/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_7_LC_4_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_6_LC_4_13_6/lcout
Path End         : r_Ticks_6_LC_4_13_6/in1
Capture Clock    : r_Ticks_6_LC_4_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_6_LC_4_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__657/I                   LocalMux                       0              2921   1066  FALL       1
I__657/O                   LocalMux                     309              3230   1066  FALL       1
I__659/I                   InMux                          0              3230   1066  FALL       1
I__659/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_6_LC_4_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_5_LC_4_13_5/lcout
Path End         : r_Ticks_5_LC_4_13_5/in1
Capture Clock    : r_Ticks_5_LC_4_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_5_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__664/I                   LocalMux                       0              2921   1066  FALL       1
I__664/O                   LocalMux                     309              3230   1066  FALL       1
I__666/I                   InMux                          0              3230   1066  FALL       1
I__666/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_5_LC_4_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_4_LC_4_13_4/lcout
Path End         : r_Ticks_4_LC_4_13_4/in1
Capture Clock    : r_Ticks_4_LC_4_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_4_LC_4_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__729/I                   LocalMux                       0              2921   1066  FALL       1
I__729/O                   LocalMux                     309              3230   1066  FALL       1
I__731/I                   InMux                          0              3230   1066  FALL       1
I__731/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_4_LC_4_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_3_LC_4_13_3/lcout
Path End         : r_Ticks_3_LC_4_13_3/in1
Capture Clock    : r_Ticks_3_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_3_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__677/I                   LocalMux                       0              2921   1066  FALL       1
I__677/O                   LocalMux                     309              3230   1066  FALL       1
I__679/I                   InMux                          0              3230   1066  FALL       1
I__679/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_3_LC_4_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_2_LC_4_13_2/lcout
Path End         : r_Ticks_2_LC_4_13_2/in1
Capture Clock    : r_Ticks_2_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_2_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__455/I                   LocalMux                       0              2921   1066  FALL       1
I__455/O                   LocalMux                     309              3230   1066  FALL       1
I__457/I                   InMux                          0              3230   1066  FALL       1
I__457/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_2_LC_4_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_1_LC_4_13_1/lcout
Path End         : r_Ticks_1_LC_4_13_1/in1
Capture Clock    : r_Ticks_1_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__421/I                   LocalMux                       0              2921   1066  FALL       1
I__421/O                   LocalMux                     309              3230   1066  FALL       1
I__423/I                   InMux                          0              3230   1066  FALL       1
I__423/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_1_LC_4_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_0_LC_4_13_0/lcout
Path End         : r_Ticks_0_LC_4_13_0/in1
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_0_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__694/I                   LocalMux                       0              2921   1066  FALL       1
I__694/O                   LocalMux                     309              3230   1066  FALL       1
I__696/I                   InMux                          0              3230   1066  FALL       1
I__696/O                   InMux                        217              3447   1066  FALL       1
r_Ticks_0_LC_4_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_State_LC_4_9_6/in0
Capture Clock    : du1.r_State_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__621/I                    LocalMux                       0              2921   1066  FALL       1
I__621/O                    LocalMux                     309              3230   1066  FALL       1
I__624/I                    InMux                          0              3230   1066  FALL       1
I__624/O                    InMux                        217              3447   1066  FALL       1
du1.r_State_LC_4_9_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : r_Count_2_3_LC_2_14_3/in0
Capture Clock    : r_Count_2_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__381/I                     LocalMux                       0              2921   1066  FALL       1
I__381/O                     LocalMux                     309              3230   1066  FALL       1
I__386/I                     InMux                          0              3230   1066  FALL       1
I__386/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_3_LC_2_14_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : r_Count_2_2_LC_2_14_2/in2
Capture Clock    : r_Count_2_2_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__344/I                     LocalMux                       0              2921   1066  FALL       1
I__344/O                     LocalMux                     309              3230   1066  FALL       1
I__349/I                     InMux                          0              3230   1066  FALL       1
I__349/O                     InMux                        217              3447   1066  FALL       1
I__353/I                     CascadeMux                     0              3447   1066  FALL       1
I__353/O                     CascadeMux                     0              3447   1066  FALL       1
r_Count_2_2_LC_2_14_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : r_Count_2_1_LC_2_14_1/in2
Capture Clock    : r_Count_2_1_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__361/I                     LocalMux                       0              2921   1066  FALL       1
I__361/O                     LocalMux                     309              3230   1066  FALL       1
I__365/I                     InMux                          0              3230   1066  FALL       1
I__365/O                     InMux                        217              3447   1066  FALL       1
I__369/I                     CascadeMux                     0              3447   1066  FALL       1
I__369/O                     CascadeMux                     0              3447   1066  FALL       1
r_Count_2_1_LC_2_14_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : r_Count_2_0_LC_2_14_0/in1
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__401/I                     LocalMux                       0              2921   1066  FALL       1
I__401/O                     LocalMux                     309              3230   1066  FALL       1
I__405/I                     InMux                          0              3230   1066  FALL       1
I__405/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_0_LC_2_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in2
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__286/I                                LocalMux                       0              2921   1066  FALL       1
I__286/O                                LocalMux                     309              3230   1066  FALL       1
I__292/I                                InMux                          0              3230   1066  FALL       1
I__292/O                                InMux                        217              3447   1066  FALL       1
I__299/I                                CascadeMux                     0              3447   1066  FALL       1
I__299/O                                CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in1
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__271/I                                LocalMux                       0              2921   1066  FALL       1
I__271/O                                LocalMux                     309              3230   1066  FALL       1
I__277/I                                InMux                          0              3230   1066  FALL       1
I__277/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in0
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__241/I                                LocalMux                       0              2921   1066  FALL       1
I__241/O                                LocalMux                     309              3230   1066  FALL       1
I__246/I                                InMux                          0              3230   1066  FALL       1
I__246/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_5_LC_1_13_5/in3
Capture Clock    : encoder1.r_Hex_Value_i_5_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__254/I                                LocalMux                       0              2921   1066  FALL       1
I__254/O                                LocalMux                     309              3230   1066  FALL       1
I__259/I                                InMux                          0              3230   1066  FALL       1
I__259/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in3
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__242/I                                   LocalMux                       0              2921   1066  FALL       1
I__242/O                                   LocalMux                     309              3230   1066  FALL       1
I__248/I                                   InMux                          0              3230   1066  FALL       1
I__248/O                                   InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in3
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__243/I                                LocalMux                       0              2921   1066  FALL       1
I__243/O                                LocalMux                     309              3230   1066  FALL       1
I__250/I                                InMux                          0              3230   1066  FALL       1
I__250/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in0
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__241/I                                LocalMux                       0              2921   1066  FALL       1
I__241/O                                LocalMux                     309              3230   1066  FALL       1
I__247/I                                InMux                          0              3230   1066  FALL       1
I__247/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in0
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__242/I                                LocalMux                       0              2921   1066  FALL       1
I__242/O                                LocalMux                     309              3230   1066  FALL       1
I__249/I                                InMux                          0              3230   1066  FALL       1
I__249/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in3
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__243/I                                LocalMux                       0              2921   1066  FALL       1
I__243/O                                LocalMux                     309              3230   1066  FALL       1
I__251/I                                InMux                          0              3230   1066  FALL       1
I__251/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in0
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__243/I                                LocalMux                       0              2921   1066  FALL       1
I__243/O                                LocalMux                     309              3230   1066  FALL       1
I__252/I                                InMux                          0              3230   1066  FALL       1
I__252/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in2
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__255/I                                   LocalMux                       0              2921   1066  FALL       1
I__255/O                                   LocalMux                     309              3230   1066  FALL       1
I__261/I                                   InMux                          0              3230   1066  FALL       1
I__261/O                                   InMux                        217              3447   1066  FALL       1
I__267/I                                   CascadeMux                     0              3447   1066  FALL       1
I__267/O                                   CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in2
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__256/I                                LocalMux                       0              2921   1066  FALL       1
I__256/O                                LocalMux                     309              3230   1066  FALL       1
I__263/I                                InMux                          0              3230   1066  FALL       1
I__263/O                                InMux                        217              3447   1066  FALL       1
I__268/I                                CascadeMux                     0              3447   1066  FALL       1
I__268/O                                CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in3
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__254/I                                LocalMux                       0              2921   1066  FALL       1
I__254/O                                LocalMux                     309              3230   1066  FALL       1
I__260/I                                InMux                          0              3230   1066  FALL       1
I__260/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in3
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__255/I                                LocalMux                       0              2921   1066  FALL       1
I__255/O                                LocalMux                     309              3230   1066  FALL       1
I__262/I                                InMux                          0              3230   1066  FALL       1
I__262/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in2
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__256/I                                LocalMux                       0              2921   1066  FALL       1
I__256/O                                LocalMux                     309              3230   1066  FALL       1
I__264/I                                InMux                          0              3230   1066  FALL       1
I__264/O                                InMux                        217              3447   1066  FALL       1
I__269/I                                CascadeMux                     0              3447   1066  FALL       1
I__269/O                                CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in1
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__256/I                                LocalMux                       0              2921   1066  FALL       1
I__256/O                                LocalMux                     309              3230   1066  FALL       1
I__265/I                                InMux                          0              3230   1066  FALL       1
I__265/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in1
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__272/I                                LocalMux                       0              2921   1066  FALL       1
I__272/O                                LocalMux                     309              3230   1066  FALL       1
I__279/I                                InMux                          0              3230   1066  FALL       1
I__279/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in1
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                   LocalMux                       0              2921   1066  FALL       1
I__273/O                                   LocalMux                     309              3230   1066  FALL       1
I__282/I                                   InMux                          0              3230   1066  FALL       1
I__282/O                                   InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in1
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__274/I                                LocalMux                       0              2921   1066  FALL       1
I__274/O                                LocalMux                     309              3230   1066  FALL       1
I__283/I                                InMux                          0              3230   1066  FALL       1
I__283/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in1
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__271/I                                LocalMux                       0              2921   1066  FALL       1
I__271/O                                LocalMux                     309              3230   1066  FALL       1
I__278/I                                InMux                          0              3230   1066  FALL       1
I__278/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in1
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__272/I                                LocalMux                       0              2921   1066  FALL       1
I__272/O                                LocalMux                     309              3230   1066  FALL       1
I__280/I                                InMux                          0              3230   1066  FALL       1
I__280/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in2
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__272/I                                LocalMux                       0              2921   1066  FALL       1
I__272/O                                LocalMux                     309              3230   1066  FALL       1
I__281/I                                InMux                          0              3230   1066  FALL       1
I__281/O                                InMux                        217              3447   1066  FALL       1
I__284/I                                CascadeMux                     0              3447   1066  FALL       1
I__284/O                                CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_2_LC_2_14_5/in0
Capture Clock    : encoder1.r_Hex_Value_i_2_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__287/I                                LocalMux                       0              2921   1066  FALL       1
I__287/O                                LocalMux                     309              3230   1066  FALL       1
I__294/I                                InMux                          0              3230   1066  FALL       1
I__294/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in0
Capture Clock    : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__288/I                                   LocalMux                       0              2921   1066  FALL       1
I__288/O                                   LocalMux                     309              3230   1066  FALL       1
I__297/I                                   InMux                          0              3230   1066  FALL       1
I__297/O                                   InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_1_LC_1_14_5/in2
Capture Clock    : encoder1.r_Hex_Value_i_1_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__289/I                                LocalMux                       0              2921   1066  FALL       1
I__289/O                                LocalMux                     309              3230   1066  FALL       1
I__298/I                                InMux                          0              3230   1066  FALL       1
I__298/O                                InMux                        217              3447   1066  FALL       1
I__301/I                                CascadeMux                     0              3447   1066  FALL       1
I__301/O                                CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_6_LC_1_13_7/in2
Capture Clock    : encoder1.r_Hex_Value_i_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__286/I                                LocalMux                       0              2921   1066  FALL       1
I__286/O                                LocalMux                     309              3230   1066  FALL       1
I__293/I                                InMux                          0              3230   1066  FALL       1
I__293/O                                InMux                        217              3447   1066  FALL       1
I__300/I                                CascadeMux                     0              3447   1066  FALL       1
I__300/O                                CascadeMux                     0              3447   1066  FALL       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_3_LC_2_14_7/in0
Capture Clock    : encoder1.r_Hex_Value_i_3_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__287/I                                LocalMux                       0              2921   1066  FALL       1
I__287/O                                LocalMux                     309              3230   1066  FALL       1
I__295/I                                InMux                          0              3230   1066  FALL       1
I__295/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : encoder1.r_Hex_Value_i_4_LC_2_14_4/in3
Capture Clock    : encoder1.r_Hex_Value_i_4_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__287/I                                LocalMux                       0              2921   1066  FALL       1
I__287/O                                LocalMux                     309              3230   1066  FALL       1
I__296/I                                InMux                          0              3230   1066  FALL       1
I__296/O                                InMux                        217              3447   1066  FALL       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in0
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__347/I                                LocalMux                       0              2921   1066  FALL       1
I__347/O                                LocalMux                     309              3230   1066  FALL       1
I__352/I                                InMux                          0              3230   1066  FALL       1
I__352/O                                InMux                        217              3447   1066  FALL       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in1
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__362/I                                LocalMux                       0              2921   1066  FALL       1
I__362/O                                LocalMux                     309              3230   1066  FALL       1
I__366/I                                InMux                          0              3230   1066  FALL       1
I__366/O                                InMux                        217              3447   1066  FALL       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in2
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__382/I                                LocalMux                       0              2921   1066  FALL       1
I__382/O                                LocalMux                     309              3230   1066  FALL       1
I__387/I                                InMux                          0              3230   1066  FALL       1
I__387/O                                InMux                        217              3447   1066  FALL       1
I__391/I                                CascadeMux                     0              3447   1066  FALL       1
I__391/O                                CascadeMux                     0              3447   1066  FALL       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_1_LC_1_14_1/in3
Capture Clock    : encoder2.r_Hex_Value_i_1_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__402/I                                LocalMux                       0              2921   1066  FALL       1
I__402/O                                LocalMux                     309              3230   1066  FALL       1
I__406/I                                InMux                          0              3230   1066  FALL       1
I__406/O                                InMux                        217              3447   1066  FALL       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_0_LC_5_11_3/lcout
Path End         : du1.r_CountZ0Z_1_LC_5_11_7/in1
Capture Clock    : du1.r_CountZ0Z_1_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_0_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__567/I                        LocalMux                       0              2921   1066  FALL       1
I__567/O                        LocalMux                     309              3230   1066  FALL       1
I__571/I                        InMux                          0              3230   1066  FALL       1
I__571/O                        InMux                        217              3447   1066  FALL       1
du1.r_CountZ0Z_1_LC_5_11_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_State_1_LC_5_12_6/in3
Capture Clock    : r_State_1_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__780/I                   LocalMux                       0              2921   1066  FALL       1
I__780/O                   LocalMux                     309              3230   1066  FALL       1
I__785/I                   InMux                          0              3230   1066  FALL       1
I__785/O                   InMux                        217              3447   1066  FALL       1
r_State_1_LC_5_12_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_0_LC_8_11_1/lcout
Path End         : du2.r_Count_1_LC_8_11_3/in1
Capture Clock    : du2.r_Count_1_LC_8_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_0_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__832/I                       LocalMux                       0              2921   1066  FALL       1
I__832/O                       LocalMux                     309              3230   1066  FALL       1
I__836/I                       InMux                          0              3230   1066  FALL       1
I__836/O                       InMux                        217              3447   1066  FALL       1
du2.r_Count_1_LC_8_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_5_12_4/lcout
Path End         : r_State_0_LC_5_12_2/in2
Capture Clock    : r_State_0_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_5_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_5_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__628/I                             LocalMux                       0              2921   1333  FALL       1
I__628/O                             LocalMux                     309              3230   1333  FALL       1
I__630/I                             InMux                          0              3230   1333  FALL       1
I__630/O                             InMux                        217              3447   1333  FALL       1
du1.r_State_RNITG1E_LC_5_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
du1.r_State_RNITG1E_LC_5_12_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__553/I                             CascadeMux                     0              3714   1333  RISE       1
I__553/O                             CascadeMux                     0              3714   1333  RISE       1
r_State_0_LC_5_12_2/in2              LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_5_LC_8_12_4/lcout
Path End         : du2.r_State_LC_7_12_3/in2
Capture Clock    : du2.r_State_LC_7_12_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_5_LC_8_12_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__898/I                           LocalMux                       0              2921   1333  FALL       1
I__898/O                           LocalMux                     309              3230   1333  FALL       1
I__901/I                           InMux                          0              3230   1333  FALL       1
I__901/O                           InMux                        217              3447   1333  FALL       1
du2.r_State_RNO_0_LC_7_12_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
du2.r_State_RNO_0_LC_7_12_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__745/I                           CascadeMux                     0              3714   1333  RISE       1
I__745/O                           CascadeMux                     0              3714   1333  RISE       1
du2.r_State_LC_7_12_3/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_2_LC_5_12_3/lcout
Path End         : r_State_1_LC_5_12_6/in2
Capture Clock    : r_State_1_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_2_LC_5_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_2_LC_5_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       1
I__616/I                            LocalMux                       0              2921   1375  FALL       1
I__616/O                            LocalMux                     309              3230   1375  FALL       1
I__617/I                            InMux                          0              3230   1375  FALL       1
I__617/O                            InMux                        217              3447   1375  FALL       1
I__618/I                            CascadeMux                     0              3447   1375  FALL       1
I__618/O                            CascadeMux                     0              3447   1375  FALL       1
r_State_ns_1_0__m1_LC_5_12_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
r_State_ns_1_0__m1_LC_5_12_5/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__611/I                            CascadeMux                     0              3756   1375  RISE       1
I__611/O                            CascadeMux                     0              3756   1375  RISE       1
r_State_1_LC_5_12_6/in2             LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_3_LC_1_13_4/lcout
Path End         : r_Count_1_3_LC_1_13_4/in2
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_3_LC_1_13_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__254/I                           LocalMux                       0              2921   1066  FALL       1
I__254/O                           LocalMux                     309              3230   1066  FALL       1
I__258/I                           InMux                          0              3230   1389  FALL       1
I__258/O                           InMux                        217              3447   1389  FALL       1
r_Count_1_RNO_0_3_LC_1_13_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
r_Count_1_RNO_0_3_LC_1_13_3/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__195/I                           CascadeMux                     0              3770   1389  RISE       1
I__195/O                           CascadeMux                     0              3770   1389  RISE       1
r_Count_1_3_LC_1_13_4/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_0_LC_8_11_1/lcout
Path End         : du2.r_CountZ0Z_2_LC_8_12_1/in3
Capture Clock    : du2.r_CountZ0Z_2_LC_8_12_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_0_LC_8_11_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__830/I                                  LocalMux                       0              2921   1417  FALL       1
I__830/O                                  LocalMux                     309              3230   1417  FALL       1
I__833/I                                  InMux                          0              3230   1417  FALL       1
I__833/O                                  InMux                        217              3447   1417  FALL       1
I__837/I                                  CascadeMux                     0              3447   1417  FALL       1
I__837/O                                  CascadeMux                     0              3447   1417  FALL       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__825/I                                  InMux                          0              3581   1417  FALL       1
I__825/O                                  InMux                        217              3798   1417  FALL       1
du2.r_CountZ0Z_2_LC_8_12_1/in3            LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : r_Count_2_3_LC_2_14_3/in3
Capture Clock    : r_Count_2_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__344/I                        LocalMux                       0              2921   1066  FALL       1
I__344/O                        LocalMux                     309              3230   1066  FALL       1
I__349/I                        InMux                          0              3230   1066  FALL       1
I__349/O                        InMux                        217              3447   1066  FALL       1
I__353/I                        CascadeMux                     0              3447   1066  FALL       1
I__353/O                        CascadeMux                     0              3447   1066  FALL       1
r_Count_2_2_LC_2_14_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
r_Count_2_2_LC_2_14_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       1
I__316/I                        InMux                          0              3581   1417  FALL       1
I__316/O                        InMux                        217              3798   1417  FALL       1
r_Count_2_3_LC_2_14_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : r_Count_2_2_LC_2_14_2/in3
Capture Clock    : r_Count_2_2_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__361/I                        LocalMux                       0              2921   1066  FALL       1
I__361/O                        LocalMux                     309              3230   1066  FALL       1
I__365/I                        InMux                          0              3230   1066  FALL       1
I__365/O                        InMux                        217              3447   1066  FALL       1
I__369/I                        CascadeMux                     0              3447   1066  FALL       1
I__369/O                        CascadeMux                     0              3447   1066  FALL       1
r_Count_2_1_LC_2_14_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
r_Count_2_1_LC_2_14_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__197/I                        InMux                          0              3581   1417  FALL       1
I__197/O                        InMux                        217              3798   1417  FALL       1
r_Count_2_2_LC_2_14_2/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in0
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__345/I                                Odrv4                          0              2921   1438  FALL       1
I__345/O                                Odrv4                        372              3293   1438  FALL       1
I__350/I                                LocalMux                       0              3293   1438  FALL       1
I__350/O                                LocalMux                     309              3602   1438  FALL       1
I__354/I                                InMux                          0              3602   1438  FALL       1
I__354/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in0
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__345/I                                Odrv4                          0              2921   1438  FALL       1
I__345/O                                Odrv4                        372              3293   1438  FALL       1
I__350/I                                LocalMux                       0              3293   1438  FALL       1
I__350/O                                LocalMux                     309              3602   1438  FALL       1
I__355/I                                InMux                          0              3602   1438  FALL       1
I__355/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in3
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__345/I                                Odrv4                          0              2921   1438  FALL       1
I__345/O                                Odrv4                        372              3293   1438  FALL       1
I__350/I                                LocalMux                       0              3293   1438  FALL       1
I__350/O                                LocalMux                     309              3602   1438  FALL       1
I__356/I                                InMux                          0              3602   1438  FALL       1
I__356/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in3
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__345/I                                Odrv4                          0              2921   1438  FALL       1
I__345/O                                Odrv4                        372              3293   1438  FALL       1
I__350/I                                LocalMux                       0              3293   1438  FALL       1
I__350/O                                LocalMux                     309              3602   1438  FALL       1
I__357/I                                InMux                          0              3602   1438  FALL       1
I__357/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in3
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__345/I                                Odrv4                          0              2921   1438  FALL       1
I__345/O                                Odrv4                        372              3293   1438  FALL       1
I__350/I                                LocalMux                       0              3293   1438  FALL       1
I__350/O                                LocalMux                     309              3602   1438  FALL       1
I__358/I                                InMux                          0              3602   1438  FALL       1
I__358/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in1
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__363/I                                Odrv4                          0              2921   1438  FALL       1
I__363/O                                Odrv4                        372              3293   1438  FALL       1
I__367/I                                LocalMux                       0              3293   1438  FALL       1
I__367/O                                LocalMux                     309              3602   1438  FALL       1
I__370/I                                InMux                          0              3602   1438  FALL       1
I__370/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in2
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__363/I                                Odrv4                          0              2921   1438  FALL       1
I__363/O                                Odrv4                        372              3293   1438  FALL       1
I__368/I                                LocalMux                       0              3293   1438  FALL       1
I__368/O                                LocalMux                     309              3602   1438  FALL       1
I__375/I                                InMux                          0              3602   1438  FALL       1
I__375/O                                InMux                        217              3819   1438  FALL       1
I__379/I                                CascadeMux                     0              3819   1438  FALL       1
I__379/O                                CascadeMux                     0              3819   1438  FALL       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in2
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__363/I                                Odrv4                          0              2921   1438  FALL       1
I__363/O                                Odrv4                        372              3293   1438  FALL       1
I__367/I                                LocalMux                       0              3293   1438  FALL       1
I__367/O                                LocalMux                     309              3602   1438  FALL       1
I__371/I                                InMux                          0              3602   1438  FALL       1
I__371/O                                InMux                        217              3819   1438  FALL       1
I__376/I                                CascadeMux                     0              3819   1438  FALL       1
I__376/O                                CascadeMux                     0              3819   1438  FALL       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in2
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__363/I                                Odrv4                          0              2921   1438  FALL       1
I__363/O                                Odrv4                        372              3293   1438  FALL       1
I__367/I                                LocalMux                       0              3293   1438  FALL       1
I__367/O                                LocalMux                     309              3602   1438  FALL       1
I__372/I                                InMux                          0              3602   1438  FALL       1
I__372/O                                InMux                        217              3819   1438  FALL       1
I__377/I                                CascadeMux                     0              3819   1438  FALL       1
I__377/O                                CascadeMux                     0              3819   1438  FALL       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in2
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__363/I                                Odrv4                          0              2921   1438  FALL       1
I__363/O                                Odrv4                        372              3293   1438  FALL       1
I__367/I                                LocalMux                       0              3293   1438  FALL       1
I__367/O                                LocalMux                     309              3602   1438  FALL       1
I__373/I                                InMux                          0              3602   1438  FALL       1
I__373/O                                InMux                        217              3819   1438  FALL       1
I__378/I                                CascadeMux                     0              3819   1438  FALL       1
I__378/O                                CascadeMux                     0              3819   1438  FALL       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_2_14_1/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in1
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_2_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__363/I                                Odrv4                          0              2921   1438  FALL       1
I__363/O                                Odrv4                        372              3293   1438  FALL       1
I__367/I                                LocalMux                       0              3293   1438  FALL       1
I__367/O                                LocalMux                     309              3602   1438  FALL       1
I__374/I                                InMux                          0              3602   1438  FALL       1
I__374/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in2
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__383/I                                Odrv4                          0              2921   1438  FALL       1
I__383/O                                Odrv4                        372              3293   1438  FALL       1
I__388/I                                LocalMux                       0              3293   1438  FALL       1
I__388/O                                LocalMux                     309              3602   1438  FALL       1
I__392/I                                InMux                          0              3602   1438  FALL       1
I__392/O                                InMux                        217              3819   1438  FALL       1
I__398/I                                CascadeMux                     0              3819   1438  FALL       1
I__398/O                                CascadeMux                     0              3819   1438  FALL       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in1
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__383/I                                Odrv4                          0              2921   1438  FALL       1
I__383/O                                Odrv4                        372              3293   1438  FALL       1
I__388/I                                LocalMux                       0              3293   1438  FALL       1
I__388/O                                LocalMux                     309              3602   1438  FALL       1
I__393/I                                InMux                          0              3602   1438  FALL       1
I__393/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in1
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__383/I                                Odrv4                          0              2921   1438  FALL       1
I__383/O                                Odrv4                        372              3293   1438  FALL       1
I__388/I                                LocalMux                       0              3293   1438  FALL       1
I__388/O                                LocalMux                     309              3602   1438  FALL       1
I__394/I                                InMux                          0              3602   1438  FALL       1
I__394/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in1
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__383/I                                Odrv4                          0              2921   1438  FALL       1
I__383/O                                Odrv4                        372              3293   1438  FALL       1
I__388/I                                LocalMux                       0              3293   1438  FALL       1
I__388/O                                LocalMux                     309              3602   1438  FALL       1
I__395/I                                InMux                          0              3602   1438  FALL       1
I__395/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in2
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__383/I                                Odrv4                          0              2921   1438  FALL       1
I__383/O                                Odrv4                        372              3293   1438  FALL       1
I__388/I                                LocalMux                       0              3293   1438  FALL       1
I__388/O                                LocalMux                     309              3602   1438  FALL       1
I__396/I                                InMux                          0              3602   1438  FALL       1
I__396/O                                InMux                        217              3819   1438  FALL       1
I__399/I                                CascadeMux                     0              3819   1438  FALL       1
I__399/O                                CascadeMux                     0              3819   1438  FALL       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_0_LC_2_16_4/in3
Capture Clock    : encoder2.r_Hex_Value_i_0_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__403/I                                Odrv4                          0              2921   1438  FALL       1
I__403/O                                Odrv4                        372              3293   1438  FALL       1
I__407/I                                LocalMux                       0              3293   1438  FALL       1
I__407/O                                LocalMux                     309              3602   1438  FALL       1
I__409/I                                InMux                          0              3602   1438  FALL       1
I__409/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in0
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__403/I                                Odrv4                          0              2921   1438  FALL       1
I__403/O                                Odrv4                        372              3293   1438  FALL       1
I__408/I                                LocalMux                       0              3293   1438  FALL       1
I__408/O                                LocalMux                     309              3602   1438  FALL       1
I__414/I                                InMux                          0              3602   1438  FALL       1
I__414/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_2_LC_2_16_5/in0
Capture Clock    : encoder2.r_Hex_Value_i_2_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__403/I                                Odrv4                          0              2921   1438  FALL       1
I__403/O                                Odrv4                        372              3293   1438  FALL       1
I__407/I                                LocalMux                       0              3293   1438  FALL       1
I__407/O                                LocalMux                     309              3602   1438  FALL       1
I__410/I                                InMux                          0              3602   1438  FALL       1
I__410/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_3_LC_2_16_3/in0
Capture Clock    : encoder2.r_Hex_Value_i_3_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__403/I                                Odrv4                          0              2921   1438  FALL       1
I__403/O                                Odrv4                        372              3293   1438  FALL       1
I__407/I                                LocalMux                       0              3293   1438  FALL       1
I__407/O                                LocalMux                     309              3602   1438  FALL       1
I__411/I                                InMux                          0              3602   1438  FALL       1
I__411/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_4_LC_2_16_7/in0
Capture Clock    : encoder2.r_Hex_Value_i_4_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__403/I                                Odrv4                          0              2921   1438  FALL       1
I__403/O                                Odrv4                        372              3293   1438  FALL       1
I__407/I                                LocalMux                       0              3293   1438  FALL       1
I__407/O                                LocalMux                     309              3602   1438  FALL       1
I__412/I                                InMux                          0              3602   1438  FALL       1
I__412/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : encoder2.r_Hex_Value_i_5_LC_2_16_0/in3
Capture Clock    : encoder2.r_Hex_Value_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__403/I                                Odrv4                          0              2921   1438  FALL       1
I__403/O                                Odrv4                        372              3293   1438  FALL       1
I__407/I                                LocalMux                       0              3293   1438  FALL       1
I__407/O                                LocalMux                     309              3602   1438  FALL       1
I__413/I                                InMux                          0              3602   1438  FALL       1
I__413/O                                InMux                        217              3819   1438  FALL       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : r_Switch_1_LC_5_12_4/in0
Capture Clock    : r_Switch_1_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__620/I                    Odrv4                          0              2921   1438  FALL       1
I__620/O                    Odrv4                        372              3293   1438  FALL       1
I__623/I                    LocalMux                       0              3293   1438  FALL       1
I__623/O                    LocalMux                     309              3602   1438  FALL       1
I__627/I                    InMux                          0              3602   1438  FALL       1
I__627/O                    InMux                        217              3819   1438  FALL       1
r_Switch_1_LC_5_12_4/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_5_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : r_Switch_2_LC_5_12_3/in3
Capture Clock    : r_Switch_2_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__738/I                     Odrv4                          0              2921   1438  FALL       1
I__738/O                     Odrv4                        372              3293   1438  FALL       1
I__741/I                     LocalMux                       0              3293   1438  FALL       1
I__741/O                     LocalMux                     309              3602   1438  FALL       1
I__744/I                     InMux                          0              3602   1438  FALL       1
I__744/O                     InMux                        217              3819   1438  FALL       1
r_Switch_2_LC_5_12_3/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_2_LC_5_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_0_LC_8_11_1/lcout
Path End         : du2.r_Count_3_LC_8_12_2/in3
Capture Clock    : du2.r_Count_3_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_0_LC_8_11_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__830/I                                  LocalMux                       0              2921   1417  FALL       1
I__830/O                                  LocalMux                     309              3230   1417  FALL       1
I__833/I                                  InMux                          0              3230   1417  FALL       1
I__833/O                                  InMux                        217              3447   1417  FALL       1
I__837/I                                  CascadeMux                     0              3447   1417  FALL       1
I__837/O                                  CascadeMux                     0              3447   1417  FALL       1
du2.r_Count_2_cry_1_c_LC_8_12_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
du2.r_Count_2_cry_1_c_LC_8_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
du2.r_CountZ0Z_2_LC_8_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
du2.r_CountZ0Z_2_LC_8_12_1/carryout       LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__909/I                                  InMux                          0              3686   1522  FALL       1
I__909/O                                  InMux                        217              3903   1522  FALL       1
du2.r_Count_3_LC_8_12_2/in3               LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_15_LC_8_13_6/lcout
Path End         : du2.r_Count_16_LC_8_13_7/in3
Capture Clock    : du2.r_Count_16_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_15_LC_8_13_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__958/I                           LocalMux                       0              2921   1066  FALL       1
I__958/O                           LocalMux                     309              3230   1066  FALL       1
I__961/I                           InMux                          0              3230   1066  FALL       1
I__961/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_15_LC_8_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_15_LC_8_13_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__950/I                           InMux                          0              3693   1529  FALL       1
I__950/O                           InMux                        217              3910   1529  FALL       1
du2.r_Count_16_LC_8_13_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_14_LC_8_13_5/lcout
Path End         : du2.r_Count_15_LC_8_13_6/in3
Capture Clock    : du2.r_Count_15_LC_8_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_14_LC_8_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__965/I                           LocalMux                       0              2921   1066  FALL       1
I__965/O                           LocalMux                     309              3230   1066  FALL       1
I__967/I                           InMux                          0              3230   1066  FALL       1
I__967/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_14_LC_8_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_14_LC_8_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__956/I                           InMux                          0              3693   1529  FALL       1
I__956/O                           InMux                        217              3910   1529  FALL       1
du2.r_Count_15_LC_8_13_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_13_LC_8_13_4/lcout
Path End         : du2.r_Count_14_LC_8_13_5/in3
Capture Clock    : du2.r_Count_14_LC_8_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_13_LC_8_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__974/I                           LocalMux                       0              2921   1066  FALL       1
I__974/O                           LocalMux                     309              3230   1066  FALL       1
I__977/I                           InMux                          0              3230   1066  FALL       1
I__977/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_13_LC_8_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_13_LC_8_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__963/I                           InMux                          0              3693   1529  FALL       1
I__963/O                           InMux                        217              3910   1529  FALL       1
du2.r_Count_14_LC_8_13_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_12_LC_8_13_3/lcout
Path End         : du2.r_Count_13_LC_8_13_4/in3
Capture Clock    : du2.r_Count_13_LC_8_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_12_LC_8_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__983/I                           LocalMux                       0              2921   1066  FALL       1
I__983/O                           LocalMux                     309              3230   1066  FALL       1
I__986/I                           InMux                          0              3230   1066  FALL       1
I__986/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_12_LC_8_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_12_LC_8_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__971/I                           InMux                          0              3693   1529  FALL       1
I__971/O                           InMux                        217              3910   1529  FALL       1
du2.r_Count_13_LC_8_13_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_11_LC_8_13_2/lcout
Path End         : du2.r_Count_12_LC_8_13_3/in3
Capture Clock    : du2.r_Count_12_LC_8_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_11_LC_8_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__859/I                           LocalMux                       0              2921   1066  FALL       1
I__859/O                           LocalMux                     309              3230   1066  FALL       1
I__862/I                           InMux                          0              3230   1066  FALL       1
I__862/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_11_LC_8_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_11_LC_8_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__980/I                           InMux                          0              3693   1529  FALL       1
I__980/O                           InMux                        217              3910   1529  FALL       1
du2.r_Count_12_LC_8_13_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_10_LC_8_13_1/lcout
Path End         : du2.r_Count_11_LC_8_13_2/in3
Capture Clock    : du2.r_Count_11_LC_8_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_10_LC_8_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__866/I                           LocalMux                       0              2921   1066  FALL       1
I__866/O                           LocalMux                     309              3230   1066  FALL       1
I__869/I                           InMux                          0              3230   1066  FALL       1
I__869/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_10_LC_8_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_10_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__857/I                           InMux                          0              3693   1529  FALL       1
I__857/O                           InMux                        217              3910   1529  FALL       1
du2.r_Count_11_LC_8_13_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_9_LC_8_13_0/lcout
Path End         : du2.r_Count_10_LC_8_13_1/in3
Capture Clock    : du2.r_Count_10_LC_8_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_9_LC_8_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__873/I                          LocalMux                       0              2921   1066  FALL       1
I__873/O                          LocalMux                     309              3230   1066  FALL       1
I__876/I                          InMux                          0              3230   1066  FALL       1
I__876/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_9_LC_8_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_9_LC_8_13_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__864/I                          InMux                          0              3693   1529  FALL       1
I__864/O                          InMux                        217              3910   1529  FALL       1
du2.r_Count_10_LC_8_13_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_7_LC_8_12_6/lcout
Path End         : du2.r_Count_8_LC_8_12_7/in3
Capture Clock    : du2.r_Count_8_LC_8_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_7_LC_8_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__885/I                          LocalMux                       0              2921   1066  FALL       1
I__885/O                          LocalMux                     309              3230   1066  FALL       1
I__888/I                          InMux                          0              3230   1066  FALL       1
I__888/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_7_LC_8_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_7_LC_8_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__877/I                          InMux                          0              3693   1529  FALL       1
I__877/O                          InMux                        217              3910   1529  FALL       1
du2.r_Count_8_LC_8_12_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_6_LC_8_12_5/lcout
Path End         : du2.r_Count_7_LC_8_12_6/in3
Capture Clock    : du2.r_Count_7_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_6_LC_8_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__893/I                          LocalMux                       0              2921   1066  FALL       1
I__893/O                          LocalMux                     309              3230   1066  FALL       1
I__896/I                          InMux                          0              3230   1066  FALL       1
I__896/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_6_LC_8_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_6_LC_8_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__883/I                          InMux                          0              3693   1529  FALL       1
I__883/O                          InMux                        217              3910   1529  FALL       1
du2.r_Count_7_LC_8_12_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_5_LC_8_12_4/lcout
Path End         : du2.r_Count_6_LC_8_12_5/in3
Capture Clock    : du2.r_Count_6_LC_8_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_5_LC_8_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__899/I                          LocalMux                       0              2921   1066  FALL       1
I__899/O                          LocalMux                     309              3230   1066  FALL       1
I__902/I                          InMux                          0              3230   1066  FALL       1
I__902/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_5_LC_8_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_5_LC_8_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__890/I                          InMux                          0              3693   1529  FALL       1
I__890/O                          InMux                        217              3910   1529  FALL       1
du2.r_Count_6_LC_8_12_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_4_LC_8_12_3/lcout
Path End         : du2.r_Count_5_LC_8_12_4/in3
Capture Clock    : du2.r_Count_5_LC_8_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_4_LC_8_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__905/I                          LocalMux                       0              2921   1066  FALL       1
I__905/O                          LocalMux                     309              3230   1066  FALL       1
I__908/I                          InMux                          0              3230   1066  FALL       1
I__908/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_4_LC_8_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_4_LC_8_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__897/I                          InMux                          0              3693   1529  FALL       1
I__897/O                          InMux                        217              3910   1529  FALL       1
du2.r_Count_5_LC_8_12_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_3_LC_8_12_2/lcout
Path End         : du2.r_Count_4_LC_8_12_3/in3
Capture Clock    : du2.r_Count_4_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_3_LC_8_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__911/I                          LocalMux                       0              2921   1066  FALL       1
I__911/O                          LocalMux                     309              3230   1066  FALL       1
I__913/I                          InMux                          0              3230   1066  FALL       1
I__913/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_3_LC_8_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du2.r_Count_3_LC_8_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__903/I                          InMux                          0              3693   1529  FALL       1
I__903/O                          InMux                        217              3910   1529  FALL       1
du2.r_Count_4_LC_8_12_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_15_LC_5_10_6/lcout
Path End         : du1.r_Count_16_LC_5_10_7/in3
Capture Clock    : du1.r_Count_16_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_15_LC_5_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__591/I                           LocalMux                       0              2921   1066  FALL       1
I__591/O                           LocalMux                     309              3230   1066  FALL       1
I__594/I                           InMux                          0              3230   1066  FALL       1
I__594/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_15_LC_5_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_15_LC_5_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__582/I                           InMux                          0              3693   1529  FALL       1
I__582/O                           InMux                        217              3910   1529  FALL       1
du1.r_Count_16_LC_5_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_14_LC_5_10_5/lcout
Path End         : du1.r_Count_15_LC_5_10_6/in3
Capture Clock    : du1.r_Count_15_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_14_LC_5_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__598/I                           LocalMux                       0              2921   1066  FALL       1
I__598/O                           LocalMux                     309              3230   1066  FALL       1
I__601/I                           InMux                          0              3230   1066  FALL       1
I__601/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_14_LC_5_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_14_LC_5_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__588/I                           InMux                          0              3693   1529  FALL       1
I__588/O                           InMux                        217              3910   1529  FALL       1
du1.r_Count_15_LC_5_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_13_LC_5_10_4/lcout
Path End         : du1.r_Count_14_LC_5_10_5/in3
Capture Clock    : du1.r_Count_14_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_13_LC_5_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__606/I                           LocalMux                       0              2921   1066  FALL       1
I__606/O                           LocalMux                     309              3230   1066  FALL       1
I__608/I                           InMux                          0              3230   1066  FALL       1
I__608/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_13_LC_5_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_13_LC_5_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__596/I                           InMux                          0              3693   1529  FALL       1
I__596/O                           InMux                        217              3910   1529  FALL       1
du1.r_Count_14_LC_5_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_12_LC_5_10_3/lcout
Path End         : du1.r_Count_13_LC_5_10_4/in3
Capture Clock    : du1.r_Count_13_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_12_LC_5_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__502/I                           LocalMux                       0              2921   1066  FALL       1
I__502/O                           LocalMux                     309              3230   1066  FALL       1
I__505/I                           InMux                          0              3230   1066  FALL       1
I__505/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_12_LC_5_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_12_LC_5_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__604/I                           InMux                          0              3693   1529  FALL       1
I__604/O                           InMux                        217              3910   1529  FALL       1
du1.r_Count_13_LC_5_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_11_LC_5_10_2/lcout
Path End         : du1.r_Count_12_LC_5_10_3/in3
Capture Clock    : du1.r_Count_12_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_11_LC_5_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__509/I                           LocalMux                       0              2921   1066  FALL       1
I__509/O                           LocalMux                     309              3230   1066  FALL       1
I__512/I                           InMux                          0              3230   1066  FALL       1
I__512/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_11_LC_5_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_11_LC_5_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__500/I                           InMux                          0              3693   1529  FALL       1
I__500/O                           InMux                        217              3910   1529  FALL       1
du1.r_Count_12_LC_5_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_10_LC_5_10_1/lcout
Path End         : du1.r_Count_11_LC_5_10_2/in3
Capture Clock    : du1.r_Count_11_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_10_LC_5_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__516/I                           LocalMux                       0              2921   1066  FALL       1
I__516/O                           LocalMux                     309              3230   1066  FALL       1
I__519/I                           InMux                          0              3230   1066  FALL       1
I__519/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_10_LC_5_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_10_LC_5_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__507/I                           InMux                          0              3693   1529  FALL       1
I__507/O                           InMux                        217              3910   1529  FALL       1
du1.r_Count_11_LC_5_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_9_LC_5_10_0/lcout
Path End         : du1.r_Count_10_LC_5_10_1/in3
Capture Clock    : du1.r_Count_10_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_9_LC_5_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__522/I                          LocalMux                       0              2921   1066  FALL       1
I__522/O                          LocalMux                     309              3230   1066  FALL       1
I__525/I                          InMux                          0              3230   1066  FALL       1
I__525/O                          InMux                        217              3447   1066  FALL       1
du1.r_Count_9_LC_5_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_9_LC_5_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__514/I                          InMux                          0              3693   1529  FALL       1
I__514/O                          InMux                        217              3910   1529  FALL       1
du1.r_Count_10_LC_5_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_7_LC_5_9_6/lcout
Path End         : du1.r_Count_8_LC_5_9_7/in3
Capture Clock    : du1.r_Count_8_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_7_LC_5_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__534/I                         LocalMux                       0              2921   1066  FALL       1
I__534/O                         LocalMux                     309              3230   1066  FALL       1
I__537/I                         InMux                          0              3230   1066  FALL       1
I__537/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_7_LC_5_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_7_LC_5_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__526/I                         InMux                          0              3693   1529  FALL       1
I__526/O                         InMux                        217              3910   1529  FALL       1
du1.r_Count_8_LC_5_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_6_LC_5_9_5/lcout
Path End         : du1.r_Count_7_LC_5_9_6/in3
Capture Clock    : du1.r_Count_7_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_6_LC_5_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__542/I                         LocalMux                       0              2921   1066  FALL       1
I__542/O                         LocalMux                     309              3230   1066  FALL       1
I__545/I                         InMux                          0              3230   1066  FALL       1
I__545/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_6_LC_5_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_6_LC_5_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__532/I                         InMux                          0              3693   1529  FALL       1
I__532/O                         InMux                        217              3910   1529  FALL       1
du1.r_Count_7_LC_5_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_5_LC_5_9_4/lcout
Path End         : du1.r_Count_6_LC_5_9_5/in3
Capture Clock    : du1.r_Count_6_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_5_LC_5_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__548/I                         LocalMux                       0              2921   1066  FALL       1
I__548/O                         LocalMux                     309              3230   1066  FALL       1
I__551/I                         InMux                          0              3230   1066  FALL       1
I__551/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_5_LC_5_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_5_LC_5_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__539/I                         InMux                          0              3693   1529  FALL       1
I__539/O                         InMux                        217              3910   1529  FALL       1
du1.r_Count_6_LC_5_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_4_LC_5_9_3/lcout
Path End         : du1.r_Count_5_LC_5_9_4/in3
Capture Clock    : du1.r_Count_5_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_4_LC_5_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__474/I                         LocalMux                       0              2921   1066  FALL       1
I__474/O                         LocalMux                     309              3230   1066  FALL       1
I__477/I                         InMux                          0              3230   1066  FALL       1
I__477/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_4_LC_5_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_4_LC_5_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__546/I                         InMux                          0              3693   1529  FALL       1
I__546/O                         InMux                        217              3910   1529  FALL       1
du1.r_Count_5_LC_5_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_3_LC_5_9_2/lcout
Path End         : du1.r_Count_4_LC_5_9_3/in3
Capture Clock    : du1.r_Count_4_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_3_LC_5_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__480/I                         LocalMux                       0              2921   1066  FALL       1
I__480/O                         LocalMux                     309              3230   1066  FALL       1
I__482/I                         InMux                          0              3230   1066  FALL       1
I__482/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_3_LC_5_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_3_LC_5_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__472/I                         InMux                          0              3693   1529  FALL       1
I__472/O                         InMux                        217              3910   1529  FALL       1
du1.r_Count_4_LC_5_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_2_LC_5_9_1/lcout
Path End         : du1.r_Count_3_LC_5_9_2/in3
Capture Clock    : du1.r_Count_3_LC_5_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_2_LC_5_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__486/I                         LocalMux                       0              2921   1066  FALL       1
I__486/O                         LocalMux                     309              3230   1066  FALL       1
I__488/I                         InMux                          0              3230   1066  FALL       1
I__488/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_2_LC_5_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du1.r_Count_2_LC_5_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__478/I                         InMux                          0              3693   1529  FALL       1
I__478/O                         InMux                        217              3910   1529  FALL       1
du1.r_Count_3_LC_5_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_22_LC_4_15_6/lcout
Path End         : r_Ticks_23_LC_4_15_7/in3
Capture Clock    : r_Ticks_23_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_22_LC_4_15_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__719/I                       LocalMux                       0              2921   1066  FALL       1
I__719/O                       LocalMux                     309              3230   1066  FALL       1
I__721/I                       InMux                          0              3230   1066  FALL       1
I__721/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_22_LC_4_15_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_22_LC_4_15_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__496/I                       InMux                          0              3693   1529  FALL       1
I__496/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_23_LC_4_15_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_21_LC_4_15_5/lcout
Path End         : r_Ticks_22_LC_4_15_6/in3
Capture Clock    : r_Ticks_22_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_21_LC_4_15_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__705/I                       LocalMux                       0              2921   1066  FALL       1
I__705/O                       LocalMux                     309              3230   1066  FALL       1
I__707/I                       InMux                          0              3230   1066  FALL       1
I__707/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_21_LC_4_15_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_21_LC_4_15_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__497/I                       InMux                          0              3693   1529  FALL       1
I__497/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_22_LC_4_15_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_20_LC_4_15_4/lcout
Path End         : r_Ticks_21_LC_4_15_5/in3
Capture Clock    : r_Ticks_21_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_20_LC_4_15_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__709/I                       LocalMux                       0              2921   1066  FALL       1
I__709/O                       LocalMux                     309              3230   1066  FALL       1
I__711/I                       InMux                          0              3230   1066  FALL       1
I__711/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_20_LC_4_15_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_20_LC_4_15_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__498/I                       InMux                          0              3693   1529  FALL       1
I__498/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_21_LC_4_15_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_19_LC_4_15_3/lcout
Path End         : r_Ticks_20_LC_4_15_4/in3
Capture Clock    : r_Ticks_20_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_19_LC_4_15_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__637/I                       LocalMux                       0              2921   1066  FALL       1
I__637/O                       LocalMux                     309              3230   1066  FALL       1
I__639/I                       InMux                          0              3230   1066  FALL       1
I__639/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_19_LC_4_15_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_19_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__499/I                       InMux                          0              3693   1529  FALL       1
I__499/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_20_LC_4_15_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_18_LC_4_15_2/lcout
Path End         : r_Ticks_19_LC_4_15_3/in3
Capture Clock    : r_Ticks_19_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_18_LC_4_15_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__817/I                       LocalMux                       0              2921   1066  FALL       1
I__817/O                       LocalMux                     309              3230   1066  FALL       1
I__819/I                       InMux                          0              3230   1066  FALL       1
I__819/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_18_LC_4_15_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_18_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__458/I                       InMux                          0              3693   1529  FALL       1
I__458/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_19_LC_4_15_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_17_LC_4_15_1/lcout
Path End         : r_Ticks_18_LC_4_15_2/in3
Capture Clock    : r_Ticks_18_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_17_LC_4_15_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__462/I                       LocalMux                       0              2921   1066  FALL       1
I__462/O                       LocalMux                     309              3230   1066  FALL       1
I__464/I                       InMux                          0              3230   1066  FALL       1
I__464/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_17_LC_4_15_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_17_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__459/I                       InMux                          0              3693   1529  FALL       1
I__459/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_18_LC_4_15_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_16_LC_4_15_0/lcout
Path End         : r_Ticks_17_LC_4_15_1/in3
Capture Clock    : r_Ticks_17_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_16_LC_4_15_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__821/I                       LocalMux                       0              2921   1066  FALL       1
I__821/O                       LocalMux                     309              3230   1066  FALL       1
I__823/I                       InMux                          0              3230   1066  FALL       1
I__823/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_16_LC_4_15_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_16_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__460/I                       InMux                          0              3693   1529  FALL       1
I__460/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_17_LC_4_15_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_14_LC_4_14_6/lcout
Path End         : r_Ticks_15_LC_4_14_7/in3
Capture Clock    : r_Ticks_15_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_14_LC_4_14_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__633/I                       LocalMux                       0              2921   1066  FALL       1
I__633/O                       LocalMux                     309              3230   1066  FALL       1
I__635/I                       InMux                          0              3230   1066  FALL       1
I__635/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_14_LC_4_14_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_14_LC_4_14_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__467/I                       InMux                          0              3693   1529  FALL       1
I__467/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_15_LC_4_14_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_13_LC_4_14_5/lcout
Path End         : r_Ticks_14_LC_4_14_6/in3
Capture Clock    : r_Ticks_14_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_13_LC_4_14_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__644/I                       LocalMux                       0              2921   1066  FALL       1
I__644/O                       LocalMux                     309              3230   1066  FALL       1
I__646/I                       InMux                          0              3230   1066  FALL       1
I__646/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_13_LC_4_14_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_13_LC_4_14_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__468/I                       InMux                          0              3693   1529  FALL       1
I__468/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_14_LC_4_14_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_12_LC_4_14_4/lcout
Path End         : r_Ticks_13_LC_4_14_5/in3
Capture Clock    : r_Ticks_13_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_12_LC_4_14_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__648/I                       LocalMux                       0              2921   1066  FALL       1
I__648/O                       LocalMux                     309              3230   1066  FALL       1
I__650/I                       InMux                          0              3230   1066  FALL       1
I__650/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_12_LC_4_14_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_12_LC_4_14_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__469/I                       InMux                          0              3693   1529  FALL       1
I__469/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_13_LC_4_14_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_11_LC_4_14_3/lcout
Path End         : r_Ticks_12_LC_4_14_4/in3
Capture Clock    : r_Ticks_12_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_11_LC_4_14_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__653/I                       LocalMux                       0              2921   1066  FALL       1
I__653/O                       LocalMux                     309              3230   1066  FALL       1
I__655/I                       InMux                          0              3230   1066  FALL       1
I__655/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_11_LC_4_14_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_11_LC_4_14_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__470/I                       InMux                          0              3693   1529  FALL       1
I__470/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_12_LC_4_14_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_10_LC_4_14_2/lcout
Path End         : r_Ticks_11_LC_4_14_3/in3
Capture Clock    : r_Ticks_11_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_10_LC_4_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__442/I                       LocalMux                       0              2921   1066  FALL       1
I__442/O                       LocalMux                     309              3230   1066  FALL       1
I__444/I                       InMux                          0              3230   1066  FALL       1
I__444/O                       InMux                        217              3447   1066  FALL       1
r_Ticks_10_LC_4_14_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_10_LC_4_14_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__471/I                       InMux                          0              3693   1529  FALL       1
I__471/O                       InMux                        217              3910   1529  FALL       1
r_Ticks_11_LC_4_14_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_9_LC_4_14_1/lcout
Path End         : r_Ticks_10_LC_4_14_2/in3
Capture Clock    : r_Ticks_10_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_9_LC_4_14_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__673/I                      LocalMux                       0              2921   1066  FALL       1
I__673/O                      LocalMux                     309              3230   1066  FALL       1
I__675/I                      InMux                          0              3230   1066  FALL       1
I__675/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_9_LC_4_14_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_9_LC_4_14_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__440/I                      InMux                          0              3693   1529  FALL       1
I__440/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_10_LC_4_14_2/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_8_LC_4_14_0/lcout
Path End         : r_Ticks_9_LC_4_14_1/in3
Capture Clock    : r_Ticks_9_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_8_LC_4_14_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__668/I                      LocalMux                       0              2921   1066  FALL       1
I__668/O                      LocalMux                     309              3230   1066  FALL       1
I__670/I                      InMux                          0              3230   1066  FALL       1
I__670/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_8_LC_4_14_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_8_LC_4_14_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__446/I                      InMux                          0              3693   1529  FALL       1
I__446/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_9_LC_4_14_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_6_LC_4_13_6/lcout
Path End         : r_Ticks_7_LC_4_13_7/in3
Capture Clock    : r_Ticks_7_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_6_LC_4_13_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__657/I                      LocalMux                       0              2921   1066  FALL       1
I__657/O                      LocalMux                     309              3230   1066  FALL       1
I__659/I                      InMux                          0              3230   1066  FALL       1
I__659/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_6_LC_4_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_6_LC_4_13_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__448/I                      InMux                          0              3693   1529  FALL       1
I__448/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_7_LC_4_13_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_5_LC_4_13_5/lcout
Path End         : r_Ticks_6_LC_4_13_6/in3
Capture Clock    : r_Ticks_6_LC_4_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_5_LC_4_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__664/I                      LocalMux                       0              2921   1066  FALL       1
I__664/O                      LocalMux                     309              3230   1066  FALL       1
I__666/I                      InMux                          0              3230   1066  FALL       1
I__666/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_5_LC_4_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_5_LC_4_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__449/I                      InMux                          0              3693   1529  FALL       1
I__449/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_6_LC_4_13_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_4_LC_4_13_4/lcout
Path End         : r_Ticks_5_LC_4_13_5/in3
Capture Clock    : r_Ticks_5_LC_4_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_4_LC_4_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__729/I                      LocalMux                       0              2921   1066  FALL       1
I__729/O                      LocalMux                     309              3230   1066  FALL       1
I__731/I                      InMux                          0              3230   1066  FALL       1
I__731/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_4_LC_4_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_4_LC_4_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__450/I                      InMux                          0              3693   1529  FALL       1
I__450/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_5_LC_4_13_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_3_LC_4_13_3/lcout
Path End         : r_Ticks_4_LC_4_13_4/in3
Capture Clock    : r_Ticks_4_LC_4_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_3_LC_4_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__677/I                      LocalMux                       0              2921   1066  FALL       1
I__677/O                      LocalMux                     309              3230   1066  FALL       1
I__679/I                      InMux                          0              3230   1066  FALL       1
I__679/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_3_LC_4_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_3_LC_4_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__451/I                      InMux                          0              3693   1529  FALL       1
I__451/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_4_LC_4_13_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_2_LC_4_13_2/lcout
Path End         : r_Ticks_3_LC_4_13_3/in3
Capture Clock    : r_Ticks_3_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_2_LC_4_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__455/I                      LocalMux                       0              2921   1066  FALL       1
I__455/O                      LocalMux                     309              3230   1066  FALL       1
I__457/I                      InMux                          0              3230   1066  FALL       1
I__457/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_2_LC_4_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_2_LC_4_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__452/I                      InMux                          0              3693   1529  FALL       1
I__452/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_3_LC_4_13_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_1_LC_4_13_1/lcout
Path End         : r_Ticks_2_LC_4_13_2/in3
Capture Clock    : r_Ticks_2_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_1_LC_4_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__421/I                      LocalMux                       0              2921   1066  FALL       1
I__421/O                      LocalMux                     309              3230   1066  FALL       1
I__423/I                      InMux                          0              3230   1066  FALL       1
I__423/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_1_LC_4_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_1_LC_4_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__453/I                      InMux                          0              3693   1529  FALL       1
I__453/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_2_LC_4_13_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_0_LC_4_13_0/lcout
Path End         : r_Ticks_1_LC_4_13_1/in3
Capture Clock    : r_Ticks_1_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_0_LC_4_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__694/I                      LocalMux                       0              2921   1066  FALL       1
I__694/O                      LocalMux                     309              3230   1066  FALL       1
I__696/I                      InMux                          0              3230   1066  FALL       1
I__696/O                      InMux                        217              3447   1066  FALL       1
r_Ticks_0_LC_4_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Ticks_0_LC_4_13_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__419/I                      InMux                          0              3693   1529  FALL       1
I__419/O                      InMux                        217              3910   1529  FALL       1
r_Ticks_1_LC_4_13_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_2_14_0/lcout
Path End         : r_Count_2_1_LC_2_14_1/in3
Capture Clock    : r_Count_2_1_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_2_14_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__401/I                        LocalMux                       0              2921   1066  FALL       1
I__401/O                        LocalMux                     309              3230   1066  FALL       1
I__405/I                        InMux                          0              3230   1066  FALL       1
I__405/O                        InMux                        217              3447   1066  FALL       1
r_Count_2_0_LC_2_14_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Count_2_0_LC_2_14_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__198/I                        InMux                          0              3693   1529  FALL       1
I__198/O                        InMux                        217              3910   1529  FALL       1
r_Count_2_1_LC_2_14_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_2_14_2/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in1
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__346/I                                Odrv4                          0              2921   1634  FALL       1
I__346/O                                Odrv4                        372              3293   1634  FALL       1
I__351/I                                Span4Mux_s1_v                  0              3293   1634  FALL       1
I__351/O                                Span4Mux_s1_v                196              3489   1634  FALL       1
I__359/I                                LocalMux                       0              3489   1634  FALL       1
I__359/O                                LocalMux                     309              3798   1634  FALL       1
I__360/I                                InMux                          0              3798   1634  FALL       1
I__360/O                                InMux                        217              4015   1634  FALL       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in1  LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_2_14_3/lcout
Path End         : encoder2.r_Hex_Value_i_6_LC_1_16_2/in3
Capture Clock    : encoder2.r_Hex_Value_i_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_2_14_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__384/I                                Odrv4                          0              2921   1634  FALL       1
I__384/O                                Odrv4                        372              3293   1634  FALL       1
I__389/I                                Span4Mux_s1_v                  0              3293   1634  FALL       1
I__389/O                                Span4Mux_s1_v                196              3489   1634  FALL       1
I__397/I                                LocalMux                       0              3489   1634  FALL       1
I__397/O                                LocalMux                     309              3798   1634  FALL       1
I__400/I                                InMux                          0              3798   1634  FALL       1
I__400/O                                InMux                        217              4015   1634  FALL       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/in3  LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_16_LC_8_13_7/lcout
Path End         : du2.r_Count_17_LC_8_14_0/in3
Capture Clock    : du2.r_Count_17_LC_8_14_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_16_LC_8_13_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__952/I                           LocalMux                       0              2921   1066  FALL       1
I__952/O                           LocalMux                     309              3230   1066  FALL       1
I__955/I                           InMux                          0              3230   1066  FALL       1
I__955/O                           InMux                        217              3447   1066  FALL       1
du2.r_Count_16_LC_8_13_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du2.r_Count_16_LC_8_13_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_8_14_0_/carryinitin     ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_8_14_0_/carryinitout    ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__949/I                           InMux                          0              3868   1704  FALL       1
I__949/O                           InMux                        217              4086   1704  FALL       1
du2.r_Count_17_LC_8_14_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_8_LC_8_12_7/lcout
Path End         : du2.r_Count_9_LC_8_13_0/in3
Capture Clock    : du2.r_Count_9_LC_8_13_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_8_LC_8_12_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__879/I                          LocalMux                       0              2921   1066  FALL       1
I__879/O                          LocalMux                     309              3230   1066  FALL       1
I__882/I                          InMux                          0              3230   1066  FALL       1
I__882/O                          InMux                        217              3447   1066  FALL       1
du2.r_Count_8_LC_8_12_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du2.r_Count_8_LC_8_12_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_8_13_0_/carryinitin    ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_8_13_0_/carryinitout   ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__870/I                          InMux                          0              3868   1704  FALL       1
I__870/O                          InMux                        217              4086   1704  FALL       1
du2.r_Count_9_LC_8_13_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_16_LC_5_10_7/lcout
Path End         : du1.r_Count_17_LC_5_11_0/in3
Capture Clock    : du1.r_Count_17_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_16_LC_5_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__584/I                           LocalMux                       0              2921   1066  FALL       1
I__584/O                           LocalMux                     309              3230   1066  FALL       1
I__587/I                           InMux                          0              3230   1066  FALL       1
I__587/O                           InMux                        217              3447   1066  FALL       1
du1.r_Count_16_LC_5_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du1.r_Count_16_LC_5_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_11_0_/carryinitin     ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_11_0_/carryinitout    ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__581/I                           InMux                          0              3868   1704  FALL       1
I__581/O                           InMux                        217              4086   1704  FALL       1
du1.r_Count_17_LC_5_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_8_LC_5_9_7/lcout
Path End         : du1.r_Count_9_LC_5_10_0/in3
Capture Clock    : du1.r_Count_9_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_8_LC_5_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__528/I                         LocalMux                       0              2921   1066  FALL       1
I__528/O                         LocalMux                     309              3230   1066  FALL       1
I__531/I                         InMux                          0              3230   1066  FALL       1
I__531/O                         InMux                        217              3447   1066  FALL       1
du1.r_Count_8_LC_5_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du1.r_Count_8_LC_5_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__520/I                         InMux                          0              3868   1704  FALL       1
I__520/O                         InMux                        217              4086   1704  FALL       1
du1.r_Count_9_LC_5_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_23_LC_4_15_7/lcout
Path End         : r_Ticks_24_LC_4_16_0/in3
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_23_LC_4_15_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__685/I                         LocalMux                       0              2921   1066  FALL       1
I__685/O                         LocalMux                     309              3230   1066  FALL       1
I__687/I                         InMux                          0              3230   1066  FALL       1
I__687/O                         InMux                        217              3447   1066  FALL       1
r_Ticks_23_LC_4_15_7/in1         LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
r_Ticks_23_LC_4_15_7/carryout    LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_4_16_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_4_16_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__495/I                         InMux                          0              3868   1704  FALL       1
I__495/O                         InMux                        217              4086   1704  FALL       1
r_Ticks_24_LC_4_16_0/in3         LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_15_LC_4_14_7/lcout
Path End         : r_Ticks_16_LC_4_15_0/in3
Capture Clock    : r_Ticks_16_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_15_LC_4_14_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__689/I                         LocalMux                       0              2921   1066  FALL       1
I__689/O                         LocalMux                     309              3230   1066  FALL       1
I__691/I                         InMux                          0              3230   1066  FALL       1
I__691/O                         InMux                        217              3447   1066  FALL       1
r_Ticks_15_LC_4_14_7/in1         LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
r_Ticks_15_LC_4_14_7/carryout    LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_4_15_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_4_15_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__466/I                         InMux                          0              3868   1704  FALL       1
I__466/O                         InMux                        217              4086   1704  FALL       1
r_Ticks_16_LC_4_15_0/in3         LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Ticks_7_LC_4_13_7/lcout
Path End         : r_Ticks_8_LC_4_14_0/in3
Capture Clock    : r_Ticks_8_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Ticks_7_LC_4_13_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__698/I                         LocalMux                       0              2921   1066  FALL       1
I__698/O                         LocalMux                     309              3230   1066  FALL       1
I__700/I                         InMux                          0              3230   1066  FALL       1
I__700/O                         InMux                        217              3447   1066  FALL       1
r_Ticks_7_LC_4_13_7/in1          LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
r_Ticks_7_LC_4_13_7/carryout     LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__447/I                         InMux                          0              3868   1704  FALL       1
I__447/O                         InMux                        217              4086   1704  FALL       1
r_Ticks_8_LC_4_14_0/in3          LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_0_LC_1_13_6/in0
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                   Odrv4                          0              2921   1753  FALL       1
I__778/O                   Odrv4                        372              3293   1753  FALL       1
I__782/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__787/I                   LocalMux                       0              3609   1753  FALL       1
I__787/O                   LocalMux                     309              3917   1753  FALL       1
I__793/I                   InMux                          0              3917   1753  FALL       1
I__793/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_0_LC_1_13_6/in0  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_1_LC_2_13_0/in0
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                   Odrv4                          0              2921   1753  FALL       1
I__778/O                   Odrv4                        372              3293   1753  FALL       1
I__782/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__788/I                   LocalMux                       0              3609   1753  FALL       1
I__788/O                   LocalMux                     309              3917   1753  FALL       1
I__795/I                   InMux                          0              3917   1753  FALL       1
I__795/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_1_LC_2_13_0/in0  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_3_LC_1_13_4/in0
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                   Odrv4                          0              2921   1753  FALL       1
I__778/O                   Odrv4                        372              3293   1753  FALL       1
I__782/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__787/I                   LocalMux                       0              3609   1753  FALL       1
I__787/O                   LocalMux                     309              3917   1753  FALL       1
I__794/I                   InMux                          0              3917   1753  FALL       1
I__794/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_3_LC_1_13_4/in0  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_2_LC_2_13_2/in0
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                   Odrv4                          0              2921   1753  FALL       1
I__778/O                   Odrv4                        372              3293   1753  FALL       1
I__782/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__788/I                   LocalMux                       0              3609   1753  FALL       1
I__788/O                   LocalMux                     309              3917   1753  FALL       1
I__796/I                   InMux                          0              3917   1753  FALL       1
I__796/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_2_LC_2_13_2/in0  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_1_LC_2_13_0/in1
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                   Odrv4                          0              2921   1753  FALL       1
I__798/O                   Odrv4                        372              3293   1753  FALL       1
I__801/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__803/I                   LocalMux                       0              3609   1753  FALL       1
I__803/O                   LocalMux                     309              3917   1753  FALL       1
I__807/I                   InMux                          0              3917   1753  FALL       1
I__807/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_1_LC_2_13_0/in1  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_0_LC_1_13_6/in2
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                   Odrv4                          0              2921   1753  FALL       1
I__798/O                   Odrv4                        372              3293   1753  FALL       1
I__801/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__804/I                   LocalMux                       0              3609   1753  FALL       1
I__804/O                   LocalMux                     309              3917   1753  FALL       1
I__809/I                   InMux                          0              3917   1753  FALL       1
I__809/O                   InMux                        217              4135   1753  FALL       1
I__812/I                   CascadeMux                     0              4135   1753  FALL       1
I__812/O                   CascadeMux                     0              4135   1753  FALL       1
r_Count_1_0_LC_1_13_6/in2  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_3_LC_1_13_4/in1
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                   Odrv4                          0              2921   1753  FALL       1
I__798/O                   Odrv4                        372              3293   1753  FALL       1
I__801/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__805/I                   LocalMux                       0              3609   1753  FALL       1
I__805/O                   LocalMux                     309              3917   1753  FALL       1
I__810/I                   InMux                          0              3917   1753  FALL       1
I__810/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_3_LC_1_13_4/in1  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_1_2_LC_2_13_2/in1
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                   Odrv4                          0              2921   1753  FALL       1
I__798/O                   Odrv4                        372              3293   1753  FALL       1
I__801/I                   Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                   Span4Mux_h                   316              3609   1753  FALL       1
I__803/I                   LocalMux                       0              3609   1753  FALL       1
I__803/O                   LocalMux                     309              3917   1753  FALL       1
I__808/I                   InMux                          0              3917   1753  FALL       1
I__808/O                   InMux                        217              4135   1753  FALL       1
r_Count_1_2_LC_2_13_2/in1  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_0_LC_5_11_3/lcout
Path End         : du1.r_Count_2_LC_5_9_1/in3
Capture Clock    : du1.r_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_0_LC_5_11_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__566/I                                 Odrv4                          0              2921   1788  FALL       1
I__566/O                                 Odrv4                        372              3293   1788  FALL       1
I__568/I                                 LocalMux                       0              3293   1788  FALL       1
I__568/O                                 LocalMux                     309              3602   1788  FALL       1
I__572/I                                 InMux                          0              3602   1788  FALL       1
I__572/O                                 InMux                        217              3819   1788  FALL       1
I__574/I                                 CascadeMux                     0              3819   1788  FALL       1
I__574/O                                 CascadeMux                     0              3819   1788  FALL       1
du1.r_Count_2_cry_1_c_LC_5_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
du1.r_Count_2_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3952   1788  FALL       2
I__484/I                                 InMux                          0              3952   1788  FALL       1
I__484/O                                 InMux                        217              4170   1788  FALL       1
du1.r_Count_2_LC_5_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4170   1788  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_5_12_4/lcout
Path End         : r_State_1_LC_5_12_6/in0
Capture Clock    : r_State_1_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_5_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_5_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__628/I                             LocalMux                       0              2921   1333  FALL       1
I__628/O                             LocalMux                     309              3230   1333  FALL       1
I__630/I                             InMux                          0              3230   1333  FALL       1
I__630/O                             InMux                        217              3447   1333  FALL       1
du1.r_State_RNITG1E_LC_5_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
du1.r_State_RNITG1E_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__612/I                             LocalMux                       0              3735   1880  FALL       1
I__612/O                             LocalMux                     309              4044   1880  FALL       1
I__613/I                             InMux                          0              4044   1880  FALL       1
I__613/O                             InMux                        217              4261   1880  FALL       1
r_State_1_LC_5_12_6/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_10_LC_5_10_1/lcout
Path End         : du1.r_State_LC_4_9_6/in1
Capture Clock    : du1.r_State_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_10_LC_5_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__515/I                           LocalMux                       0              2921   1880  FALL       1
I__515/O                           LocalMux                     309              3230   1880  FALL       1
I__518/I                           InMux                          0              3230   1880  FALL       1
I__518/O                           InMux                        217              3447   1880  FALL       1
du1.r_State_RNO_1_LC_4_10_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
du1.r_State_RNO_1_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__431/I                           LocalMux                       0              3735   1880  FALL       1
I__431/O                           LocalMux                     309              4044   1880  FALL       1
I__432/I                           InMux                          0              4044   1880  FALL       1
I__432/O                           InMux                        217              4261   1880  FALL       1
du1.r_State_LC_4_9_6/in1           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_Count_10_LC_8_13_1/lcout
Path End         : du2.r_State_LC_7_12_3/in3
Capture Clock    : du2.r_State_LC_7_12_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_Count_10_LC_8_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__865/I                           LocalMux                       0              2921   1880  FALL       1
I__865/O                           LocalMux                     309              3230   1880  FALL       1
I__868/I                           InMux                          0              3230   1880  FALL       1
I__868/O                           InMux                        217              3447   1880  FALL       1
du2.r_State_RNO_1_LC_7_13_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
du2.r_State_RNO_1_LC_7_13_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__844/I                           LocalMux                       0              3735   1880  FALL       1
I__844/O                           LocalMux                     309              4044   1880  FALL       1
I__845/I                           InMux                          0              4044   1880  FALL       1
I__845/O                           InMux                        217              4261   1880  FALL       1
du2.r_State_LC_7_12_3/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_2_LC_5_12_3/lcout
Path End         : r_State_0_LC_5_12_2/in1
Capture Clock    : r_State_0_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_Switch_2_LC_5_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_2_LC_5_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       1
I__616/I                            LocalMux                       0              2921   1375  FALL       1
I__616/O                            LocalMux                     309              3230   1375  FALL       1
I__617/I                            InMux                          0              3230   1375  FALL       1
I__617/O                            InMux                        217              3447   1375  FALL       1
I__618/I                            CascadeMux                     0              3447   1375  FALL       1
I__618/O                            CascadeMux                     0              3447   1375  FALL       1
r_State_ns_1_0__m1_LC_5_12_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
r_State_ns_1_0__m1_LC_5_12_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__614/I                            LocalMux                       0              3798   1943  FALL       1
I__614/O                            LocalMux                     309              4107   1943  FALL       1
I__615/I                            InMux                          0              4107   1943  FALL       1
I__615/O                            InMux                        217              4324   1943  FALL       1
r_State_0_LC_5_12_2/in1             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_0_LC_1_13_6/lcout
Path End         : r_Count_1_0_LC_1_13_6/in3
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_0_LC_1_13_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__241/I                           LocalMux                       0              2921   1066  FALL       1
I__241/O                           LocalMux                     309              3230   1066  FALL       1
I__245/I                           InMux                          0              3230   1971  FALL       1
I__245/O                           InMux                        217              3447   1971  FALL       1
r_Count_1_RNO_0_0_LC_1_13_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
r_Count_1_RNO_0_0_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__191/I                           LocalMux                       0              3826   1971  FALL       1
I__191/O                           LocalMux                     309              4135   1971  FALL       1
I__192/I                           InMux                          0              4135   1971  FALL       1
I__192/O                           InMux                        217              4352   1971  FALL       1
r_Count_1_0_LC_1_13_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_1_LC_2_13_0/lcout
Path End         : r_Count_1_1_LC_2_13_0/in2
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_1_LC_2_13_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__271/I                           LocalMux                       0              2921   1066  FALL       1
I__271/O                           LocalMux                     309              3230   1066  FALL       1
I__276/I                           InMux                          0              3230   1901  FALL       1
I__276/O                           InMux                        217              3447   1901  FALL       1
r_Count_1_RNO_0_1_LC_1_13_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1901  FALL       1
r_Count_1_RNO_0_1_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__221/I                           LocalMux                       0              3826   1971  FALL       1
I__221/O                           LocalMux                     309              4135   1971  FALL       1
I__222/I                           InMux                          0              4135   1971  FALL       1
I__222/O                           InMux                        217              4352   1971  FALL       1
I__223/I                           CascadeMux                     0              4352   1971  FALL       1
I__223/O                           CascadeMux                     0              4352   1971  FALL       1
r_Count_1_1_LC_2_13_0/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_2_LC_2_13_2/lcout
Path End         : r_Count_1_2_LC_2_13_2/in3
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_2_LC_2_13_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__286/I                           LocalMux                       0              2921   1066  FALL       1
I__286/O                           LocalMux                     309              3230   1066  FALL       1
I__291/I                           InMux                          0              3230   1795  FALL       1
I__291/O                           InMux                        217              3447   1795  FALL       1
r_Count_1_RNO_0_2_LC_1_13_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1795  FALL       1
r_Count_1_RNO_0_2_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__213/I                           LocalMux                       0              3826   1971  FALL       1
I__213/O                           LocalMux                     309              4135   1971  FALL       1
I__214/I                           InMux                          0              4135   1971  FALL       1
I__214/O                           InMux                        217              4352   1971  FALL       1
r_Count_1_2_LC_2_13_2/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_Count_5_LC_5_9_4/lcout
Path End         : du1.r_State_LC_4_9_6/in3
Capture Clock    : du1.r_State_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_Count_5_LC_5_9_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__549/I                          LocalMux                       0              2921   1971  FALL       1
I__549/O                          LocalMux                     309              3230   1971  FALL       1
I__552/I                          InMux                          0              3230   1971  FALL       1
I__552/O                          InMux                        217              3447   1971  FALL       1
du1.r_State_RNO_0_LC_4_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
du1.r_State_RNO_0_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__325/I                          LocalMux                       0              3826   1971  FALL       1
I__325/O                          LocalMux                     309              4135   1971  FALL       1
I__326/I                          InMux                          0              4135   1971  FALL       1
I__326/O                          InMux                        217              4352   1971  FALL       1
du1.r_State_LC_4_9_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_0_LC_4_13_0/in2
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__777/I                              LocalMux                       0              2921   1971  FALL       1
I__777/O                              LocalMux                     309              3230   1971  FALL       1
I__781/I                              InMux                          0              3230   1971  FALL       1
I__781/O                              InMux                        217              3447   1971  FALL       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__425/I                              LocalMux                       0              3826   1971  FALL       1
I__425/O                              LocalMux                     309              4135   1971  FALL       1
I__427/I                              InMux                          0              4135   1971  FALL       1
I__427/O                              InMux                        217              4352   1971  FALL       1
I__429/I                              CascadeMux                     0              4352   1971  FALL       1
I__429/O                              CascadeMux                     0              4352   1971  FALL       1
r_Ticks_0_LC_4_13_0/in2               LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_2_LC_2_13_2/in2
Capture Clock    : r_Count_1_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 2118p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                                Odrv4                          0              2921   1753  FALL       1
I__778/O                                Odrv4                        372              3293   1753  FALL       1
I__782/I                                Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                                Span4Mux_h                   316              3609   1753  FALL       1
I__786/I                                LocalMux                       0              3609   2118  FALL       1
I__786/O                                LocalMux                     309              3917   2118  FALL       1
I__792/I                                InMux                          0              3917   2118  FALL       1
I__792/O                                InMux                        217              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in0    LogicCell40_SEQ_MODE_0000      0              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/ltout  LogicCell40_SEQ_MODE_0000    365              4499   2118  RISE       1
I__215/I                                CascadeMux                     0              4499   2118  RISE       1
I__215/O                                CascadeMux                     0              4499   2118  RISE       1
r_Count_1_2_LC_2_13_2/in2               LogicCell40_SEQ_MODE_1000      0              4499   2118  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_2_LC_2_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_0_LC_4_13_0/in3
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__777/I                              LocalMux                       0              2921   1971  FALL       1
I__777/O                              LocalMux                     309              3230   1971  FALL       1
I__781/I                              InMux                          0              3230   1971  FALL       1
I__781/O                              InMux                        217              3447   1971  FALL       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
du1.r_Ticks_1_sqmuxa_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__426/I                              Odrv4                          0              3826   2342  FALL       1
I__426/O                              Odrv4                        372              4198   2342  FALL       1
I__428/I                              LocalMux                       0              4198   2342  FALL       1
I__428/O                              LocalMux                     309              4506   2342  FALL       1
I__430/I                              InMux                          0              4506   2342  FALL       1
I__430/O                              InMux                        217              4724   2342  FALL       1
r_Ticks_0_LC_4_13_0/in3               LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_2_0_LC_2_14_0/in0
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Hold Constraint  : 0p
Path slack       : 2630p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                               Odrv4                          0              2921   1753  FALL       1
I__798/O                               Odrv4                        372              3293   1753  FALL       1
I__801/I                               Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                               Span4Mux_h                   316              3609   1753  FALL       1
I__803/I                               LocalMux                       0              3609   1753  FALL       1
I__803/O                               LocalMux                     309              3917   1753  FALL       1
I__806/I                               InMux                          0              3917   2630  FALL       1
I__806/O                               InMux                        217              4135   2630  FALL       1
I__811/I                               CascadeMux                     0              4135   2630  FALL       1
I__811/O                               CascadeMux                     0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in2    LogicCell40_SEQ_MODE_0000      0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    351              4485   2630  FALL       4
I__317/I                               LocalMux                       0              4485   2630  FALL       1
I__317/O                               LocalMux                     309              4794   2630  FALL       1
I__319/I                               InMux                          0              4794   2630  FALL       1
I__319/O                               InMux                        217              5011   2630  FALL       1
r_Count_2_0_LC_2_14_0/in0              LogicCell40_SEQ_MODE_1000      0              5011   2630  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_2_1_LC_2_14_1/in0
Capture Clock    : r_Count_2_1_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 2630p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                               Odrv4                          0              2921   1753  FALL       1
I__798/O                               Odrv4                        372              3293   1753  FALL       1
I__801/I                               Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                               Span4Mux_h                   316              3609   1753  FALL       1
I__803/I                               LocalMux                       0              3609   1753  FALL       1
I__803/O                               LocalMux                     309              3917   1753  FALL       1
I__806/I                               InMux                          0              3917   2630  FALL       1
I__806/O                               InMux                        217              4135   2630  FALL       1
I__811/I                               CascadeMux                     0              4135   2630  FALL       1
I__811/O                               CascadeMux                     0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in2    LogicCell40_SEQ_MODE_0000      0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    351              4485   2630  FALL       4
I__318/I                               LocalMux                       0              4485   2630  FALL       1
I__318/O                               LocalMux                     309              4794   2630  FALL       1
I__322/I                               InMux                          0              4794   2630  FALL       1
I__322/O                               InMux                        217              5011   2630  FALL       1
r_Count_2_1_LC_2_14_1/in0              LogicCell40_SEQ_MODE_1000      0              5011   2630  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_2_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_2_2_LC_2_14_2/in0
Capture Clock    : r_Count_2_2_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 2630p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                               Odrv4                          0              2921   1753  FALL       1
I__798/O                               Odrv4                        372              3293   1753  FALL       1
I__801/I                               Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                               Span4Mux_h                   316              3609   1753  FALL       1
I__803/I                               LocalMux                       0              3609   1753  FALL       1
I__803/O                               LocalMux                     309              3917   1753  FALL       1
I__806/I                               InMux                          0              3917   2630  FALL       1
I__806/O                               InMux                        217              4135   2630  FALL       1
I__811/I                               CascadeMux                     0              4135   2630  FALL       1
I__811/O                               CascadeMux                     0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in2    LogicCell40_SEQ_MODE_0000      0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    351              4485   2630  FALL       4
I__317/I                               LocalMux                       0              4485   2630  FALL       1
I__317/O                               LocalMux                     309              4794   2630  FALL       1
I__320/I                               InMux                          0              4794   2630  FALL       1
I__320/O                               InMux                        217              5011   2630  FALL       1
r_Count_2_2_LC_2_14_2/in0              LogicCell40_SEQ_MODE_1000      0              5011   2630  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_2_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_1_LC_5_12_6/lcout
Path End         : r_Count_2_3_LC_2_14_3/in1
Capture Clock    : r_Count_2_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 2630p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_1_LC_5_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_1_LC_5_12_6/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__798/I                               Odrv4                          0              2921   1753  FALL       1
I__798/O                               Odrv4                        372              3293   1753  FALL       1
I__801/I                               Span4Mux_h                     0              3293   1753  FALL       1
I__801/O                               Span4Mux_h                   316              3609   1753  FALL       1
I__803/I                               LocalMux                       0              3609   1753  FALL       1
I__803/O                               LocalMux                     309              3917   1753  FALL       1
I__806/I                               InMux                          0              3917   2630  FALL       1
I__806/O                               InMux                        217              4135   2630  FALL       1
I__811/I                               CascadeMux                     0              4135   2630  FALL       1
I__811/O                               CascadeMux                     0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/in2    LogicCell40_SEQ_MODE_0000      0              4135   2630  FALL       1
r_Ticks9_6_c_RNI6K4M2_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    351              4485   2630  FALL       4
I__317/I                               LocalMux                       0              4485   2630  FALL       1
I__317/O                               LocalMux                     309              4794   2630  FALL       1
I__321/I                               InMux                          0              4794   2630  FALL       1
I__321/O                               InMux                        217              5011   2630  FALL       1
r_Count_2_3_LC_2_14_3/in1              LogicCell40_SEQ_MODE_1000      0              5011   2630  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_2_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_2_0_LC_2_14_0/in2
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Hold Constraint  : 0p
Path slack       : 2665p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                                Odrv4                          0              2921   1753  FALL       1
I__778/O                                Odrv4                        372              3293   1753  FALL       1
I__782/I                                Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                                Span4Mux_h                   316              3609   1753  FALL       1
I__786/I                                LocalMux                       0              3609   2118  FALL       1
I__786/O                                LocalMux                     309              3917   2118  FALL       1
I__790/I                                InMux                          0              3917   2665  FALL       1
I__790/O                                InMux                        217              4135   2665  FALL       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in0    LogicCell40_SEQ_MODE_0000      0              4135   2665  FALL       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    386              4520   2665  FALL       2
I__199/I                                LocalMux                       0              4520   2665  FALL       1
I__199/O                                LocalMux                     309              4829   2665  FALL       1
I__201/I                                InMux                          0              4829   2665  FALL       1
I__201/O                                InMux                        217              5046   2665  FALL       1
I__203/I                                CascadeMux                     0              5046   2665  FALL       1
I__203/O                                CascadeMux                     0              5046   2665  FALL       1
r_Count_2_0_LC_2_14_0/in2               LogicCell40_SEQ_MODE_1000      0              5046   2665  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_1_LC_2_13_0/in3
Capture Clock    : r_Count_1_1_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 2665p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                                Odrv4                          0              2921   1753  FALL       1
I__778/O                                Odrv4                        372              3293   1753  FALL       1
I__782/I                                Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                                Span4Mux_h                   316              3609   1753  FALL       1
I__786/I                                LocalMux                       0              3609   2118  FALL       1
I__786/O                                LocalMux                     309              3917   2118  FALL       1
I__792/I                                InMux                          0              3917   2118  FALL       1
I__792/O                                InMux                        217              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in0    LogicCell40_SEQ_MODE_0000      0              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    386              4520   2665  FALL       3
I__216/I                                LocalMux                       0              4520   2665  FALL       1
I__216/O                                LocalMux                     309              4829   2665  FALL       1
I__218/I                                InMux                          0              4829   2665  FALL       1
I__218/O                                InMux                        217              5046   2665  FALL       1
r_Count_1_1_LC_2_13_0/in3               LogicCell40_SEQ_MODE_1000      0              5046   2665  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_1_LC_2_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_2_0_LC_2_14_0/in3
Capture Clock    : r_Count_2_0_LC_2_14_0/clk
Hold Constraint  : 0p
Path slack       : 2665p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                                Odrv4                          0              2921   1753  FALL       1
I__778/O                                Odrv4                        372              3293   1753  FALL       1
I__782/I                                Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                                Span4Mux_h                   316              3609   1753  FALL       1
I__786/I                                LocalMux                       0              3609   2118  FALL       1
I__786/O                                LocalMux                     309              3917   2118  FALL       1
I__790/I                                InMux                          0              3917   2665  FALL       1
I__790/O                                InMux                        217              4135   2665  FALL       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/in0    LogicCell40_SEQ_MODE_0000      0              4135   2665  FALL       1
du1.r_Count_2_1_sqmuxa_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_0000    386              4520   2665  FALL       2
I__200/I                                LocalMux                       0              4520   2665  FALL       1
I__200/O                                LocalMux                     309              4829   2665  FALL       1
I__202/I                                InMux                          0              4829   2665  FALL       1
I__202/O                                InMux                        217              5046   2665  FALL       1
r_Count_2_0_LC_2_14_0/in3               LogicCell40_SEQ_MODE_1000      0              5046   2665  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_2_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_0_LC_1_13_6/in1
Capture Clock    : r_Count_1_0_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 2665p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                                Odrv4                          0              2921   1753  FALL       1
I__778/O                                Odrv4                        372              3293   1753  FALL       1
I__782/I                                Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                                Span4Mux_h                   316              3609   1753  FALL       1
I__786/I                                LocalMux                       0              3609   2118  FALL       1
I__786/O                                LocalMux                     309              3917   2118  FALL       1
I__792/I                                InMux                          0              3917   2118  FALL       1
I__792/O                                InMux                        217              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in0    LogicCell40_SEQ_MODE_0000      0              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    386              4520   2665  FALL       3
I__217/I                                LocalMux                       0              4520   2665  FALL       1
I__217/O                                LocalMux                     309              4829   2665  FALL       1
I__219/I                                InMux                          0              4829   2665  FALL       1
I__219/O                                InMux                        217              5046   2665  FALL       1
r_Count_1_0_LC_1_13_6/in1               LogicCell40_SEQ_MODE_1000      0              5046   2665  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_0_LC_1_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Count_1_3_LC_1_13_4/in3
Capture Clock    : r_Count_1_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 2665p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__778/I                                Odrv4                          0              2921   1753  FALL       1
I__778/O                                Odrv4                        372              3293   1753  FALL       1
I__782/I                                Span4Mux_h                     0              3293   1753  FALL       1
I__782/O                                Span4Mux_h                   316              3609   1753  FALL       1
I__786/I                                LocalMux                       0              3609   2118  FALL       1
I__786/O                                LocalMux                     309              3917   2118  FALL       1
I__792/I                                InMux                          0              3917   2118  FALL       1
I__792/O                                InMux                        217              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/in0    LogicCell40_SEQ_MODE_0000      0              4135   2118  FALL       1
du1.r_Count_1_0_sqmuxa_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    386              4520   2665  FALL       3
I__217/I                                LocalMux                       0              4520   2665  FALL       1
I__217/O                                LocalMux                     309              4829   2665  FALL       1
I__220/I                                InMux                          0              4829   2665  FALL       1
I__220/O                                InMux                        217              5046   2665  FALL       1
r_Count_1_3_LC_1_13_4/in3               LogicCell40_SEQ_MODE_1000      0              5046   2665  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_3_LC_1_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_17_LC_8_14_0/sr
Capture Clock    : du2.r_Count_17_LC_8_14_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__917/I                                         SRMux                          0              5537   3711  FALL       1
I__917/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_17_LC_8_14_0/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_17_LC_8_14_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_16_LC_8_13_7/sr
Capture Clock    : du2.r_Count_16_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_16_LC_8_13_7/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_16_LC_8_13_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_15_LC_8_13_6/sr
Capture Clock    : du2.r_Count_15_LC_8_13_6/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_15_LC_8_13_6/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_15_LC_8_13_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_14_LC_8_13_5/sr
Capture Clock    : du2.r_Count_14_LC_8_13_5/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_14_LC_8_13_5/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_14_LC_8_13_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_13_LC_8_13_4/sr
Capture Clock    : du2.r_Count_13_LC_8_13_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_13_LC_8_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_13_LC_8_13_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_12_LC_8_13_3/sr
Capture Clock    : du2.r_Count_12_LC_8_13_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_12_LC_8_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_12_LC_8_13_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_11_LC_8_13_2/sr
Capture Clock    : du2.r_Count_11_LC_8_13_2/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_11_LC_8_13_2/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_11_LC_8_13_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_10_LC_8_13_1/sr
Capture Clock    : du2.r_Count_10_LC_8_13_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_10_LC_8_13_1/sr                      LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_10_LC_8_13_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_9_LC_8_13_0/sr
Capture Clock    : du2.r_Count_9_LC_8_13_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__918/I                                         SRMux                          0              5537   3711  FALL       1
I__918/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_9_LC_8_13_0/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_9_LC_8_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_8_LC_8_12_7/sr
Capture Clock    : du2.r_Count_8_LC_8_12_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_8_LC_8_12_7/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_8_LC_8_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_7_LC_8_12_6/sr
Capture Clock    : du2.r_Count_7_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_7_LC_8_12_6/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_7_LC_8_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_6_LC_8_12_5/sr
Capture Clock    : du2.r_Count_6_LC_8_12_5/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_6_LC_8_12_5/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_6_LC_8_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_5_LC_8_12_4/sr
Capture Clock    : du2.r_Count_5_LC_8_12_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_5_LC_8_12_4/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_5_LC_8_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_4_LC_8_12_3/sr
Capture Clock    : du2.r_Count_4_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_4_LC_8_12_3/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_4_LC_8_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_3_LC_8_12_2/sr
Capture Clock    : du2.r_Count_3_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_3_LC_8_12_2/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_3_LC_8_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_CountZ0Z_2_LC_8_12_1/sr
Capture Clock    : du2.r_CountZ0Z_2_LC_8_12_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__919/I                                         SRMux                          0              5537   3711  FALL       1
I__919/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_CountZ0Z_2_LC_8_12_1/sr                    LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
du2.r_CountZ0Z_2_LC_8_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_1_LC_8_11_3/sr
Capture Clock    : du2.r_Count_1_LC_8_11_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__920/I                                         SRMux                          0              5537   3711  FALL       1
I__920/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_1_LC_8_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_1_LC_8_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du2.r_State_LC_7_12_3/lcout
Path End         : du2.r_Count_0_LC_8_11_1/sr
Capture Clock    : du2.r_Count_0_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du2.r_State_LC_7_12_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__737/I                                         LocalMux                       0              2921   3711  FALL       1
I__737/O                                         LocalMux                     309              3230   3711  FALL       1
I__740/I                                         InMux                          0              3230   3711  FALL       1
I__740/O                                         InMux                        217              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/in0               LogicCell40_SEQ_MODE_0000      0              3447   3711  FALL       1
du2.r_State_RNI02RD3_LC_6_13_2/lcout             LogicCell40_SEQ_MODE_0000    386              3833   3711  FALL       1
I__759/I                                         Odrv12                         0              3833   3711  FALL       1
I__759/O                                         Odrv12                       540              4373   3711  FALL       1
I__760/I                                         LocalMux                       0              4373   3711  FALL       1
I__760/O                                         LocalMux                     309              4682   3711  FALL       1
I__761/I                                         IoInMux                        0              4682   3711  FALL       1
I__761/O                                         IoInMux                      217              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du2.r_State_RNI02RD3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__915/I                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__915/O                                         gio2CtrlBuf                    0              5460   3711  FALL       1
I__916/I                                         GlobalMux                      0              5460   3711  FALL       1
I__916/O                                         GlobalMux                     77              5537   3711  FALL       1
I__920/I                                         SRMux                          0              5537   3711  FALL       1
I__920/O                                         SRMux                        358              5895   3711  FALL       1
du2.r_Count_0_LC_8_11_1/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
du2.r_Count_0_LC_8_11_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_8_LC_5_9_7/sr
Capture Clock    : du1.r_Count_8_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_8_LC_5_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_8_LC_5_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_7_LC_5_9_6/sr
Capture Clock    : du1.r_Count_7_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_7_LC_5_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_7_LC_5_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_6_LC_5_9_5/sr
Capture Clock    : du1.r_Count_6_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_6_LC_5_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_6_LC_5_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_5_LC_5_9_4/sr
Capture Clock    : du1.r_Count_5_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_5_LC_5_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_5_LC_5_9_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_4_LC_5_9_3/sr
Capture Clock    : du1.r_Count_4_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_4_LC_5_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_4_LC_5_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_3_LC_5_9_2/sr
Capture Clock    : du1.r_Count_3_LC_5_9_2/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_3_LC_5_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_3_LC_5_9_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_2_LC_5_9_1/sr
Capture Clock    : du1.r_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__556/I                                         SRMux                          0              5593   3767  FALL       1
I__556/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_2_LC_5_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_2_LC_5_9_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_16_LC_5_10_7/sr
Capture Clock    : du1.r_Count_16_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_16_LC_5_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_16_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_15_LC_5_10_6/sr
Capture Clock    : du1.r_Count_15_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_15_LC_5_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_15_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_14_LC_5_10_5/sr
Capture Clock    : du1.r_Count_14_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_14_LC_5_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_14_LC_5_10_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_13_LC_5_10_4/sr
Capture Clock    : du1.r_Count_13_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_13_LC_5_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_13_LC_5_10_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_12_LC_5_10_3/sr
Capture Clock    : du1.r_Count_12_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_12_LC_5_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_12_LC_5_10_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_11_LC_5_10_2/sr
Capture Clock    : du1.r_Count_11_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_11_LC_5_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_11_LC_5_10_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_10_LC_5_10_1/sr
Capture Clock    : du1.r_Count_10_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_10_LC_5_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_10_LC_5_10_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_9_LC_5_10_0/sr
Capture Clock    : du1.r_Count_9_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__557/I                                         SRMux                          0              5593   3767  FALL       1
I__557/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_9_LC_5_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_9_LC_5_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_CountZ0Z_1_LC_5_11_7/sr
Capture Clock    : du1.r_CountZ0Z_1_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__558/I                                         SRMux                          0              5593   3767  FALL       1
I__558/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_CountZ0Z_1_LC_5_11_7/sr                    LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_CountZ0Z_1_LC_5_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_0_LC_5_11_3/sr
Capture Clock    : du1.r_Count_0_LC_5_11_3/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__558/I                                         SRMux                          0              5593   3767  FALL       1
I__558/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_0_LC_5_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_0_LC_5_11_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du1.r_State_LC_4_9_6/lcout
Path End         : du1.r_Count_17_LC_5_11_0/sr
Capture Clock    : du1.r_Count_17_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du1.r_State_LC_4_9_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__619/I                                         LocalMux                       0              2921   3767  FALL       1
I__619/O                                         LocalMux                     309              3230   3767  FALL       1
I__622/I                                         InMux                          0              3230   3767  FALL       1
I__622/O                                         InMux                        217              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3447   3767  FALL       1
du1.r_State_RNIGILH2_LC_4_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3767  FALL       1
I__335/I                                         Odrv4                          0              3826   3767  FALL       1
I__335/O                                         Odrv4                        372              4198   3767  FALL       1
I__336/I                                         Span4Mux_s3_h                  0              4198   3767  FALL       1
I__336/O                                         Span4Mux_s3_h                231              4429   3767  FALL       1
I__337/I                                         LocalMux                       0              4429   3767  FALL       1
I__337/O                                         LocalMux                     309              4738   3767  FALL       1
I__338/I                                         IoInMux                        0              4738   3767  FALL       1
I__338/O                                         IoInMux                      217              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4955   3767  FALL       1
du1.r_State_RNIGILH2_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5516   3767  FALL      18
I__554/I                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__554/O                                         gio2CtrlBuf                    0              5516   3767  FALL       1
I__555/I                                         GlobalMux                      0              5516   3767  FALL       1
I__555/O                                         GlobalMux                     77              5593   3767  FALL       1
I__558/I                                         SRMux                          0              5593   3767  FALL       1
I__558/O                                         SRMux                        358              5951   3767  FALL       1
du1.r_Count_17_LC_5_11_0/sr                      LogicCell40_SEQ_MODE_1000      0              5951   3767  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
du1.r_Count_17_LC_5_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_7_LC_4_13_7/sr
Capture Clock    : r_Ticks_7_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_7_LC_4_13_7/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_7_LC_4_13_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_6_LC_4_13_6/sr
Capture Clock    : r_Ticks_6_LC_4_13_6/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_6_LC_4_13_6/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_6_LC_4_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_5_LC_4_13_5/sr
Capture Clock    : r_Ticks_5_LC_4_13_5/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_5_LC_4_13_5/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_5_LC_4_13_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_4_LC_4_13_4/sr
Capture Clock    : r_Ticks_4_LC_4_13_4/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_4_LC_4_13_4/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_4_LC_4_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_3_LC_4_13_3/sr
Capture Clock    : r_Ticks_3_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_3_LC_4_13_3/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_3_LC_4_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_2_LC_4_13_2/sr
Capture Clock    : r_Ticks_2_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_2_LC_4_13_2/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_2_LC_4_13_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_1_LC_4_13_1/sr
Capture Clock    : r_Ticks_1_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_1_LC_4_13_1/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_1_LC_4_13_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_0_LC_4_13_0/sr
Capture Clock    : r_Ticks_0_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__491/I                                          SRMux                          0              5846   4020  FALL       1
I__491/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_0_LC_4_13_0/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_0_LC_4_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_15_LC_4_14_7/sr
Capture Clock    : r_Ticks_15_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_15_LC_4_14_7/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_15_LC_4_14_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_14_LC_4_14_6/sr
Capture Clock    : r_Ticks_14_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_14_LC_4_14_6/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_14_LC_4_14_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_13_LC_4_14_5/sr
Capture Clock    : r_Ticks_13_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_13_LC_4_14_5/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_13_LC_4_14_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_12_LC_4_14_4/sr
Capture Clock    : r_Ticks_12_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_12_LC_4_14_4/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_12_LC_4_14_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_11_LC_4_14_3/sr
Capture Clock    : r_Ticks_11_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_11_LC_4_14_3/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_11_LC_4_14_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_10_LC_4_14_2/sr
Capture Clock    : r_Ticks_10_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_10_LC_4_14_2/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_10_LC_4_14_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_9_LC_4_14_1/sr
Capture Clock    : r_Ticks_9_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_9_LC_4_14_1/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_9_LC_4_14_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_8_LC_4_14_0/sr
Capture Clock    : r_Ticks_8_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__492/I                                          SRMux                          0              5846   4020  FALL       1
I__492/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_8_LC_4_14_0/sr                            LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_8_LC_4_14_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_23_LC_4_15_7/sr
Capture Clock    : r_Ticks_23_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_23_LC_4_15_7/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_23_LC_4_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_22_LC_4_15_6/sr
Capture Clock    : r_Ticks_22_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_22_LC_4_15_6/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_22_LC_4_15_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_21_LC_4_15_5/sr
Capture Clock    : r_Ticks_21_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_21_LC_4_15_5/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_21_LC_4_15_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_20_LC_4_15_4/sr
Capture Clock    : r_Ticks_20_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_20_LC_4_15_4/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_20_LC_4_15_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_19_LC_4_15_3/sr
Capture Clock    : r_Ticks_19_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_19_LC_4_15_3/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_19_LC_4_15_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_18_LC_4_15_2/sr
Capture Clock    : r_Ticks_18_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_18_LC_4_15_2/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_18_LC_4_15_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_17_LC_4_15_1/sr
Capture Clock    : r_Ticks_17_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_17_LC_4_15_1/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_17_LC_4_15_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_16_LC_4_15_0/sr
Capture Clock    : r_Ticks_16_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__493/I                                          SRMux                          0              5846   4020  FALL       1
I__493/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_16_LC_4_15_0/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_16_LC_4_15_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_State_0_LC_5_12_2/lcout
Path End         : r_Ticks_24_LC_4_16_0/sr
Capture Clock    : r_Ticks_24_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 4020p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
r_State_0_LC_5_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_State_0_LC_5_12_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__779/I                                          LocalMux                       0              2921   4020  FALL       1
I__779/O                                          LocalMux                     309              3230   4020  FALL       1
I__783/I                                          InMux                          0              3230   4020  FALL       1
I__783/O                                          InMux                        217              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/in1               LogicCell40_SEQ_MODE_0000      0              3447   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_LC_6_12_0/lcout             LogicCell40_SEQ_MODE_0000    379              3826   4020  FALL       1
I__762/I                                          Odrv4                          0              3826   4020  FALL       1
I__762/O                                          Odrv4                        372              4198   4020  FALL       1
I__763/I                                          Span4Mux_h                     0              4198   4020  FALL       1
I__763/O                                          Span4Mux_h                   316              4513   4020  FALL       1
I__764/I                                          Span4Mux_s1_h                  0              4513   4020  FALL       1
I__764/O                                          Span4Mux_s1_h                168              4682   4020  FALL       1
I__765/I                                          LocalMux                       0              4682   4020  FALL       1
I__765/O                                          LocalMux                     309              4990   4020  FALL       1
I__766/I                                          IoInMux                        0              4990   4020  FALL       1
I__766/O                                          IoInMux                      217              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5208   4020  FALL       1
r_Ticks9_6_c_RNIKRL01_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5769   4020  FALL      25
I__489/I                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__489/O                                          gio2CtrlBuf                    0              5769   4020  FALL       1
I__490/I                                          GlobalMux                      0              5769   4020  FALL       1
I__490/O                                          GlobalMux                     77              5846   4020  FALL       1
I__494/I                                          SRMux                          0              5846   4020  FALL       1
I__494/O                                          SRMux                        358              6204   4020  FALL       1
r_Ticks_24_LC_4_16_0/sr                           LogicCell40_SEQ_MODE_1000      0              6204   4020  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
r_Ticks_24_LC_4_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_2
Path End         : du2.r_State_LC_7_12_3/in1
Capture Clock    : du2.r_State_LC_7_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3301
---------------------------------------   ---- 
End-of-path arrival time (ps)             3301
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_2                           two_digit_counter              0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__746/I                             Odrv4                          0               973   +INF  FALL       1
I__746/O                             Odrv4                        372              1345   +INF  FALL       1
I__748/I                             Span4Mux_v                     0              1345   +INF  FALL       1
I__748/O                             Span4Mux_v                   372              1716   +INF  FALL       1
I__750/I                             Span4Mux_v                     0              1716   +INF  FALL       1
I__750/O                             Span4Mux_v                   372              2088   +INF  FALL       1
I__752/I                             Span4Mux_h                     0              2088   +INF  FALL       1
I__752/O                             Span4Mux_h                   316              2404   +INF  FALL       1
I__754/I                             Span4Mux_v                     0              2404   +INF  FALL       1
I__754/O                             Span4Mux_v                   372              2775   +INF  FALL       1
I__756/I                             LocalMux                       0              2775   +INF  FALL       1
I__756/O                             LocalMux                     309              3084   +INF  FALL       1
I__757/I                             InMux                          0              3084   +INF  FALL       1
I__757/O                             InMux                        217              3301   +INF  FALL       1
du2.r_State_LC_7_12_3/in1            LogicCell40_SEQ_MODE_1000      0              3301   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
du2.r_State_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : du1.r_State_LC_4_9_6/in2
Capture Clock    : du1.r_State_LC_4_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2881
---------------------------------------   ---- 
End-of-path arrival time (ps)             2881
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           two_digit_counter              0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__327/I                             Odrv4                          0               973   +INF  FALL       1
I__327/O                             Odrv4                        372              1345   +INF  FALL       1
I__328/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__328/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__329/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__329/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__330/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__330/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__331/I                             LocalMux                       0              2355   +INF  FALL       1
I__331/O                             LocalMux                     309              2663   +INF  FALL       1
I__332/I                             InMux                          0              2663   +INF  FALL       1
I__332/O                             InMux                        217              2881   +INF  FALL       1
I__334/I                             CascadeMux                     0              2881   +INF  FALL       1
I__334/O                             CascadeMux                     0              2881   +INF  FALL       1
du1.r_State_LC_4_9_6/in2             LogicCell40_SEQ_MODE_1000      0              2881   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
du1.r_State_LC_4_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_4_LC_2_16_7/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_4_LC_2_16_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_4_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__342/I                                  LocalMux                       0              2921   +INF  RISE       1
I__342/O                                  LocalMux                     330              3251   +INF  RISE       1
I__343/I                                  IoInMux                        0              3251   +INF  RISE       1
I__343/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_2_LC_2_16_5/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_2_LC_2_16_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_2_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__415/I                                  Odrv4                          0              2921   +INF  RISE       1
I__415/O                                  Odrv4                        351              3272   +INF  RISE       1
I__416/I                                  IoSpan4Mux                     0              3272   +INF  RISE       1
I__416/O                                  IoSpan4Mux                   288              3560   +INF  RISE       1
I__417/I                                  LocalMux                       0              3560   +INF  RISE       1
I__417/O                                  LocalMux                     330              3889   +INF  RISE       1
I__418/I                                  IoInMux                        0              3889   +INF  RISE       1
I__418/O                                  IoInMux                      259              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN               IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_E                              two_digit_counter              0              8474   +INF  FALL       1


++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_0_LC_2_16_4/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_0_LC_2_16_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_0_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__224/I                                  Odrv4                          0              2921   +INF  RISE       1
I__224/O                                  Odrv4                        351              3272   +INF  RISE       1
I__225/I                                  Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__225/O                                  Span4Mux_s0_v                203              3475   +INF  RISE       1
I__226/I                                  LocalMux                       0              3475   +INF  RISE       1
I__226/O                                  LocalMux                     330              3805   +INF  RISE       1
I__227/I                                  IoInMux                        0              3805   +INF  RISE       1
I__227/O                                  IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN               IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                              two_digit_counter              0              8390   +INF  FALL       1


++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_3_LC_2_16_3/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_3_LC_2_16_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_3_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__228/I                                  Odrv4                          0              2921   +INF  RISE       1
I__228/O                                  Odrv4                        351              3272   +INF  RISE       1
I__229/I                                  Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__229/O                                  Span4Mux_s0_v                203              3475   +INF  RISE       1
I__230/I                                  IoSpan4Mux                     0              3475   +INF  RISE       1
I__230/O                                  IoSpan4Mux                   288              3763   +INF  RISE       1
I__231/I                                  LocalMux                       0              3763   +INF  RISE       1
I__231/O                                  LocalMux                     330              4093   +INF  RISE       1
I__232/I                                  IoInMux                        0              4093   +INF  RISE       1
I__232/O                                  IoInMux                      259              4352   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4352   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN               IO_PAD                         0              6589   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8677   +INF  FALL       1
o_Segment2_D                              two_digit_counter              0              8677   +INF  FALL       1


++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_5_LC_2_16_0/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_5_LC_2_16_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_5_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__233/I                                  LocalMux                       0              2921   +INF  RISE       1
I__233/O                                  LocalMux                     330              3251   +INF  RISE       1
I__234/I                                  IoInMux                        0              3251   +INF  RISE       1
I__234/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_3_LC_2_14_7/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_3_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_3_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__235/I                                  Odrv4                          0              2921   +INF  RISE       1
I__235/O                                  Odrv4                        351              3272   +INF  RISE       1
I__236/I                                  Span4Mux_h                     0              3272   +INF  RISE       1
I__236/O                                  Span4Mux_h                   302              3574   +INF  RISE       1
I__237/I                                  Span4Mux_s3_v                  0              3574   +INF  RISE       1
I__237/O                                  Span4Mux_s3_v                316              3889   +INF  RISE       1
I__238/I                                  LocalMux                       0              3889   +INF  RISE       1
I__238/O                                  LocalMux                     330              4219   +INF  RISE       1
I__239/I                                  IoInMux                        0              4219   +INF  RISE       1
I__239/O                                  IoInMux                      259              4478   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4478   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6716   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN               IO_PAD                         0              6716   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8804   +INF  FALL       1
o_Segment1_D                              two_digit_counter              0              8804   +INF  FALL       1


++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_2_LC_2_14_5/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_2_LC_2_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_2_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__307/I                                  Odrv4                          0              2921   +INF  RISE       1
I__307/O                                  Odrv4                        351              3272   +INF  RISE       1
I__308/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__308/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__309/I                                  LocalMux                       0              3525   +INF  RISE       1
I__309/O                                  LocalMux                     330              3854   +INF  RISE       1
I__310/I                                  IoInMux                        0              3854   +INF  RISE       1
I__310/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_E                              two_digit_counter              0              8439   +INF  FALL       1


++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_4_LC_2_14_4/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_4_LC_2_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_4_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__311/I                                  Odrv12                         0              2921   +INF  RISE       1
I__311/O                                  Odrv12                       491              3412   +INF  RISE       1
I__312/I                                  Sp12to4                        0              3412   +INF  RISE       1
I__312/O                                  Sp12to4                      428              3840   +INF  RISE       1
I__313/I                                  Span4Mux_s2_v                  0              3840   +INF  RISE       1
I__313/O                                  Span4Mux_s2_v                252              4093   +INF  RISE       1
I__314/I                                  LocalMux                       0              4093   +INF  RISE       1
I__314/O                                  LocalMux                     330              4422   +INF  RISE       1
I__315/I                                  IoInMux                        0              4422   +INF  RISE       1
I__315/O                                  IoInMux                      259              4682   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4682   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6919   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN               IO_PAD                         0              6919   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              9007   +INF  FALL       1
o_Segment1_C                              two_digit_counter              0              9007   +INF  FALL       1


++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_6_LC_1_16_2/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_6_LC_1_16_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_6_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__179/I                                  LocalMux                       0              2921   +INF  RISE       1
I__179/O                                  LocalMux                     330              3251   +INF  RISE       1
I__180/I                                  IoInMux                        0              3251   +INF  RISE       1
I__180/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_1_LC_1_14_5/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_1_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_1_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__181/I                                  LocalMux                       0              2921   +INF  RISE       1
I__181/O                                  LocalMux                     330              3251   +INF  RISE       1
I__182/I                                  IoInMux                        0              3251   +INF  RISE       1
I__182/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_iZ0Z_0_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__183/I                                     LocalMux                       0              2921   +INF  RISE       1
I__183/O                                     LocalMux                     330              3251   +INF  RISE       1
I__184/I                                     IoInMux                        0              3251   +INF  RISE       1
I__184/O                                     IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                  IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                                 two_digit_counter              0              7836   +INF  FALL       1


++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder2.r_Hex_Value_i_1_LC_1_14_1/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
encoder2.r_Hex_Value_i_1_LC_1_14_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder2.r_Hex_Value_i_1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__185/I                                  Odrv4                          0              2921   +INF  RISE       1
I__185/O                                  Odrv4                        351              3272   +INF  RISE       1
I__186/I                                  IoSpan4Mux                     0              3272   +INF  RISE       1
I__186/O                                  IoSpan4Mux                   288              3560   +INF  RISE       1
I__187/I                                  LocalMux                       0              3560   +INF  RISE       1
I__187/O                                  LocalMux                     330              3889   +INF  RISE       1
I__188/I                                  IoInMux                        0              3889   +INF  RISE       1
I__188/O                                  IoInMux                      259              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN               IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_F                              two_digit_counter              0              8474   +INF  FALL       1


++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_6_LC_1_13_7/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_6_LC_1_13_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__189/I                                  LocalMux                       0              2921   +INF  RISE       1
I__189/O                                  LocalMux                     330              3251   +INF  RISE       1
I__190/I                                  IoInMux                        0              3251   +INF  RISE       1
I__190/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                              two_digit_counter              0              7836   +INF  FALL       1


++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder1.r_Hex_Value_i_5_LC_1_13_5/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               two_digit_counter              0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__921/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__921/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__922/I                                            GlobalMux                      0              1918  RISE       1
I__922/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
encoder1.r_Hex_Value_i_5_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder1.r_Hex_Value_i_5_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__193/I                                  LocalMux                       0              2921   +INF  RISE       1
I__193/O                                  LocalMux                     330              3251   +INF  RISE       1
I__194/I                                  IoInMux                        0              3251   +INF  RISE       1
I__194/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                              two_digit_counter              0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

