Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 00:22:46 2024
| Host         : eecs-digital-12 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.221ns  (required time - arrival time)
  Source:                 nolabel_line105/pixel_vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 3.647ns (60.072%)  route 2.424ns (39.928%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 2.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout3_buf/O
                         net (fo=180, unplaced)       0.584    -3.108    nolabel_line105/CLK
                         FDRE                                         r  nolabel_line105/pixel_vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 r  nolabel_line105/pixel_vcount_out_reg[3]/Q
                         net (fo=2, unplaced)         0.994    -1.658    nolabel_line105/camera_vcount[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697    -0.961 r  nolabel_line105/addra_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    -0.961    nolabel_line105/addra_reg[11]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -0.613 r  nolabel_line105/addra_reg[11]_i_5/O[1]
                         net (fo=1, unplaced)         0.715     0.102    nolabel_line105/addra_reg[11]_i_5_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854     0.956 r  nolabel_line105/addra_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.956    nolabel_line105/addra_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.304 r  nolabel_line105/addra_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.715     2.019    nolabel_line105/addra_reg[15]_i_2_n_6
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.944     2.963 r  nolabel_line105/addra_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.963    addra0[15]
                         FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.893     0.916 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     1.676    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     1.767 r  wizard_migcam/clkout3_buf/O
                         net (fo=180, unplaced)       0.439     2.206    clk_camera
                         FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.459     1.747    
                         clock uncertainty           -0.067     1.681    
                         FDRE (Setup_fdre_C_D)        0.062     1.743    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          1.743    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 -1.221    




