{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 10:23:29 2010 " "Info: Processing started: Wed Oct 20 10:23:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab1/8bitlatch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab1/8bitlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitlatch " "Info: Found entity 1: 8bitlatch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051.edf 5 5 " "Info: Found 5 design units, including 5 entities, in source file i8051.edf" { { "Info" "ISGN_ENTITY_NAME" "1 i8051 " "Info: Found entity 1: i8051" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55145 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 I8051_ALU " "Info: Found entity 2: I8051_ALU" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 72 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 I8051_CTR " "Info: Found entity 3: I8051_CTR" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 34705 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 I8051_DEC " "Info: Found entity 4: I8051_DEC" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5624 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 I8051_RAM " "Info: Found entity 5: I8051_RAM" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 9100 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file i8051_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_LIB " "Info: Found design unit 1: I8051_LIB" {  } { { "i8051_lib.vhd" "" { Text "S:/CpE 214/Lab4/i8051_lib.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i8051_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_ROM-BHV " "Info: Found design unit 1: I8051_ROM-BHV" {  } { { "i8051_rom.vhd" "" { Text "S:/CpE 214/Lab4/i8051_rom.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 I8051_ROM " "Info: Found entity 1: I8051_ROM" {  } { { "i8051_rom.vhd" "" { Text "S:/CpE 214/Lab4/i8051_rom.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file address_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Info: Found entity 1: address_decoder" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4_Top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab4_Top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Top " "Info: Found entity 1: Lab4_Top" {  } { { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_Top " "Info: Elaborating entity \"Lab4_Top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitlatch 8bitlatch:inst4 " "Info: Elaborating entity \"8bitlatch\" for hierarchy \"8bitlatch:inst4\"" {  } { { "Lab4_Top.bdf" "inst4" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 248 640 768 344 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder address_decoder:inst8 " "Info: Elaborating entity \"address_decoder\" for hierarchy \"address_decoder:inst8\"" {  } { { "Lab4_Top.bdf" "inst8" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 488 384 552 584 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8051 i8051:inst " "Info: Elaborating entity \"i8051\" for hierarchy \"i8051:inst\"" {  } { { "Lab4_Top.bdf" "inst" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ALU i8051:inst\|I8051_ALU:U_ALU " "Info: Elaborating entity \"I8051_ALU\" for hierarchy \"i8051:inst\|I8051_ALU:U_ALU\"" {  } { { "i8051.edf" "U_ALU" { Text "S:/CpE 214/Lab4/i8051.edf" 55167 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_CTR i8051:inst\|I8051_CTR:U_CTR " "Info: Elaborating entity \"I8051_CTR\" for hierarchy \"i8051:inst\|I8051_CTR:U_CTR\"" {  } { { "i8051.edf" "U_CTR" { Text "S:/CpE 214/Lab4/i8051.edf" 55170 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_DEC i8051:inst\|I8051_DEC:U_DEC " "Info: Elaborating entity \"I8051_DEC\" for hierarchy \"i8051:inst\|I8051_DEC:U_DEC\"" {  } { { "i8051.edf" "U_DEC" { Text "S:/CpE 214/Lab4/i8051.edf" 55168 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_RAM i8051:inst\|I8051_RAM:U_RAM " "Info: Elaborating entity \"I8051_RAM\" for hierarchy \"i8051:inst\|I8051_RAM:U_RAM\"" {  } { { "i8051.edf" "U_RAM" { Text "S:/CpE 214/Lab4/i8051.edf" 55169 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ROM I8051_ROM:inst5 " "Info: Elaborating entity \"I8051_ROM\" for hierarchy \"I8051_ROM:inst5\"" {  } { { "Lab4_Top.bdf" "inst5" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 64 600 752 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "I8051_ROM:inst5\|Mux7~5870 " "Info: Inferred altsyncram megafunction from the following design logic: \"I8051_ROM:inst5\|Mux7~5870\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Info: Parameter WIDTHAD_A set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Info: Parameter NUMWORDS_A set to 4096" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lab4_Top0.rtl.mif " "Info: Parameter INIT_FILE set to Lab4_Top0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "i8051_rom.vhd" "Mux7~5870" { Text "S:/CpE 214/Lab4/i8051_rom.vhd" 2354 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "I8051_ROM:inst5\|altsyncram:Mux7_rtl_0 " "Info: Elaborated megafunction instantiation \"I8051_ROM:inst5\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I8051_ROM:inst5\|altsyncram:Mux7_rtl_0 " "Info: Instantiated megafunction \"I8051_ROM:inst5\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Info: Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Info: Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lab4_Top0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"Lab4_Top0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dqu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqu " "Info: Found entity 1: altsyncram_dqu" {  } { { "db/altsyncram_dqu.tdf" "" { Text "S:/CpE 214/Lab4/db/altsyncram_dqu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55706 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_out_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_out_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55874 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55832 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55826 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55820 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55814 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55808 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55802 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55844 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55838 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55712 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55718 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55724 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55730 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55736 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55742 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55748 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_out_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_out_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55892 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|clk_ibuf " "Info: WYSIWYG I/O primitive \"i8051:inst\|clk_ibuf\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55460 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55406 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55454 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55382 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55430 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55424 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55376 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55388 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55436 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55394 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55442 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55400 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55448 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55412 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55364 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55418 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55370 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55358 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55310 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55262 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55214 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55250 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55202 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55346 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55298 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55322 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55274 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55226 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55178 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55334 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55286 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55238 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55190 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55244 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55196 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55340 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55292 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55316 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55268 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55220 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55172 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55328 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55280 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55232 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55184 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55352 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55304 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55256 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55208 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55538 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55532 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55526 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55520 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55514 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55508 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55502 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55496 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_8 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_8\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55490 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_9 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_9\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55484 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_10 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_10\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55478 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_11 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_11\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55472 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 41 " "Info: 41 registers lost all their fanouts during netlist optimizations. The first 41 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_0 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_1 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_2 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_3 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_4 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_5 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_6 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_7 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_1 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_2 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_4 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_5 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_6 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_7 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|rom_rd " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|rom_rd\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_0 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_1 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_10 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_11 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_12 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_13 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_14 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_15 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_2 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_3 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_4 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_5 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_6 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_7 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_8 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_9 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_0 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_1 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_2 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_3 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_4 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_5 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_6 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_7 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_rd " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_rd\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_wr " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_wr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5457 " "Info: Implemented 5457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "5439 " "Info: Implemented 5439 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 10:23:52 2010 " "Info: Processing ended: Wed Oct 20 10:23:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
