//reset_ff - Resetable D flip-flop
module reset_ff( 
input clk, rst,
input [15:0] d,
output reg [15:0] q
);

always@(posedge clk or posedge rst)
begin
	if(rst) q <= 0;
	else q <= d;
end
endmodule