ispEXPERT Compiler Release 2.01.28.02, May 20 2002 13:06:40


Design Parameters
-----------------

EFFORT:                         MEDIUM (2)
IGNORE_FIXED_PIN:               OFF
MAX_GLB_IN:                     16
MAX_GLB_OUT:                    4
OUTPUT_FORM:                    VERILOG, VHDL
OS_VERSION:                     Windows NT 5.1
PARAM_FILE:                     'c:\documents and settings\bert\mijn documenten\projects\rabulab\54_control_unit\electrical\lattice\control\ispxpert'
PIN_FILE:                       'c:\documents and settings\bert\mijn documenten\projects\rabulab\54_control_unit\electrical\lattice\control\control.xpn'
STRATEGY:                       DELAY
TIMING_ANALYZER:                ON 
USE_GLOBAL_RESET:               ON


Design Specification
--------------------

Design:                         control
Part:                           ispLSI2064A-80LJ84


ISP:                            ON
ISP_EXCEPT_Y2:                  OFF
PULL:                           UP
SECURITY:                       OFF
SLOWSLEW:                       OFF


Number of Critical Pins:        0
Number of Free Pins:            34
Number of Locked Pins:          0
Number of Reserved Pins:        0


Input Pins

    Pin Name                Pin Attribute

        CLK                     PULLUP
        R2                      PULLUP
        R3                      PULLUP
        S1                      PULLUP
        S2                      PULLUP


Output Pins

    Pin Name                Pin Attribute

        A00                     PULLUP
        A01                     PULLUP
        A02                     PULLUP
        A03                     PULLUP
        A04                     PULLUP
        A05                     PULLUP
        A06                     PULLUP
        A07                     PULLUP
        A08                     PULLUP
        A09                     PULLUP
        A10                     PULLUP
        A11                     PULLUP
        C8                      PULLUP
        CE_RAM                  PULLUP
        READ                    PULLUP
        READY                   PULLUP
        TB_100US                PULLUP
        TB_10US                 PULLUP
        TB_1MS                  PULLUP
        TB_1US                  PULLUP
        TB_200US                PULLUP
        TB_20US                 PULLUP
        TB_2MS                  PULLUP
        TB_2US                  PULLUP
        TB_500US                PULLUP
        TB_50US                 PULLUP
        TB_5MS                  PULLUP
        TB_5US                  PULLUP
        WRAD                    PULLUP


Pre-Route Design Statistics
---------------------------

Number of Macrocells:           33
Number of GLBs:                 10
Number of I/Os:                 32
Number of Nets:                 36

Number of Free Inputs:          3
Number of Free Outputs:         29
Number of Free Three-States:    0
Number of Free Bidi's:          0

Number of Locked Input IOCs:    0
Number of Locked DIs:           0
Number of Locked Outputs:       0
Number of Locked Three-States:  0
Number of Locked Bidi's:        0

Number of CRIT Outputs:         0
Number of Global OEs:           0
Number of External Clocks:      2


GLB Utilization (Out of 16):	62%
I/O Utilization (Out of 64):	50%
Net Utilization (Out of 128):	28%


Nets with Fanout of  1:         8
Nets with Fanout of  2:         15
Nets with Fanout of  3:         9
Nets with Fanout of  4:         2
Nets with Fanout of  6:         1
Nets with Fanout of  8:         1

Average Fanout per Net:         2.42


GLBs with  1 Input(s):          1
GLBs with  2 Input(s):          2
GLBs with  7 Input(s):          4
GLBs with  8 Input(s):          2
GLBs with  9 Input(s):          1

Average Inputs per GLB:         5.80


GLBs with  1 Output(s):         2
GLBs with  3 Output(s):         1
GLBs with  4 Output(s):         7

Average Outputs per GLB:        3.30


Number of GLB Registers:        31
Number of IOC Registers:        0


Post-Route Design Implementation
--------------------------------

Number of Macrocells:		33
Number of GLBs:			10
Number of IOCs:			32
Number of DIs:			0
Number of GLB Levels:		1


GLB glb00, A7

    1 Input(s)
        (S1.O, S1X, I1)
    1 Output(s)
        (FF003_U1_$1N77, O0)
    1 Product Term(s)

    Output FF003_U1_$1N77

        1 Input(s)
            S1X
        4 Fanout(s)
            glb07.I12, glb09.I12, glb08.I3, C8.IR
        0 Product Term(s)
        1 GLB Level(s)

        FF003_U1_$1N77.D = VCC
        FF003_U1_$1N77.C = R3X
        FF003_U1_$1N77.R = S1X


GLB glb01, B7

    2 Input(s)
        (glb07.O0, FB200_FB203_FF203_U1_$1N5, I11), (R2.O, R2X, I4)
    1 Output(s)
        (FF002_U1_$1N77, O0)
    2 Product Term(s)

    Output FF002_U1_$1N77

        2 Input(s)
            R2X, FB200_FB203_FF203_U1_$1N5
        6 Fanout(s)
            glb07.I8, glb09.I8, glb08.I7, glb02.I7, READY.IR, READ.IR
        0 Product Term(s)
        1 GLB Level(s)

        FF002_U1_$1N77.D = VCC
        FF002_U1_$1N77.C = FB200_FB203_FF203_U1_$1N5
        FF002_U1_$1N77.R = R2X


GLB glb02, B6

    2 Input(s)
        (glb02.O2, FF001_U1_$1N77, I16), (glb01.O0, 
        FF002_U1_$1N77, I7)
    3 Output(s)
        (GND_947, O0), (G001_Y, O1), (FF001_U1_$1N77, O2)
    2 Product Term(s)

    Output GND_947

        0 Input(s)
        1 Fanout(s)
            WRAD.IR
        0 Product Term(s)
        0 GLB Level(s)

        GND_947 = GND

    Output G001_Y

        2 Input(s)
            FF002_U1_$1N77, FF001_U1_$1N77
        1 Fanout(s)
            CE_RAM.IR
        1 Product Term(s)
        1 GLB Level(s)

        G001_Y = !FF002_U1_$1N77 & !FF001_U1_$1N77

    Output FF001_U1_$1N77

        1 Input(s)
            FF001_U1_$1N77
        8 Fanout(s)
            glb07.I1, glb05.I1, glb04.I1, glb09.I1, glb08.I14, glb06.I14,
            glb03.I14, glb02.I16
        1 Product Term(s)
        1 GLB Level(s)

        FF001_U1_$1N77.D = FF001_U1_$1N77
        FF001_U1_$1N77.C = S2X
        FF001_U1_$1N77.R = GND


GLB glb03, B5

    7 Input(s)
        (CLK.O, CLKX, I5), (glb04.O0, FB100_FB103_FF100_U1_$1N5, I15), 
        (glb03.O3, FB100_FB103_FF101_U1_$1N5, I8), (glb03.O2, 
        FB100_FB103_FF102_U1_$1N5, I9), (glb03.O1, 
        FB100_FB103_FF103_U1_$1N5, I17), (glb03.O0, 
        FB100_FB104_FF100_U1_$1N5, I16), (glb02.O2, 
        FF001_U1_$1N77, I14)
    4 Output(s)
        (FB100_FB104_FF100_U1_$1N5, O0), 
        (FB100_FB103_FF103_U1_$1N5, O1), 
        (FB100_FB103_FF102_U1_$1N5, O2), 
        (FB100_FB103_FF101_U1_$1N5, O3)
    11 Product Term(s)

    Output FB100_FB104_FF100_U1_$1N5

        4 Input(s)
            CLKX, FB100_FB104_FF100_U1_$1N5, FB100_FB103_FF103_U1_$1N5,
            FF001_U1_$1N77
        3 Fanout(s)
            glb06.I11, glb03.I16, TB_1MS.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB104_FF100_U1_$1N5.D = FB100_FB104_FF100_U1_$1N5
            & !FB100_FB103_FF103_U1_$1N5
            # FB100_FB103_FF103_U1_$1N5 & !FB100_FB104_FF100_U1_$1N5
        !FB100_FB104_FF100_U1_$1N5.C = CLKX
        FB100_FB104_FF100_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB103_FF103_U1_$1N5

        6 Input(s)
            CLKX, FB100_FB103_FF103_U1_$1N5, FB100_FB103_FF101_U1_$1N5,
            FF001_U1_$1N77, FB100_FB103_FF102_U1_$1N5,
            FB100_FB103_FF100_U1_$1N5
        2 Fanout(s)
            glb03.I17, TB_500US.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB103_FF103_U1_$1N5.D = FB100_FB103_FF103_U1_$1N5
            & !FB100_FB103_FF100_U1_$1N5
            # FB100_FB103_FF100_U1_$1N5 & FB100_FB103_FF101_U1_$1N5
            & FB100_FB103_FF102_U1_$1N5 & !FB100_FB103_FF103_U1_$1N5
        !FB100_FB103_FF103_U1_$1N5.C = CLKX
        FB100_FB103_FF103_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB103_FF102_U1_$1N5

        4 Input(s)
            CLKX, FB100_FB103_FF101_U1_$1N5, FF001_U1_$1N77,
            FB100_FB103_FF102_U1_$1N5
        1 Fanout(s)
            glb03.I9
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB103_FF102_U1_$1N5.D = FB100_FB103_FF102_U1_$1N5
            & !FB100_FB103_FF101_U1_$1N5
            # FB100_FB103_FF101_U1_$1N5 & !FB100_FB103_FF102_U1_$1N5
        !FB100_FB103_FF102_U1_$1N5.C = CLKX
        FB100_FB103_FF102_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB103_FF101_U1_$1N5

        5 Input(s)
            CLKX, FB100_FB103_FF103_U1_$1N5, FB100_FB103_FF101_U1_$1N5,
            FF001_U1_$1N77, FB100_FB103_FF100_U1_$1N5
        2 Fanout(s)
            glb03.I8, TB_200US.IR
        3 Product Term(s)
        1 GLB Level(s)

        FB100_FB103_FF101_U1_$1N5.D = FB100_FB103_FF101_U1_$1N5
            & !FB100_FB103_FF100_U1_$1N5
            # FB100_FB103_FF101_U1_$1N5 & FB100_FB103_FF103_U1_$1N5
            # FB100_FB103_FF100_U1_$1N5 & !FB100_FB103_FF101_U1_$1N5
            & !FB100_FB103_FF103_U1_$1N5
        !FB100_FB103_FF101_U1_$1N5.C = CLKX
        FB100_FB103_FF101_U1_$1N5.R = FF001_U1_$1N77


GLB glb04, A4

    7 Input(s)
        (CLK.O, CLKX, I10), (glb05.O0, FB100_FB102_FF100_U1_$1N5, I3), 
        (glb04.O3, FB100_FB102_FF101_U1_$1N5, I17), (glb04.O2, 
        FB100_FB102_FF102_U1_$1N5, I2), (glb04.O1, 
        FB100_FB102_FF103_U1_$1N5, I16), (glb04.O0, 
        FB100_FB103_FF100_U1_$1N5, I0), (glb02.O2, 
        FF001_U1_$1N77, I1)
    4 Output(s)
        (FB100_FB103_FF100_U1_$1N5, O0), 
        (FB100_FB102_FF103_U1_$1N5, O1), 
        (FB100_FB102_FF102_U1_$1N5, O2), 
        (FB100_FB102_FF101_U1_$1N5, O3)
    11 Product Term(s)

    Output FB100_FB103_FF100_U1_$1N5

        4 Input(s)
            CLKX, FF001_U1_$1N77, FB100_FB102_FF103_U1_$1N5,
            FB100_FB103_FF100_U1_$1N5
        3 Fanout(s)
            glb04.I0, glb03.I15, TB_100US.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB103_FF100_U1_$1N5.D = FB100_FB103_FF100_U1_$1N5
            & !FB100_FB102_FF103_U1_$1N5
            # FB100_FB102_FF103_U1_$1N5 & !FB100_FB103_FF100_U1_$1N5
        !FB100_FB103_FF100_U1_$1N5.C = CLKX
        FB100_FB103_FF100_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB102_FF103_U1_$1N5

        6 Input(s)
            CLKX, FB100_FB102_FF102_U1_$1N5, FB100_FB102_FF100_U1_$1N5,
            FF001_U1_$1N77, FB100_FB102_FF103_U1_$1N5,
            FB100_FB102_FF101_U1_$1N5
        2 Fanout(s)
            glb04.I16, TB_50US.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB102_FF103_U1_$1N5.D = FB100_FB102_FF103_U1_$1N5
            & !FB100_FB102_FF100_U1_$1N5
            # FB100_FB102_FF100_U1_$1N5 & FB100_FB102_FF101_U1_$1N5
            & FB100_FB102_FF102_U1_$1N5 & !FB100_FB102_FF103_U1_$1N5
        !FB100_FB102_FF103_U1_$1N5.C = CLKX
        FB100_FB102_FF103_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB102_FF102_U1_$1N5

        4 Input(s)
            CLKX, FB100_FB102_FF102_U1_$1N5, FF001_U1_$1N77,
            FB100_FB102_FF101_U1_$1N5
        1 Fanout(s)
            glb04.I2
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB102_FF102_U1_$1N5.D = FB100_FB102_FF102_U1_$1N5
            & !FB100_FB102_FF101_U1_$1N5
            # FB100_FB102_FF101_U1_$1N5 & !FB100_FB102_FF102_U1_$1N5
        !FB100_FB102_FF102_U1_$1N5.C = CLKX
        FB100_FB102_FF102_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB102_FF101_U1_$1N5

        5 Input(s)
            CLKX, FB100_FB102_FF100_U1_$1N5, FF001_U1_$1N77,
            FB100_FB102_FF103_U1_$1N5, FB100_FB102_FF101_U1_$1N5
        2 Fanout(s)
            glb04.I17, TB_20US.IR
        3 Product Term(s)
        1 GLB Level(s)

        FB100_FB102_FF101_U1_$1N5.D = FB100_FB102_FF101_U1_$1N5
            & !FB100_FB102_FF100_U1_$1N5
            # FB100_FB102_FF101_U1_$1N5 & FB100_FB102_FF103_U1_$1N5
            # FB100_FB102_FF100_U1_$1N5 & !FB100_FB102_FF101_U1_$1N5
            & !FB100_FB102_FF103_U1_$1N5
        !FB100_FB102_FF101_U1_$1N5.C = CLKX
        FB100_FB102_FF101_U1_$1N5.R = FF001_U1_$1N77


GLB glb05, A2

    7 Input(s)
        (CLK.O, CLKX, I10), (glb06.O3, FB100_FB101_FF100_U1_$1N5, I11), 
        (glb05.O3, FB100_FB101_FF101_U1_$1N5, I17), (glb05.O2, 
        FB100_FB101_FF102_U1_$1N5, I16), (glb05.O1, 
        FB100_FB101_FF103_U1_$1N5, I2), (glb05.O0, 
        FB100_FB102_FF100_U1_$1N5, I3), (glb02.O2, 
        FF001_U1_$1N77, I1)
    4 Output(s)
        (FB100_FB102_FF100_U1_$1N5, O0), 
        (FB100_FB101_FF103_U1_$1N5, O1), 
        (FB100_FB101_FF102_U1_$1N5, O2), 
        (FB100_FB101_FF101_U1_$1N5, O3)
    11 Product Term(s)

    Output FB100_FB102_FF100_U1_$1N5

        4 Input(s)
            CLKX, FB100_FB101_FF103_U1_$1N5, FB100_FB102_FF100_U1_$1N5,
            FF001_U1_$1N77
        3 Fanout(s)
            glb05.I3, glb04.I3, TB_10US.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB102_FF100_U1_$1N5.D = FB100_FB102_FF100_U1_$1N5
            & !FB100_FB101_FF103_U1_$1N5
            # FB100_FB101_FF103_U1_$1N5 & !FB100_FB102_FF100_U1_$1N5
        !FB100_FB102_FF100_U1_$1N5.C = CLKX
        FB100_FB102_FF100_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB101_FF103_U1_$1N5

        6 Input(s)
            CLKX, FB100_FB101_FF103_U1_$1N5, FB100_FB101_FF101_U1_$1N5,
            FF001_U1_$1N77, FB100_FB101_FF102_U1_$1N5,
            FB100_FB101_FF100_U1_$1N5
        2 Fanout(s)
            glb05.I2, TB_5US.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB101_FF103_U1_$1N5.D = FB100_FB101_FF103_U1_$1N5
            & !FB100_FB101_FF100_U1_$1N5
            # FB100_FB101_FF100_U1_$1N5 & FB100_FB101_FF101_U1_$1N5
            & FB100_FB101_FF102_U1_$1N5 & !FB100_FB101_FF103_U1_$1N5
        !FB100_FB101_FF103_U1_$1N5.C = CLKX
        FB100_FB101_FF103_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB101_FF102_U1_$1N5

        4 Input(s)
            CLKX, FB100_FB101_FF101_U1_$1N5, FF001_U1_$1N77,
            FB100_FB101_FF102_U1_$1N5
        1 Fanout(s)
            glb05.I16
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB101_FF102_U1_$1N5.D = FB100_FB101_FF102_U1_$1N5
            & !FB100_FB101_FF101_U1_$1N5
            # FB100_FB101_FF101_U1_$1N5 & !FB100_FB101_FF102_U1_$1N5
        !FB100_FB101_FF102_U1_$1N5.C = CLKX
        FB100_FB101_FF102_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB101_FF101_U1_$1N5

        5 Input(s)
            CLKX, FB100_FB101_FF103_U1_$1N5, FB100_FB101_FF101_U1_$1N5,
            FF001_U1_$1N77, FB100_FB101_FF100_U1_$1N5
        2 Fanout(s)
            glb05.I17, TB_2US.IR
        3 Product Term(s)
        1 GLB Level(s)

        FB100_FB101_FF101_U1_$1N5.D = FB100_FB101_FF101_U1_$1N5
            & !FB100_FB101_FF100_U1_$1N5
            # FB100_FB101_FF101_U1_$1N5 & FB100_FB101_FF103_U1_$1N5
            # FB100_FB101_FF100_U1_$1N5 & !FB100_FB101_FF101_U1_$1N5
            & !FB100_FB101_FF103_U1_$1N5
        !FB100_FB101_FF101_U1_$1N5.C = CLKX
        FB100_FB101_FF101_U1_$1N5.R = FF001_U1_$1N77


GLB glb06, B3

    7 Input(s)
        (CLK.O, CLKX, I5), (glb06.O3, FB100_FB101_FF100_U1_$1N5, I17), 
        (glb03.O0, FB100_FB104_FF100_U1_$1N5, I11), (glb06.O2, 
        FB100_FB104_FF101_U1_$1N5, I16), (glb06.O1, 
        FB100_FB104_FF102_U1_$1N5, I6), (glb06.O0, 
        FB100_FB104_FF103_U1_$1N5, I7), (glb02.O2, 
        FF001_U1_$1N77, I14)
    4 Output(s)
        (FB100_FB104_FF103_U1_$1N5, O0), 
        (FB100_FB104_FF102_U1_$1N5, O1), 
        (FB100_FB104_FF101_U1_$1N5, O2), 
        (FB100_FB101_FF100_U1_$1N5, O3)
    11 Product Term(s)

    Output FB100_FB104_FF103_U1_$1N5

        6 Input(s)
            CLKX, FB100_FB104_FF102_U1_$1N5, FB100_FB104_FF100_U1_$1N5,
            FF001_U1_$1N77, FB100_FB104_FF103_U1_$1N5,
            FB100_FB104_FF101_U1_$1N5
        2 Fanout(s)
            glb06.I7, TB_5MS.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB104_FF103_U1_$1N5.D = FB100_FB104_FF103_U1_$1N5
            & !FB100_FB104_FF100_U1_$1N5
            # FB100_FB104_FF100_U1_$1N5 & FB100_FB104_FF101_U1_$1N5
            & FB100_FB104_FF102_U1_$1N5 & !FB100_FB104_FF103_U1_$1N5
        !FB100_FB104_FF103_U1_$1N5.C = CLKX
        FB100_FB104_FF103_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB104_FF102_U1_$1N5

        4 Input(s)
            CLKX, FB100_FB104_FF102_U1_$1N5, FF001_U1_$1N77,
            FB100_FB104_FF101_U1_$1N5
        1 Fanout(s)
            glb06.I6
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB104_FF102_U1_$1N5.D = FB100_FB104_FF102_U1_$1N5
            & !FB100_FB104_FF101_U1_$1N5
            # FB100_FB104_FF101_U1_$1N5 & !FB100_FB104_FF102_U1_$1N5
        !FB100_FB104_FF102_U1_$1N5.C = CLKX
        FB100_FB104_FF102_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB104_FF101_U1_$1N5

        5 Input(s)
            CLKX, FB100_FB104_FF100_U1_$1N5, FF001_U1_$1N77,
            FB100_FB104_FF103_U1_$1N5, FB100_FB104_FF101_U1_$1N5
        2 Fanout(s)
            glb06.I16, TB_2MS.IR
        3 Product Term(s)
        1 GLB Level(s)

        FB100_FB104_FF101_U1_$1N5.D = FB100_FB104_FF101_U1_$1N5
            & !FB100_FB104_FF100_U1_$1N5
            # FB100_FB104_FF101_U1_$1N5 & FB100_FB104_FF103_U1_$1N5
            # FB100_FB104_FF100_U1_$1N5 & !FB100_FB104_FF101_U1_$1N5
            & !FB100_FB104_FF103_U1_$1N5
        !FB100_FB104_FF101_U1_$1N5.C = CLKX
        FB100_FB104_FF101_U1_$1N5.R = FF001_U1_$1N77

    Output FB100_FB101_FF100_U1_$1N5

        3 Input(s)
            CLKX, FF001_U1_$1N77, FB100_FB101_FF100_U1_$1N5
        3 Fanout(s)
            glb05.I11, glb06.I17, TB_1US.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB100_FB101_FF100_U1_$1N5.D = FB100_FB101_FF100_U1_$1N5 & !CLKX
            # CLKX & !FB100_FB101_FF100_U1_$1N5
        !FB100_FB101_FF100_U1_$1N5.C = CLKX
        FB100_FB101_FF100_U1_$1N5.R = FF001_U1_$1N77


GLB glb07, A1

    8 Input(s)
        (glb07.O3, FB200_FB201_FF200_U1_$1N5, I17), (glb07.O2, 
        FB200_FB201_FF201_U1_$1N5, I16), (glb07.O1, 
        FB200_FB201_FF202_U1_$1N5, I5), (glb08.O0, 
        FB200_FB203_FF202_U1_$1N5, I3), (glb07.O0, 
        FB200_FB203_FF203_U1_$1N5, I4), (glb02.O2, 
        FF001_U1_$1N77, I1), (glb01.O0, FF002_U1_$1N77, I8), (glb00.O0, 
        FF003_U1_$1N77, I12)
    4 Output(s)
        (FB200_FB203_FF203_U1_$1N5, O0), 
        (FB200_FB201_FF202_U1_$1N5, O1), 
        (FB200_FB201_FF201_U1_$1N5, O2), 
        (FB200_FB201_FF200_U1_$1N5, O3)
    11 Product Term(s)

    Output FB200_FB203_FF203_U1_$1N5

        5 Input(s)
            FB200_FB203_FF203_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB203_FF202_U1_$1N5
        3 Fanout(s)
            glb07.I4, glb01.I11, A11.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB203_FF203_U1_$1N5.D = FB200_FB203_FF202_U1_$1N5
            & FB200_FB203_FF203_U1_$1N5
            # !FB200_FB203_FF202_U1_$1N5 & !FB200_FB203_FF203_U1_$1N5
        !FB200_FB203_FF203_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB203_FF203_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB201_FF202_U1_$1N5

        5 Input(s)
            FB200_FB201_FF201_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB201_FF202_U1_$1N5
        3 Fanout(s)
            glb07.I5, glb08.I10, A02.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB201_FF202_U1_$1N5.D = FB200_FB201_FF201_U1_$1N5
            & FB200_FB201_FF202_U1_$1N5
            # !FB200_FB201_FF201_U1_$1N5 & !FB200_FB201_FF202_U1_$1N5
        !FB200_FB201_FF202_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB201_FF202_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB201_FF201_U1_$1N5

        5 Input(s)
            FB200_FB201_FF201_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB201_FF200_U1_$1N5
        2 Fanout(s)
            glb07.I16, A01.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB201_FF201_U1_$1N5.D = FB200_FB201_FF200_U1_$1N5
            & FB200_FB201_FF201_U1_$1N5
            # !FB200_FB201_FF200_U1_$1N5 & !FB200_FB201_FF201_U1_$1N5
        !FB200_FB201_FF201_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB201_FF201_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB201_FF200_U1_$1N5

        4 Input(s)
            FF002_U1_$1N77, FF003_U1_$1N77, FF001_U1_$1N77,
            FB200_FB201_FF200_U1_$1N5
        2 Fanout(s)
            glb07.I17, A00.IR
        3 Product Term(s)
        1 GLB Level(s)

        FB200_FB201_FF200_U1_$1N5.D = FF001_U1_$1N77
            & !FB200_FB201_FF200_U1_$1N5
            # FF002_U1_$1N77 & !FB200_FB201_FF200_U1_$1N5
            # FB200_FB201_FF200_U1_$1N5 & !FF002_U1_$1N77
            & !FF001_U1_$1N77
        !FB200_FB201_FF200_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB201_FF200_U1_$1N5.R = !FF003_U1_$1N77


GLB glb08, B2

    9 Input(s)
        (glb07.O1, FB200_FB201_FF202_U1_$1N5, I10), (glb08.O3, 
        FB200_FB201_FF203_U1_$1N5, I15), (glb08.O2, 
        FB200_FB202_FF200_U1_$1N5, I17), (glb08.O1, 
        FB200_FB202_FF201_U1_$1N5, I13), (glb09.O0, 
        FB200_FB203_FF201_U1_$1N5, I12), (glb08.O0, 
        FB200_FB203_FF202_U1_$1N5, I16), (glb02.O2, 
        FF001_U1_$1N77, I14), (glb01.O0, FF002_U1_$1N77, I7), 
        (glb00.O0, FF003_U1_$1N77, I3)
    4 Output(s)
        (FB200_FB203_FF202_U1_$1N5, O0), 
        (FB200_FB202_FF201_U1_$1N5, O1), 
        (FB200_FB202_FF200_U1_$1N5, O2), 
        (FB200_FB201_FF203_U1_$1N5, O3)
    10 Product Term(s)

    Output FB200_FB203_FF202_U1_$1N5

        5 Input(s)
            FB200_FB203_FF201_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB203_FF202_U1_$1N5
        3 Fanout(s)
            glb07.I3, glb08.I16, A10.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB203_FF202_U1_$1N5.D = FB200_FB203_FF201_U1_$1N5
            & FB200_FB203_FF202_U1_$1N5
            # !FB200_FB203_FF201_U1_$1N5 & !FB200_FB203_FF202_U1_$1N5
        !FB200_FB203_FF202_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB203_FF202_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB202_FF201_U1_$1N5

        5 Input(s)
            FB200_FB202_FF200_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB202_FF201_U1_$1N5
        3 Fanout(s)
            glb09.I2, glb08.I13, A05.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB202_FF201_U1_$1N5.D = FB200_FB202_FF200_U1_$1N5
            & FB200_FB202_FF201_U1_$1N5
            # !FB200_FB202_FF200_U1_$1N5 & !FB200_FB202_FF201_U1_$1N5
        !FB200_FB202_FF201_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB202_FF201_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB202_FF200_U1_$1N5

        5 Input(s)
            FB200_FB201_FF203_U1_$1N5, FB200_FB202_FF200_U1_$1N5,
            FF002_U1_$1N77, FF003_U1_$1N77, FF001_U1_$1N77
        2 Fanout(s)
            glb08.I17, A04.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB202_FF200_U1_$1N5.D = FB200_FB201_FF203_U1_$1N5
            & FB200_FB202_FF200_U1_$1N5
            # !FB200_FB201_FF203_U1_$1N5 & !FB200_FB202_FF200_U1_$1N5
        !FB200_FB202_FF200_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB202_FF200_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB201_FF203_U1_$1N5

        5 Input(s)
            FB200_FB201_FF203_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB201_FF202_U1_$1N5
        2 Fanout(s)
            glb08.I15, A03.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB201_FF203_U1_$1N5.D = FB200_FB201_FF202_U1_$1N5
            & FB200_FB201_FF203_U1_$1N5
            # !FB200_FB201_FF202_U1_$1N5 & !FB200_FB201_FF203_U1_$1N5
        !FB200_FB201_FF203_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB201_FF203_U1_$1N5.R = !FF003_U1_$1N77


GLB glb09, A6

    8 Input(s)
        (glb08.O1, FB200_FB202_FF201_U1_$1N5, I2), (glb09.O3, 
        FB200_FB202_FF202_U1_$1N5, I0), (glb09.O2, 
        FB200_FB202_FF203_U1_$1N5, I17), (glb09.O1, 
        FB200_FB203_FF200_U1_$1N5, I16), (glb09.O0, 
        FB200_FB203_FF201_U1_$1N5, I3), (glb02.O2, 
        FF001_U1_$1N77, I1), (glb01.O0, FF002_U1_$1N77, I8), (glb00.O0, 
        FF003_U1_$1N77, I12)
    4 Output(s)
        (FB200_FB203_FF201_U1_$1N5, O0), 
        (FB200_FB203_FF200_U1_$1N5, O1), 
        (FB200_FB202_FF203_U1_$1N5, O2), 
        (FB200_FB202_FF202_U1_$1N5, O3)
    10 Product Term(s)

    Output FB200_FB203_FF201_U1_$1N5

        5 Input(s)
            FB200_FB203_FF201_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB203_FF200_U1_$1N5
        3 Fanout(s)
            glb09.I3, glb08.I12, A09.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB203_FF201_U1_$1N5.D = FB200_FB203_FF200_U1_$1N5
            & FB200_FB203_FF201_U1_$1N5
            # !FB200_FB203_FF200_U1_$1N5 & !FB200_FB203_FF201_U1_$1N5
        !FB200_FB203_FF201_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB203_FF201_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB203_FF200_U1_$1N5

        5 Input(s)
            FF002_U1_$1N77, FF003_U1_$1N77, FF001_U1_$1N77,
            FB200_FB202_FF203_U1_$1N5, FB200_FB203_FF200_U1_$1N5
        2 Fanout(s)
            glb09.I16, A08.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB203_FF200_U1_$1N5.D = FB200_FB202_FF203_U1_$1N5
            & FB200_FB203_FF200_U1_$1N5
            # !FB200_FB202_FF203_U1_$1N5 & !FB200_FB203_FF200_U1_$1N5
        !FB200_FB203_FF200_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB203_FF200_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB202_FF203_U1_$1N5

        5 Input(s)
            FB200_FB202_FF202_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB202_FF203_U1_$1N5
        2 Fanout(s)
            glb09.I17, A07.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB202_FF203_U1_$1N5.D = FB200_FB202_FF202_U1_$1N5
            & FB200_FB202_FF203_U1_$1N5
            # !FB200_FB202_FF202_U1_$1N5 & !FB200_FB202_FF203_U1_$1N5
        !FB200_FB202_FF203_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB202_FF203_U1_$1N5.R = !FF003_U1_$1N77

    Output FB200_FB202_FF202_U1_$1N5

        5 Input(s)
            FB200_FB202_FF202_U1_$1N5, FF002_U1_$1N77, FF003_U1_$1N77,
            FF001_U1_$1N77, FB200_FB202_FF201_U1_$1N5
        2 Fanout(s)
            glb09.I0, A06.IR
        2 Product Term(s)
        1 GLB Level(s)

        FB200_FB202_FF202_U1_$1N5.D = FB200_FB202_FF201_U1_$1N5
            & FB200_FB202_FF202_U1_$1N5
            # !FB200_FB202_FF201_U1_$1N5 & !FB200_FB202_FF202_U1_$1N5
        !FB200_FB202_FF202_U1_$1N5.C = !FF002_U1_$1N77 & !FF001_U1_$1N77
        FB200_FB202_FF202_U1_$1N5.R = !FF003_U1_$1N77


Output A00, IO3

    Input (glb07.O3, FB200_FB201_FF200_U1_$1N5)

    A00 = FB200_FB201_FF200_U1_$1N5


Output A01, IO2

    Input (glb07.O2, FB200_FB201_FF201_U1_$1N5)

    A01 = FB200_FB201_FF201_U1_$1N5


Output A02, IO5

    Input (glb07.O1, FB200_FB201_FF202_U1_$1N5)

    A02 = FB200_FB201_FF202_U1_$1N5


Output A03, IO35

    Input (glb08.O3, FB200_FB201_FF203_U1_$1N5)

    A03 = FB200_FB201_FF203_U1_$1N5


Output A04, IO34

    Input (glb08.O2, FB200_FB202_FF200_U1_$1N5)

    A04 = FB200_FB202_FF200_U1_$1N5


Output A05, IO33

    Input (glb08.O1, FB200_FB202_FF201_U1_$1N5)

    A05 = FB200_FB202_FF201_U1_$1N5


Output A06, IO23

    Input (glb09.O3, FB200_FB202_FF202_U1_$1N5)

    A06 = FB200_FB202_FF202_U1_$1N5


Output A07, IO18

    Input (glb09.O2, FB200_FB202_FF203_U1_$1N5)

    A07 = FB200_FB202_FF203_U1_$1N5


Output A08, IO21

    Input (glb09.O1, FB200_FB203_FF200_U1_$1N5)

    A08 = FB200_FB203_FF200_U1_$1N5


Output A09, IO20

    Input (glb09.O0, FB200_FB203_FF201_U1_$1N5)

    A09 = FB200_FB203_FF201_U1_$1N5


Output A10, IO32

    Input (glb08.O0, FB200_FB203_FF202_U1_$1N5)

    A10 = FB200_FB203_FF202_U1_$1N5


Output A11, IO0

    Input (glb07.O0, FB200_FB203_FF203_U1_$1N5)

    A11 = FB200_FB203_FF203_U1_$1N5


Output C8, IO24

    Input (glb00.O0, FF003_U1_$1N77)

    C8 = FF003_U1_$1N77


Output CE_RAM, IO57

    Input (glb02.O1, G001_Y)

    CE_RAM = G001_Y


Input CLK, IO30

    Output CLKX
        4 Fanout(s)
            glb05.I10, glb04.I10, glb06.I5, glb03.I5


Input R2, IO63

    Output R2X
        1 Fanout(s)
            glb01.I4


Clock Input R3, Y1

    Output R3X
        1 Fanout(s)
            glb00.CLK1


Output READ, IO52

    Input (glb01.O0, FF002_U1_$1N77)

    READ = FF002_U1_$1N77


Output READY, IO48

    Input (glb01.O0, FF002_U1_$1N77)

    READY = !FF002_U1_$1N77


Input S1, IO1

    Output S1X
        1 Fanout(s)
            glb00.I1


Clock Input S2, Y0

    Output S2X
        1 Fanout(s)
            glb02.CLK0


Output TB_100US, IO16

    Input (glb04.O0, FB100_FB103_FF100_U1_$1N5)

    TB_100US = FB100_FB103_FF100_U1_$1N5


Output TB_10US, IO4

    Input (glb05.O0, FB100_FB102_FF100_U1_$1N5)

    TB_10US = FB100_FB102_FF100_U1_$1N5


Output TB_1MS, IO56

    Input (glb03.O0, FB100_FB104_FF100_U1_$1N5)

    TB_1MS = FB100_FB104_FF100_U1_$1N5


Output TB_1US, IO39

    Input (glb06.O3, FB100_FB101_FF100_U1_$1N5)

    TB_1US = FB100_FB101_FF100_U1_$1N5


Output TB_200US, IO51

    Input (glb03.O3, FB100_FB103_FF101_U1_$1N5)

    TB_200US = FB100_FB103_FF101_U1_$1N5


Output TB_20US, IO19

    Input (glb04.O3, FB100_FB102_FF101_U1_$1N5)

    TB_20US = FB100_FB102_FF101_U1_$1N5


Output TB_2MS, IO38

    Input (glb06.O2, FB100_FB104_FF101_U1_$1N5)

    TB_2MS = FB100_FB104_FF101_U1_$1N5


Output TB_2US, IO7

    Input (glb05.O3, FB100_FB101_FF101_U1_$1N5)

    TB_2US = FB100_FB101_FF101_U1_$1N5


Output TB_500US, IO53

    Input (glb03.O1, FB100_FB103_FF103_U1_$1N5)

    TB_500US = FB100_FB103_FF103_U1_$1N5


Output TB_50US, IO17

    Input (glb04.O1, FB100_FB102_FF103_U1_$1N5)

    TB_50US = FB100_FB102_FF103_U1_$1N5


Output TB_5MS, IO36

    Input (glb06.O0, FB100_FB104_FF103_U1_$1N5)

    TB_5MS = FB100_FB104_FF103_U1_$1N5


Output TB_5US, IO9

    Input (glb05.O1, FB100_FB101_FF103_U1_$1N5)

    TB_5US = FB100_FB101_FF103_U1_$1N5


Output WRAD, IO60

    Input (glb02.O0, GND_947)

    WRAD = GND_947


Clock Assignments

    Net Name		    Clock Assignment

        R3X                     External CLK1
        S2X                     External CLK0


GLB and GLB Output Statistics

    GLB Name, Location      GLB Statistics          GLB Output Statistics
    GLB Output Name         Ins, Outs, PTs          Ins, FOs, PTs, Levels, PTSABP

        glb00, A7                1,  1,  1          
            FF003_U1_$1N77                               1,  4,  0,  1, -   

        glb01, B7                2,  1,  2          
            FF002_U1_$1N77                               2,  6,  0,  1, -   

        glb02, B6                2,  3,  2          
            FF001_U1_$1N77                               1,  8,  1,  1, 1PT 
            G001_Y                                       2,  1,  1,  1, 1PT 
            GND_947                                      0,  1,  0,  0, -   

        glb03, B5                7,  4, 11          
            FB100..._$1N5 *1                             5,  2,  3,  1, 4PT 
            FB100..._$1N5 *2                             4,  1,  2,  1, 4PT 
            FB100..._$1N5 *3                             6,  2,  2,  1, 4PT 
            FB100..._$1N5 *4                             4,  3,  2,  1, 4PT 

        glb04, A4                7,  4, 11          
            FB100..._$1N5 *5                             5,  2,  3,  1, 4PT 
            FB100..._$1N5 *6                             4,  1,  2,  1, 4PT 
            FB100..._$1N5 *7                             6,  2,  2,  1, 4PT 
            FB100..._$1N5 *8                             4,  3,  2,  1, 4PT 

        glb05, A2                7,  4, 11          
            FB100..._$1N5 *9                             5,  2,  3,  1, 4PT 
            FB100..._$1N5 *10                            4,  1,  2,  1, 4PT 
            FB100..._$1N5 *11                            6,  2,  2,  1, 4PT 
            FB100..._$1N5 *12                            4,  3,  2,  1, 4PT 

        glb06, B3                7,  4, 11          
            FB100..._$1N5 *13                            3,  3,  2,  1, 4PT 
            FB100..._$1N5 *14                            5,  2,  3,  1, 4PT 
            FB100..._$1N5 *15                            4,  1,  2,  1, 4PT 
            FB100..._$1N5 *16                            6,  2,  2,  1, 4PT 

        glb07, A1                8,  4, 11          
            FB200..._$1N5 *17                            4,  2,  3,  1, 4PT 
            FB200..._$1N5 *18                            5,  2,  2,  1, 4PT 
            FB200..._$1N5 *19                            5,  3,  2,  1, 4PT 
            FB200..._$1N5 *20                            5,  3,  2,  1, 4PT 

        glb08, B2                9,  4, 10          
            FB200..._$1N5 *21                            5,  2,  2,  1, 4PT 
            FB200..._$1N5 *22                            5,  2,  2,  1, 4PT 
            FB200..._$1N5 *23                            5,  3,  2,  1, 4PT 
            FB200..._$1N5 *24                            5,  3,  2,  1, 4PT 

        glb09, A6                8,  4, 10          
            FB200..._$1N5 *25                            5,  2,  2,  1, 4PT 
            FB200..._$1N5 *26                            5,  2,  2,  1, 4PT 
            FB200..._$1N5 *27                            5,  2,  2,  1, 4PT 
            FB200..._$1N5 *28                            5,  3,  2,  1, 4PT 


Pin Assignments

    Pin Name                Pin Assignment          Pin Type, Pin Attribute

        READY                   3                       Output, PULLUP
        TB_200US                6                       Output, PULLUP
        READ                    7                       Output, PULLUP
        TB_500US                8                       Output, PULLUP
        TB_1MS                  11                      Output, PULLUP
        CE_RAM                  12                      Output, PULLUP
        WRAD                    15                      Output, PULLUP
        R2                      18                      Input, PULLUP
        S2                      20                      Clock Input, PULLUP
        A11                     26                      Output, PULLUP
        S1                      27                      Input, PULLUP
        A01                     28                      Output, PULLUP
        A00                     29                      Output, PULLUP
        TB_10US                 30                      Output, PULLUP
        A02                     31                      Output, PULLUP
        TB_2US                  33                      Output, PULLUP
        TB_5US                  35                      Output, PULLUP
        TB_100US                45                      Output, PULLUP
        TB_50US                 46                      Output, PULLUP
        A07                     47                      Output, PULLUP
        TB_20US                 48                      Output, PULLUP
        A09                     49                      Output, PULLUP
        A08                     50                      Output, PULLUP
        A06                     52                      Output, PULLUP
        C8                      53                      Output, PULLUP
        CLK                     59                      Input, PULLUP
        R3                      66                      Clock Input, PULLUP
        A10                     68                      Output, PULLUP
        A05                     69                      Output, PULLUP
        A04                     70                      Output, PULLUP
        A03                     71                      Output, PULLUP
        TB_5MS                  72                      Output, PULLUP
        TB_2MS                  74                      Output, PULLUP
        TB_1US                  75                      Output, PULLUP


Index Name Table

    *1  FB100_FB103_FF101_U1_$1N5
    *2  FB100_FB103_FF102_U1_$1N5
    *3  FB100_FB103_FF103_U1_$1N5
    *4  FB100_FB104_FF100_U1_$1N5
    *5  FB100_FB102_FF101_U1_$1N5
    *6  FB100_FB102_FF102_U1_$1N5
    *7  FB100_FB102_FF103_U1_$1N5
    *8  FB100_FB103_FF100_U1_$1N5
    *9  FB100_FB101_FF101_U1_$1N5
    *10 FB100_FB101_FF102_U1_$1N5
    *11 FB100_FB101_FF103_U1_$1N5
    *12 FB100_FB102_FF100_U1_$1N5
    *13 FB100_FB101_FF100_U1_$1N5
    *14 FB100_FB104_FF101_U1_$1N5
    *15 FB100_FB104_FF102_U1_$1N5
    *16 FB100_FB104_FF103_U1_$1N5
    *17 FB200_FB201_FF200_U1_$1N5
    *18 FB200_FB201_FF201_U1_$1N5
    *19 FB200_FB201_FF202_U1_$1N5
    *20 FB200_FB203_FF203_U1_$1N5
    *21 FB200_FB201_FF203_U1_$1N5
    *22 FB200_FB202_FF200_U1_$1N5
    *23 FB200_FB202_FF201_U1_$1N5
    *24 FB200_FB203_FF202_U1_$1N5
    *25 FB200_FB202_FF202_U1_$1N5
    *26 FB200_FB202_FF203_U1_$1N5
    *27 FB200_FB203_FF200_U1_$1N5
    *28 FB200_FB203_FF201_U1_$1N5


Design process management completed successfully
