#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008fa5f0 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v0000000002890110_0 .var "clk", 0 0;
v0000000002890cf0_0 .var/i "f", 31 0;
v0000000002890610_0 .var/i "index", 31 0;
v0000000002890a70_0 .var "reset", 0 0;
S_000000000122d350 .scope module, "CPU_Test1" "mipsCPUData1" 2 12, 3 1 0, S_00000000008fa5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000288f460_0 .net "MOC", 0 0, v000000000090c030_0;  1 drivers
v000000000288ff00_0 .net "RW", 0 0, v00000000008f5ed0_0;  1 drivers
v000000000288f5a0_0 .net *"_s11", 3 0, L_00000000028f1380;  1 drivers
RS_0000000002840f58 .resolv tri, v000000000090b450_0, v000000000288e600_0;
v000000000288f820_0 .net8 "aluA", 31 0, RS_0000000002840f58;  2 drivers
v000000000288e060_0 .net "aluB", 31 0, v00000000008f5430_0;  1 drivers
v000000000288f640_0 .net "aluCode", 5 0, v00000000008f4cb0_0;  1 drivers
v000000000288f6e0_0 .net "aluOut", 31 0, v000000000090d1b0_0;  1 drivers
v000000000288e240_0 .net "aluSource", 1 0, v00000000008f5f70_0;  1 drivers
v000000000288e100_0 .net "andOut", 0 0, v000000000288fe60_0;  1 drivers
v000000000288e2e0_0 .net "branch", 0 0, v00000000008f4850_0;  1 drivers
v000000000288e420_0 .net "branchAddOut", 31 0, v000000000090d110_0;  1 drivers
v000000000288e380_0 .net "branchSelect", 31 0, v00000000008f56b0_0;  1 drivers
v000000000288e6a0_0 .net "clk", 0 0, v0000000002890110_0;  1 drivers
v000000000288e4c0_0 .net "func", 5 0, v000000000288e560_0;  1 drivers
v000000000288e740_0 .net "immediate", 0 0, v00000000008f4b70_0;  1 drivers
o00000000028422a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000288e880_0 .net "instruction", 31 0, o00000000028422a8;  0 drivers
v000000000288e920_0 .net "irLoad", 0 0, v00000000008f4df0_0;  1 drivers
v000000000288ea60_0 .net "jump", 0 0, v00000000008d6e30_0;  1 drivers
v000000000288eb00_0 .net "marLoad", 0 0, v000000000090c670_0;  1 drivers
o0000000002840148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000288eba0_0 .net "mdrData", 31 0, o0000000002840148;  0 drivers
v0000000002891150_0 .net "mdrIn", 31 0, v000000000288f0a0_0;  1 drivers
v0000000002890250_0 .net "mdrLoad", 0 0, v000000000090b590_0;  1 drivers
v0000000002890570_0 .net "mdrSource", 0 0, v000000000090be50_0;  1 drivers
v00000000028909d0_0 .net "memData", 31 0, v000000000090b630_0;  1 drivers
o0000000002841d98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028902f0_0 .net "mem_to_reg", 0 0, o0000000002841d98;  0 drivers
v0000000002890390_0 .net "next", 31 0, v000000000090cd50_0;  1 drivers
v0000000002890d90_0 .net "npcLoad", 0 0, v000000000090c530_0;  1 drivers
v0000000002890b10_0 .net "pcAdd4", 31 0, L_00000000028f1f60;  1 drivers
v0000000002891470_0 .net "pcLoad", 0 0, v000000000090c490_0;  1 drivers
v0000000002891510_0 .net "pcOut", 31 0, v000000000090c5d0_0;  1 drivers
v0000000002890430_0 .net "pcSelect", 0 0, v000000000090c8f0_0;  1 drivers
v0000000002890750_0 .net "regMuxOut", 4 0, v000000000090bd10_0;  1 drivers
o0000000002841e88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002891ab0_0 .net "regOutA", 31 0, o0000000002841e88;  0 drivers
v0000000002891c90_0 .net "regOutB", 31 0, v000000000090c7b0_0;  1 drivers
v00000000028913d0_0 .net "regWrite", 0 0, v000000000090ce90_0;  1 drivers
v00000000028904d0_0 .net "reset", 0 0, v0000000002890a70_0;  1 drivers
v0000000002891790_0 .net "rfSource", 0 0, v000000000090bef0_0;  1 drivers
o0000000002840ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002891f10_0 .net "rw", 0 0, o0000000002840ce8;  0 drivers
v0000000002890930_0 .net "shftLeft28Out", 27 0, v000000000288f1e0_0;  1 drivers
v0000000002890bb0_0 .net "shftLeftOut", 31 0, v000000000288f500_0;  1 drivers
v0000000002890c50_0 .net "signExtOut", 31 0, v000000000288e1a0_0;  1 drivers
o0000000002842128 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028911f0_0 .net "unSign", 0 0, o0000000002842128;  0 drivers
v0000000002891290_0 .net "zFlag", 0 0, v000000000288f780_0;  1 drivers
L_0000000002896f90 .part o00000000028422a8, 26, 6;
L_0000000002897c10 .part o00000000028422a8, 0, 6;
L_0000000002897f30 .part o00000000028422a8, 16, 5;
L_0000000002896590 .part o00000000028422a8, 11, 5;
L_00000000028f1380 .part L_00000000028f1f60, 28, 4;
L_00000000028f1100 .concat [ 28 4 0 0], v000000000288f1e0_0, L_00000000028f1380;
L_00000000028f0f20 .part o00000000028422a8, 21, 5;
L_00000000028f0fc0 .part o00000000028422a8, 16, 5;
L_00000000028f1060 .part o00000000028422a8, 0, 6;
L_00000000028f0b60 .part o00000000028422a8, 0, 16;
L_00000000028f0480 .part o00000000028422a8, 0, 26;
S_000000000122d4d0 .scope module, "ALU_Mux" "mux4inputs" 3 85, 4 47 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000008f57f0_0 .net "one", 31 0, v000000000288e1a0_0;  alias, 1 drivers
v00000000008f5430_0 .var "result", 31 0;
v00000000008f54d0_0 .net "s", 1 0, v00000000008f5f70_0;  alias, 1 drivers
L_0000000002898058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f5930_0 .net "three", 31 0, L_0000000002898058;  1 drivers
v00000000008f5750_0 .net "two", 31 0, o0000000002840148;  alias, 0 drivers
v00000000008f5a70_0 .net "zero", 31 0, v000000000090c7b0_0;  alias, 1 drivers
E_00000000008f3c50/0 .event edge, v00000000008f54d0_0, v00000000008f5a70_0, v00000000008f57f0_0, v00000000008f5750_0;
E_00000000008f3c50/1 .event edge, v00000000008f5930_0;
E_00000000008f3c50 .event/or E_00000000008f3c50/0, E_00000000008f3c50/1;
S_000000000089acb0 .scope module, "Branch_Mux" "mux32" 3 87, 4 33 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000008f5e30_0 .net "one", 31 0, v000000000090d110_0;  alias, 1 drivers
v00000000008f56b0_0 .var "result", 31 0;
v00000000008f5c50_0 .net "s", 0 0, v000000000288fe60_0;  alias, 1 drivers
v00000000008f4c10_0 .net "zero", 31 0, L_00000000028f1f60;  alias, 1 drivers
E_00000000008f3b50 .event edge, v00000000008f5c50_0, v00000000008f4c10_0, v00000000008f5e30_0;
S_000000000089ae30 .scope module, "Control_Unit" "control" 3 76, 5 1 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "irLoad"
    .port_info 5 /OUTPUT 1 "pcLoad"
    .port_info 6 /OUTPUT 1 "npcLoad"
    .port_info 7 /OUTPUT 1 "rfSource"
    .port_info 8 /OUTPUT 1 "regWrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "immediate"
    .port_info 12 /OUTPUT 1 "RW"
    .port_info 13 /OUTPUT 1 "marLoad"
    .port_info 14 /OUTPUT 1 "mdrLoad"
    .port_info 15 /OUTPUT 1 "mdrSource"
    .port_info 16 /OUTPUT 1 "pcSelect"
    .port_info 17 /OUTPUT 2 "aluSrc"
    .port_info 18 /OUTPUT 6 "aluCode"
v00000000008f59d0_0 .net "MOC", 0 0, v000000000090c030_0;  alias, 1 drivers
v00000000008f5ed0_0 .var "RW", 0 0;
v00000000008f4cb0_0 .var "aluCode", 5 0;
v00000000008f5f70_0 .var "aluSrc", 1 0;
v00000000008f4850_0 .var "branch", 0 0;
v00000000008f4ad0_0 .net "clk", 0 0, v0000000002890110_0;  alias, 1 drivers
v00000000008f4b70_0 .var "immediate", 0 0;
v00000000008f4df0_0 .var "irLoad", 0 0;
v00000000008d6e30_0 .var "jump", 0 0;
v000000000090c670_0 .var "marLoad", 0 0;
v000000000090b590_0 .var "mdrLoad", 0 0;
v000000000090be50_0 .var "mdrSource", 0 0;
v000000000090c530_0 .var "npcLoad", 0 0;
v000000000090bc70_0 .net "opCode", 5 0, L_0000000002896f90;  1 drivers
v000000000090c490_0 .var "pcLoad", 0 0;
v000000000090c8f0_0 .var "pcSelect", 0 0;
v000000000090ce90_0 .var "regWrite", 0 0;
v000000000090b9f0_0 .net "reset", 0 0, v0000000002890a70_0;  alias, 1 drivers
v000000000090bef0_0 .var "rfSource", 0 0;
v000000000090c210_0 .var "state", 4 0;
E_00000000008f39d0 .event posedge, v00000000008f4ad0_0;
S_0000000000899a50 .scope module, "Jump_Mux" "mux32" 3 88, 4 33 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000090c170_0 .net "one", 31 0, L_00000000028f1100;  1 drivers
v000000000090cd50_0 .var "result", 31 0;
v000000000090b810_0 .net "s", 0 0, v00000000008d6e30_0;  alias, 1 drivers
v000000000090bf90_0 .net "zero", 31 0, v00000000008f56b0_0;  alias, 1 drivers
E_00000000008f32d0 .event edge, v00000000008d6e30_0, v00000000008f56b0_0, v000000000090c170_0;
S_00000000008953e0 .scope module, "Memory" "MemoryTest1" 3 98, 6 1 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /OUTPUT 1 "MOC"
v000000000090c030_0 .var "MOC", 0 0;
v000000000090c710 .array "Mem", 511 0, 7 0;
v000000000090bdb0_0 .net "address", 31 0, v000000000090d1b0_0;  alias, 1 drivers
v000000000090c3f0_0 .net "dataIn", 31 0, o0000000002840148;  alias, 0 drivers
v000000000090b630_0 .var "output_destination", 31 0;
v000000000090cad0_0 .net "rw", 0 0, o0000000002840ce8;  alias, 0 drivers
E_00000000008f3b90 .event posedge, v000000000090cad0_0;
S_0000000000895560 .scope module, "Program_Counter" "ProgramCounter" 3 73, 5 297 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v000000000090b8b0_0 .net "Clk", 0 0, v0000000002890110_0;  alias, 1 drivers
v000000000090c350_0 .net "Load", 0 0, v000000000090c490_0;  alias, 1 drivers
v000000000090bbd0_0 .net "PCNext", 31 0, v000000000090cd50_0;  alias, 1 drivers
v000000000090c5d0_0 .var "PCResult", 31 0;
v000000000090b770_0 .net "Reset", 0 0, v0000000002890a70_0;  alias, 1 drivers
S_00000000008784d0 .scope module, "Register_File" "RegisterFile" 3 92, 7 1 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000090cb70_0 .net "A_Address", 4 0, L_00000000028f0f20;  1 drivers
v000000000090b450_0 .var "A_Data", 31 0;
v000000000090ccb0_0 .net "B_Address", 4 0, L_00000000028f0fc0;  1 drivers
v000000000090c7b0_0 .var "B_Data", 31 0;
v000000000090ba90_0 .net "C_Address", 4 0, v000000000090bd10_0;  alias, 1 drivers
v000000000090c0d0_0 .net "C_Data", 31 0, v000000000288f0a0_0;  alias, 1 drivers
v000000000090c850_0 .net "Clk", 0 0, v0000000002890110_0;  alias, 1 drivers
v000000000090c990 .array "Registers", 31 0, 31 0;
v000000000090ca30_0 .net "Write", 0 0, v000000000090be50_0;  alias, 1 drivers
v000000000090c990_0 .array/port v000000000090c990, 0;
v000000000090c990_1 .array/port v000000000090c990, 1;
v000000000090c990_2 .array/port v000000000090c990, 2;
E_00000000008f3bd0/0 .event edge, v000000000090cb70_0, v000000000090c990_0, v000000000090c990_1, v000000000090c990_2;
v000000000090c990_3 .array/port v000000000090c990, 3;
v000000000090c990_4 .array/port v000000000090c990, 4;
v000000000090c990_5 .array/port v000000000090c990, 5;
v000000000090c990_6 .array/port v000000000090c990, 6;
E_00000000008f3bd0/1 .event edge, v000000000090c990_3, v000000000090c990_4, v000000000090c990_5, v000000000090c990_6;
v000000000090c990_7 .array/port v000000000090c990, 7;
v000000000090c990_8 .array/port v000000000090c990, 8;
v000000000090c990_9 .array/port v000000000090c990, 9;
v000000000090c990_10 .array/port v000000000090c990, 10;
E_00000000008f3bd0/2 .event edge, v000000000090c990_7, v000000000090c990_8, v000000000090c990_9, v000000000090c990_10;
v000000000090c990_11 .array/port v000000000090c990, 11;
v000000000090c990_12 .array/port v000000000090c990, 12;
v000000000090c990_13 .array/port v000000000090c990, 13;
v000000000090c990_14 .array/port v000000000090c990, 14;
E_00000000008f3bd0/3 .event edge, v000000000090c990_11, v000000000090c990_12, v000000000090c990_13, v000000000090c990_14;
v000000000090c990_15 .array/port v000000000090c990, 15;
v000000000090c990_16 .array/port v000000000090c990, 16;
v000000000090c990_17 .array/port v000000000090c990, 17;
v000000000090c990_18 .array/port v000000000090c990, 18;
E_00000000008f3bd0/4 .event edge, v000000000090c990_15, v000000000090c990_16, v000000000090c990_17, v000000000090c990_18;
v000000000090c990_19 .array/port v000000000090c990, 19;
v000000000090c990_20 .array/port v000000000090c990, 20;
v000000000090c990_21 .array/port v000000000090c990, 21;
v000000000090c990_22 .array/port v000000000090c990, 22;
E_00000000008f3bd0/5 .event edge, v000000000090c990_19, v000000000090c990_20, v000000000090c990_21, v000000000090c990_22;
v000000000090c990_23 .array/port v000000000090c990, 23;
v000000000090c990_24 .array/port v000000000090c990, 24;
v000000000090c990_25 .array/port v000000000090c990, 25;
v000000000090c990_26 .array/port v000000000090c990, 26;
E_00000000008f3bd0/6 .event edge, v000000000090c990_23, v000000000090c990_24, v000000000090c990_25, v000000000090c990_26;
v000000000090c990_27 .array/port v000000000090c990, 27;
v000000000090c990_28 .array/port v000000000090c990, 28;
v000000000090c990_29 .array/port v000000000090c990, 29;
v000000000090c990_30 .array/port v000000000090c990, 30;
E_00000000008f3bd0/7 .event edge, v000000000090c990_27, v000000000090c990_28, v000000000090c990_29, v000000000090c990_30;
v000000000090c990_31 .array/port v000000000090c990, 31;
E_00000000008f3bd0/8 .event edge, v000000000090c990_31, v000000000090ccb0_0;
E_00000000008f3bd0 .event/or E_00000000008f3bd0/0, E_00000000008f3bd0/1, E_00000000008f3bd0/2, E_00000000008f3bd0/3, E_00000000008f3bd0/4, E_00000000008f3bd0/5, E_00000000008f3bd0/6, E_00000000008f3bd0/7, E_00000000008f3bd0/8;
S_00000000008a77d0 .scope module, "Register_Mux" "mux4" 3 83, 4 13 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000090b950_0 .net "one", 4 0, L_0000000002896590;  1 drivers
v000000000090bd10_0 .var "result", 4 0;
v000000000090cc10_0 .net "s", 0 0, v000000000090bef0_0;  alias, 1 drivers
v000000000090cdf0_0 .net "zero", 4 0, L_0000000002897f30;  1 drivers
E_00000000008f3c10 .event edge, v000000000090bef0_0, v000000000090cdf0_0, v000000000090b950_0;
S_00000000008a7950 .scope module, "addFour" "addplus4" 3 105, 8 3 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000028980a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000090cf30_0 .net/2u *"_s0", 31 0, L_00000000028980a0;  1 drivers
v000000000090cfd0_0 .net "pc", 31 0, v000000000090c5d0_0;  alias, 1 drivers
v000000000090b6d0_0 .net "result", 31 0, L_00000000028f1f60;  alias, 1 drivers
L_00000000028f1f60 .arith/sum 32, v000000000090c5d0_0, L_00000000028980a0;
S_00000000008a8be0 .scope module, "adder" "adder" 3 106, 8 8 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000090bb30_0 .net "entry0", 31 0, v000000000288f500_0;  alias, 1 drivers
v000000000090d070_0 .net "entry1", 31 0, L_00000000028f1f60;  alias, 1 drivers
v000000000090d110_0 .var "result", 31 0;
E_00000000008f3e10 .event edge, v000000000090bb30_0, v00000000008f4c10_0;
S_000000000090dc20 .scope module, "alu" "ALU" 3 95, 9 1 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000090d1b0_0 .var "Result", 31 0;
v000000000090b310_0 .net8 "a", 31 0, RS_0000000002840f58;  alias, 2 drivers
v000000000090b3b0_0 .net "b", 31 0, v00000000008f5430_0;  alias, 1 drivers
v000000000090b4f0_0 .var "carryFlag", 0 0;
v00000000008f4a30_0 .var/i "counter", 31 0;
v000000000288faa0_0 .var "negativeFlag", 0 0;
v000000000288e9c0_0 .net "operation", 5 0, L_00000000028f1060;  1 drivers
v000000000288f8c0_0 .var "overFlowFlag", 0 0;
v000000000288f000_0 .var "tempVar", 31 0;
v000000000288ee20_0 .var/i "var", 31 0;
v000000000288f780_0 .var "zeroFlag", 0 0;
E_00000000008f3350 .event edge, v000000000288e9c0_0, v00000000008f5430_0, v000000000090b450_0;
S_000000000090d4a0 .scope module, "funcMux" "mux6" 3 82, 4 23 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v000000000288fb40_0 .net "one", 5 0, v00000000008f4cb0_0;  alias, 1 drivers
v000000000288e560_0 .var "result", 5 0;
v000000000288ec40_0 .net "s", 0 0, v00000000008f4b70_0;  alias, 1 drivers
v000000000288fbe0_0 .net "zero", 5 0, L_0000000002897c10;  1 drivers
E_00000000008f3390 .event edge, v00000000008f4b70_0, v000000000288fbe0_0, v00000000008f4cb0_0;
S_000000000090dda0 .scope module, "mdrMux" "mux32" 3 86, 4 33 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000288eec0_0 .net "one", 31 0, v000000000090d1b0_0;  alias, 1 drivers
v000000000288f0a0_0 .var "result", 31 0;
v000000000288fd20_0 .net "s", 0 0, o0000000002841d98;  alias, 0 drivers
v000000000288ef60_0 .net "zero", 31 0, v000000000090b630_0;  alias, 1 drivers
E_00000000008f33d0 .event edge, v000000000288fd20_0, v000000000090b630_0, v000000000090bdb0_0;
S_000000000090d620 .scope module, "pcMux" "mux32" 3 81, 4 33 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000288fc80_0 .net "one", 31 0, o0000000002841e88;  alias, 0 drivers
v000000000288e600_0 .var "result", 31 0;
v000000000288ece0_0 .net "s", 0 0, v000000000090c8f0_0;  alias, 1 drivers
v000000000288fdc0_0 .net "zero", 31 0, v000000000090c5d0_0;  alias, 1 drivers
E_00000000008f3410 .event edge, v000000000090c8f0_0, v000000000090c5d0_0, v000000000288fc80_0;
S_000000000090df20 .scope module, "shftJump" "shftLeft28" 3 103, 8 20 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000288f140_0 .net "in", 25 0, L_00000000028f0480;  1 drivers
v000000000288f1e0_0 .var "result", 27 0;
E_00000000008f3e50 .event edge, v000000000288f140_0;
S_000000000090d920 .scope module, "shftLeft" "shftLeft" 3 104, 8 42 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000288f280_0 .net "in", 31 0, v000000000288e1a0_0;  alias, 1 drivers
v000000000288f500_0 .var "result", 31 0;
E_00000000008f3ed0 .event edge, v00000000008f57f0_0;
S_000000000090daa0 .scope module, "signExt" "signExtender" 3 102, 8 27 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000288f960_0 .net "ins", 15 0, L_00000000028f0b60;  1 drivers
v000000000288e1a0_0 .var "result", 31 0;
v000000000288fa00_0 .var "tempOnes", 15 0;
v000000000288f320_0 .var "tempZero", 15 0;
v000000000288e7e0_0 .net "unSign", 0 0, o0000000002842128;  alias, 0 drivers
E_00000000008f3050 .event edge, v000000000288f960_0;
S_000000000090e0a0 .scope module, "simpleAND" "AND" 3 107, 8 14 0, S_000000000122d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000288ed80_0 .net "Z_flag", 0 0, v000000000288f780_0;  alias, 1 drivers
v000000000288f3c0_0 .net "branch", 0 0, v00000000008f4850_0;  alias, 1 drivers
v000000000288fe60_0 .var "result", 0 0;
E_00000000008f00d0 .event edge, v000000000288f780_0, v00000000008f4850_0;
S_00000000008fa770 .scope module, "instructMemTest1" "instructMemTest1" 6 36;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o0000000002842398 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002890e30_0 .net "Enable", 0 0, o0000000002842398;  0 drivers
v0000000002891b50_0 .net "Instruction", 31 0, L_00000000028f1420;  1 drivers
v0000000002890ed0 .array "Mem", 511 0, 7 0;
o00000000028423f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002891bf0_0 .net "PC", 31 0, o00000000028423f8;  0 drivers
v00000000028918d0_0 .net *"_s0", 7 0, L_00000000028f1b00;  1 drivers
v0000000002891830_0 .net *"_s10", 32 0, L_00000000028f07a0;  1 drivers
v0000000002890f70_0 .net *"_s12", 7 0, L_00000000028f16a0;  1 drivers
v00000000028906b0_0 .net *"_s14", 32 0, L_00000000028f1d80;  1 drivers
L_0000000002898178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002891d30_0 .net *"_s17", 0 0, L_0000000002898178;  1 drivers
L_00000000028981c0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000028907f0_0 .net/2u *"_s18", 32 0, L_00000000028981c0;  1 drivers
v0000000002891010_0 .net *"_s2", 7 0, L_00000000028f11a0;  1 drivers
v0000000002890890_0 .net *"_s20", 32 0, L_00000000028f1240;  1 drivers
v00000000028915b0_0 .net *"_s22", 7 0, L_00000000028f0ac0;  1 drivers
v00000000028901b0_0 .net *"_s24", 32 0, L_00000000028f1920;  1 drivers
L_0000000002898208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002891650_0 .net *"_s27", 0 0, L_0000000002898208;  1 drivers
L_0000000002898250 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000028910b0_0 .net/2u *"_s28", 32 0, L_0000000002898250;  1 drivers
v00000000028916f0_0 .net *"_s30", 32 0, L_00000000028f12e0;  1 drivers
v0000000002891330_0 .net *"_s4", 32 0, L_00000000028f1ec0;  1 drivers
L_00000000028980e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002890070_0 .net *"_s7", 0 0, L_00000000028980e8;  1 drivers
L_0000000002898130 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002891970_0 .net/2u *"_s8", 32 0, L_0000000002898130;  1 drivers
L_00000000028f1b00 .array/port v0000000002890ed0, o00000000028423f8;
L_00000000028f11a0 .array/port v0000000002890ed0, L_00000000028f07a0;
L_00000000028f1ec0 .concat [ 32 1 0 0], o00000000028423f8, L_00000000028980e8;
L_00000000028f07a0 .arith/sum 33, L_00000000028f1ec0, L_0000000002898130;
L_00000000028f16a0 .array/port v0000000002890ed0, L_00000000028f1240;
L_00000000028f1d80 .concat [ 32 1 0 0], o00000000028423f8, L_0000000002898178;
L_00000000028f1240 .arith/sum 33, L_00000000028f1d80, L_00000000028981c0;
L_00000000028f0ac0 .array/port v0000000002890ed0, L_00000000028f12e0;
L_00000000028f1920 .concat [ 32 1 0 0], o00000000028423f8, L_0000000002898208;
L_00000000028f12e0 .arith/sum 33, L_00000000028f1920, L_0000000002898250;
L_00000000028f1420 .concat [ 8 8 8 8], L_00000000028f0ac0, L_00000000028f16a0, L_00000000028f11a0, L_00000000028f1b00;
S_0000000000884f20 .scope module, "instructMemTest2" "instructMemTest2" 6 46;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o00000000028427b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002891a10_0 .net "Enable", 0 0, o00000000028427b8;  0 drivers
v0000000002891dd0_0 .net "Instruction", 31 0, L_00000000028f05c0;  1 drivers
v0000000002891e70 .array "Mem", 511 0, 7 0;
o0000000002842818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002896090_0 .net "PC", 31 0, o0000000002842818;  0 drivers
v0000000002897490_0 .net *"_s0", 7 0, L_00000000028f1560;  1 drivers
v0000000002896810_0 .net *"_s10", 32 0, L_00000000028f14c0;  1 drivers
v0000000002896d10_0 .net *"_s12", 7 0, L_00000000028f1600;  1 drivers
v0000000002896310_0 .net *"_s14", 32 0, L_00000000028f0c00;  1 drivers
L_0000000002898328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002896b30_0 .net *"_s17", 0 0, L_0000000002898328;  1 drivers
L_0000000002898370 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002897170_0 .net/2u *"_s18", 32 0, L_0000000002898370;  1 drivers
v0000000002897030_0 .net *"_s2", 7 0, L_00000000028f02a0;  1 drivers
v00000000028963b0_0 .net *"_s20", 32 0, L_00000000028f00c0;  1 drivers
v00000000028968b0_0 .net *"_s22", 7 0, L_00000000028f1740;  1 drivers
v0000000002897210_0 .net *"_s24", 32 0, L_00000000028f17e0;  1 drivers
L_00000000028983b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002897b70_0 .net *"_s27", 0 0, L_00000000028983b8;  1 drivers
L_0000000002898400 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002896630_0 .net/2u *"_s28", 32 0, L_0000000002898400;  1 drivers
v00000000028975d0_0 .net *"_s30", 32 0, L_00000000028f0840;  1 drivers
v0000000002897670_0 .net *"_s4", 32 0, L_00000000028f0a20;  1 drivers
L_0000000002898298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002896130_0 .net *"_s7", 0 0, L_0000000002898298;  1 drivers
L_00000000028982e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002896c70_0 .net/2u *"_s8", 32 0, L_00000000028982e0;  1 drivers
L_00000000028f1560 .array/port v0000000002891e70, o0000000002842818;
L_00000000028f02a0 .array/port v0000000002891e70, L_00000000028f14c0;
L_00000000028f0a20 .concat [ 32 1 0 0], o0000000002842818, L_0000000002898298;
L_00000000028f14c0 .arith/sum 33, L_00000000028f0a20, L_00000000028982e0;
L_00000000028f1600 .array/port v0000000002891e70, L_00000000028f00c0;
L_00000000028f0c00 .concat [ 32 1 0 0], o0000000002842818, L_0000000002898328;
L_00000000028f00c0 .arith/sum 33, L_00000000028f0c00, L_0000000002898370;
L_00000000028f1740 .array/port v0000000002891e70, L_00000000028f0840;
L_00000000028f17e0 .concat [ 32 1 0 0], o0000000002842818, L_00000000028983b8;
L_00000000028f0840 .arith/sum 33, L_00000000028f17e0, L_0000000002898400;
L_00000000028f05c0 .concat [ 8 8 8 8], L_00000000028f1740, L_00000000028f1600, L_00000000028f02a0, L_00000000028f1560;
S_00000000008850a0 .scope module, "instructMemTest3" "instructMemTest3" 6 56;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o0000000002842bd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028966d0_0 .net "Enable", 0 0, o0000000002842bd8;  0 drivers
v0000000002896950_0 .net "Instruction", 31 0, L_00000000028f1a60;  1 drivers
v0000000002897710 .array "Mem", 511 0, 7 0;
o0000000002842c38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002897350_0 .net "PC", 31 0, o0000000002842c38;  0 drivers
v0000000002897cb0_0 .net *"_s0", 7 0, L_00000000028f1c40;  1 drivers
v00000000028977b0_0 .net *"_s10", 32 0, L_00000000028f0660;  1 drivers
v0000000002896a90_0 .net *"_s12", 7 0, L_00000000028f0700;  1 drivers
v0000000002896db0_0 .net *"_s14", 32 0, L_00000000028f08e0;  1 drivers
L_00000000028984d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002896e50_0 .net *"_s17", 0 0, L_00000000028984d8;  1 drivers
L_0000000002898520 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000028973f0_0 .net/2u *"_s18", 32 0, L_0000000002898520;  1 drivers
v0000000002897d50_0 .net *"_s2", 7 0, L_00000000028f0ca0;  1 drivers
v00000000028969f0_0 .net *"_s20", 32 0, L_00000000028f03e0;  1 drivers
v0000000002897e90_0 .net *"_s22", 7 0, L_00000000028f0340;  1 drivers
v0000000002896770_0 .net *"_s24", 32 0, L_00000000028f19c0;  1 drivers
L_0000000002898568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028961d0_0 .net *"_s27", 0 0, L_0000000002898568;  1 drivers
L_00000000028985b0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000028978f0_0 .net/2u *"_s28", 32 0, L_00000000028985b0;  1 drivers
v00000000028972b0_0 .net *"_s30", 32 0, L_00000000028f0d40;  1 drivers
v0000000002896bd0_0 .net *"_s4", 32 0, L_00000000028f1880;  1 drivers
L_0000000002898448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002897df0_0 .net *"_s7", 0 0, L_0000000002898448;  1 drivers
L_0000000002898490 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002897ad0_0 .net/2u *"_s8", 32 0, L_0000000002898490;  1 drivers
L_00000000028f1c40 .array/port v0000000002897710, o0000000002842c38;
L_00000000028f0ca0 .array/port v0000000002897710, L_00000000028f0660;
L_00000000028f1880 .concat [ 32 1 0 0], o0000000002842c38, L_0000000002898448;
L_00000000028f0660 .arith/sum 33, L_00000000028f1880, L_0000000002898490;
L_00000000028f0700 .array/port v0000000002897710, L_00000000028f03e0;
L_00000000028f08e0 .concat [ 32 1 0 0], o0000000002842c38, L_00000000028984d8;
L_00000000028f03e0 .arith/sum 33, L_00000000028f08e0, L_0000000002898520;
L_00000000028f0340 .array/port v0000000002897710, L_00000000028f0d40;
L_00000000028f19c0 .concat [ 32 1 0 0], o0000000002842c38, L_0000000002898568;
L_00000000028f0d40 .arith/sum 33, L_00000000028f19c0, L_00000000028985b0;
L_00000000028f1a60 .concat [ 8 8 8 8], L_00000000028f0340, L_00000000028f0700, L_00000000028f0ca0, L_00000000028f1c40;
S_0000000000889b70 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002842ff8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002896ef0_0 .net "one", 4 0, o0000000002842ff8;  0 drivers
v00000000028970d0_0 .var "result", 4 0;
o0000000002843058 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002896450_0 .net "s", 1 0, o0000000002843058;  0 drivers
o0000000002843088 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002897530_0 .net "two", 4 0, o0000000002843088;  0 drivers
o00000000028430b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002897850_0 .net "zero", 4 0, o00000000028430b8;  0 drivers
E_00000000008f0690 .event edge, v0000000002896450_0, v0000000002897850_0, v0000000002896ef0_0, v0000000002897530_0;
S_0000000000889cf0 .scope module, "register" "register" 8 50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002897990_0 .var "hold", 31 0;
o0000000002843208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002897a30_0 .net "in", 31 0, o0000000002843208;  0 drivers
o0000000002843238 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002896270_0 .net "load", 0 0, o0000000002843238;  0 drivers
v00000000028964f0_0 .var "result", 31 0;
E_00000000008f06d0 .event edge, v0000000002897a30_0;
    .scope S_0000000000895560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000090c5d0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000000895560;
T_1 ;
    %wait E_00000000008f39d0;
    %load/vec4 v000000000090b770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000090c5d0_0, 0;
T_1.0 ;
    %load/vec4 v000000000090c350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000090bbd0_0;
    %assign/vec4 v000000000090c5d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000090c5d0_0;
    %assign/vec4 v000000000090c5d0_0, 0;
T_1.3 ;
    %vpi_call 5 325 "$display", "PC: Result %d", v000000000090c5d0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_000000000089ae30;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %end;
    .thread T_2;
    .scope S_000000000089ae30;
T_3 ;
    %wait E_00000000008f39d0;
    %load/vec4 v000000000090c210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %vpi_call 5 18 "$display", "State 0: Reset state" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c8f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008f5f70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000008f4cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f4b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090bef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090ce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f5ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090b590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090be50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %vpi_call 5 39 "$display", "State 1: Load PC ro MAR" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c8f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000008f5f70_0, 0;
    %pushi/vec4 50, 0, 6;
    %assign/vec4 v00000000008f4cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f4b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c670_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %vpi_call 5 50 "$display", "State 2: Read Memory" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f5ed0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %vpi_call 5 56 "$display", "State 3: Load to Instrction Register" {0 0 0};
    %load/vec4 v00000000008f59d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000090c210_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f4df0_0, 0, 1;
T_3.6 ;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 5 65 "$display", "State 4: Decode Instruction" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f5ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f4b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c8f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008f5f70_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008f4cb0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c490_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000090c210_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000090d620;
T_4 ;
    %wait E_00000000008f3410;
    %load/vec4 v000000000288ece0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000288fdc0_0;
    %store/vec4 v000000000288e600_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000288fc80_0;
    %store/vec4 v000000000288e600_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000090d4a0;
T_5 ;
    %wait E_00000000008f3390;
    %load/vec4 v000000000288ec40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000288fbe0_0;
    %store/vec4 v000000000288e560_0, 0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000288fb40_0;
    %store/vec4 v000000000288e560_0, 0, 6;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008a77d0;
T_6 ;
    %wait E_00000000008f3c10;
    %load/vec4 v000000000090cc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000000000090cdf0_0;
    %store/vec4 v000000000090bd10_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000090b950_0;
    %store/vec4 v000000000090bd10_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000122d4d0;
T_7 ;
    %wait E_00000000008f3c50;
    %load/vec4 v00000000008f54d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v00000000008f5a70_0;
    %store/vec4 v00000000008f5430_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000000008f5a70_0;
    %store/vec4 v00000000008f5430_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000000008f57f0_0;
    %store/vec4 v00000000008f5430_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000000008f5750_0;
    %store/vec4 v00000000008f5430_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000000008f5930_0;
    %store/vec4 v00000000008f5430_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000090dda0;
T_8 ;
    %wait E_00000000008f33d0;
    %load/vec4 v000000000288fd20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000288ef60_0;
    %store/vec4 v000000000288f0a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000288eec0_0;
    %store/vec4 v000000000288f0a0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000089acb0;
T_9 ;
    %wait E_00000000008f3b50;
    %load/vec4 v00000000008f5c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000008f4c10_0;
    %store/vec4 v00000000008f56b0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000008f5e30_0;
    %store/vec4 v00000000008f56b0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000899a50;
T_10 ;
    %wait E_00000000008f32d0;
    %load/vec4 v000000000090b810_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000000000090bf90_0;
    %store/vec4 v000000000090cd50_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000090c170_0;
    %store/vec4 v000000000090cd50_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000008784d0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
    %end;
    .thread T_11;
    .scope S_00000000008784d0;
T_12 ;
    %wait E_00000000008f39d0;
    %load/vec4 v000000000090ca30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000090ba90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000000000090c0d0_0;
    %load/vec4 v000000000090ba90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090c990, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000008784d0;
T_13 ;
    %wait E_00000000008f3bd0;
    %load/vec4 v000000000090cb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000090c990, 4;
    %assign/vec4 v000000000090b450_0, 0;
    %load/vec4 v000000000090ccb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000090c990, 4;
    %assign/vec4 v000000000090c7b0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000090dc20;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f4a30_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_000000000090dc20;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000288ee20_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_000000000090dc20;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000288f780_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000000000090dc20;
T_17 ;
    %wait E_00000000008f3350;
    %load/vec4 v000000000288e9c0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %jmp T_17.18;
T_17.0 ;
    %load/vec4 v000000000090b3b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.19, 4;
    %load/vec4 v000000000090b310_0;
    %store/vec4 v000000000090d1b0_0, 0, 32;
T_17.19 ;
    %jmp T_17.18;
T_17.1 ;
    %load/vec4 v000000000090b3b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.21, 4;
    %load/vec4 v000000000090b310_0;
    %store/vec4 v000000000090d1b0_0, 0, 32;
T_17.21 ;
    %jmp T_17.18;
T_17.2 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %and;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.3 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %or;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.4 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %xor;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.5 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %or;
    %inv;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.6 ;
    %load/vec4 v000000000090b310_0;
    %pad/u 33;
    %load/vec4 v000000000090b3b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %store/vec4 v000000000090b4f0_0, 0, 1;
    %load/vec4 v000000000090b310_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090b3b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v000000000090b3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090d1b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_17.25, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.26, 9;
T_17.25 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_17.26, 9;
 ; End of false expr.
    %blend;
T_17.26;
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %pad/s 1;
    %store/vec4 v000000000288f8c0_0, 0, 1;
    %jmp T_17.18;
T_17.7 ;
    %load/vec4 v000000000090b310_0;
    %pad/u 33;
    %load/vec4 v000000000090b3b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %store/vec4 v000000000090b4f0_0, 0, 1;
    %load/vec4 v000000000090b310_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090b3b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_17.27, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.28, 8;
T_17.27 ; End of true expr.
    %load/vec4 v000000000090b3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090d1b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_17.29, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.30, 9;
T_17.29 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_17.30, 9;
 ; End of false expr.
    %blend;
T_17.30;
    %jmp/0 T_17.28, 8;
 ; End of false expr.
    %blend;
T_17.28;
    %pad/s 1;
    %store/vec4 v000000000288f8c0_0, 0, 1;
    %jmp T_17.18;
T_17.8 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %add;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %load/vec4 v000000000090b310_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090b3b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_17.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.32, 8;
T_17.31 ; End of true expr.
    %load/vec4 v000000000090b3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090d1b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_17.33, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.34, 9;
T_17.33 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_17.34, 9;
 ; End of false expr.
    %blend;
T_17.34;
    %jmp/0 T_17.32, 8;
 ; End of false expr.
    %blend;
T_17.32;
    %pad/s 1;
    %store/vec4 v000000000288f8c0_0, 0, 1;
    %load/vec4 v000000000090d1b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.36, 8;
T_17.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.36, 8;
 ; End of false expr.
    %blend;
T_17.36;
    %pad/s 1;
    %store/vec4 v000000000288faa0_0, 0, 1;
    %load/vec4 v000000000090d1b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.38, 8;
T_17.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.38, 8;
 ; End of false expr.
    %blend;
T_17.38;
    %store/vec4 v000000000288f780_0, 0, 1;
    %jmp T_17.18;
T_17.9 ;
    %load/vec4 v000000000090b3b0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000288f000_0, 0, 32;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000288f000_0;
    %add;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %load/vec4 v000000000090b310_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000288f000_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_17.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.40, 8;
T_17.39 ; End of true expr.
    %load/vec4 v000000000288f000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000090d1b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_17.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.42, 9;
T_17.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_17.42, 9;
 ; End of false expr.
    %blend;
T_17.42;
    %jmp/0 T_17.40, 8;
 ; End of false expr.
    %blend;
T_17.40;
    %pad/s 1;
    %store/vec4 v000000000288f8c0_0, 0, 1;
    %load/vec4 v000000000090d1b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.44, 8;
T_17.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.44, 8;
 ; End of false expr.
    %blend;
T_17.44;
    %pad/s 1;
    %store/vec4 v000000000288faa0_0, 0, 1;
    %load/vec4 v000000000090d1b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.45, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.46, 8;
T_17.45 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.46, 8;
 ; End of false expr.
    %blend;
T_17.46;
    %store/vec4 v000000000288f780_0, 0, 1;
    %jmp T_17.18;
T_17.10 ;
    %load/vec4 v000000000090b3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.11 ;
    %load/vec4 v000000000090b3b0_0;
    %ix/getv 4, v000000000090b310_0;
    %shiftl 4;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.12 ;
    %load/vec4 v000000000090b3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.13 ;
    %load/vec4 v000000000090b3b0_0;
    %ix/getv 4, v000000000090b310_0;
    %shiftr 4;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.14 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.47, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.48;
T_17.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000090d1b0_0, 0, 32;
T_17.48 ;
    %jmp T_17.18;
T_17.15 ;
    %load/vec4 v000000000090b310_0;
    %load/vec4 v000000000090b3b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.49, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.50;
T_17.49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000090d1b0_0, 0, 32;
T_17.50 ;
    %jmp T_17.18;
T_17.16 ;
    %load/vec4 v000000000090b310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v000000000090b310_0;
    %ix/getv 4, v000000000090b3b0_0;
    %shiftr 4;
    %store/vec4 v000000000090d1b0_0, 0, 32;
    %jmp T_17.18;
T_17.18 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000008953e0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c030_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000000008953e0;
T_19 ;
    %vpi_call 6 15 "$readmemb", "Input/testcode_mips1.txt", v000000000090c710 {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000000008953e0;
T_20 ;
    %wait E_00000000008f3b90;
    %load/vec4 v000000000090cad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090c030_0, 0, 1;
    %ix/getv 4, v000000000090bdb0_0;
    %load/vec4a v000000000090c710, 4;
    %load/vec4 v000000000090bdb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000090c710, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000090bdb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000090c710, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000090bdb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000090c710, 4;
    %concat/vec4; draw_concat_vec4
    %cassign/vec4 v000000000090b630_0;
    %load/vec4 v000000000090c3f0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000090bdb0_0;
    %store/vec4a v000000000090c710, 4, 0;
    %load/vec4 v000000000090c3f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000090bdb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000090c710, 4, 0;
    %load/vec4 v000000000090c3f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000090bdb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000090c710, 4, 0;
    %load/vec4 v000000000090c3f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000090bdb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000090c710, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c030_0, 0, 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000090daa0;
T_21 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000288fa00_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_000000000090daa0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000288f320_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_000000000090daa0;
T_23 ;
    %wait E_00000000008f3050;
    %load/vec4 v000000000288f960_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000288e7e0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000000000288f320_0;
    %load/vec4 v000000000288f960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000288e1a0_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000000000288fa00_0;
    %load/vec4 v000000000288f960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000288e1a0_0, 0, 32;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000090df20;
T_24 ;
    %wait E_00000000008f3e50;
    %load/vec4 v000000000288f140_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000288f1e0_0, 0, 28;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000000000090d920;
T_25 ;
    %wait E_00000000008f3ed0;
    %load/vec4 v000000000288f280_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000288f500_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000000008a8be0;
T_26 ;
    %wait E_00000000008f3e10;
    %load/vec4 v000000000090bb30_0;
    %load/vec4 v000000000090d070_0;
    %add;
    %store/vec4 v000000000090d110_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000000000090e0a0;
T_27 ;
    %wait E_00000000008f00d0;
    %load/vec4 v000000000288f3c0_0;
    %load/vec4 v000000000288ed80_0;
    %and;
    %store/vec4 v000000000288fe60_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000008fa5f0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002890a70_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000000008fa5f0;
T_29 ;
    %vpi_call 2 16 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002890110_0, v0000000002890a70_0, S_0000000000895560, S_00000000008953e0, S_000000000089ae30, S_000000000090dc20, S_00000000008784d0, S_00000000008a7950, S_00000000008a8be0, S_000000000090daa0, S_000000000090df20, S_000000000090d920, S_000000000090e0a0, S_000000000090d4a0, S_000000000090d620, S_0000000000899a50, S_000000000122d4d0, S_00000000008a77d0, S_000000000090dda0, S_000000000089acb0 {0 0 0};
    %vpi_func 2 53 "$fopen" 32, "output/output1.txt", "w" {0 0 0};
    %store/vec4 v0000000002890cf0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002890610_0, 0, 32;
T_29.0 ;
    %load/vec4 v0000000002890610_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002890110_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002890110_0, 0, 1;
    %load/vec4 v0000000002890610_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_29.2, 5;
T_29.2 ;
    %load/vec4 v0000000002890610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002890610_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %vpi_call 2 77 "$fclose", v0000000002890cf0_0 {0 0 0};
    %end;
    .thread T_29;
    .scope S_00000000008fa770;
T_30 ;
    %vpi_call 6 41 "$readmemb", "Input/testcode_mips1.txt", v0000000002890ed0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000000000884f20;
T_31 ;
    %vpi_call 6 51 "$readmemb", "Input/testcode_mips2.txt", v0000000002891e70 {0 0 0};
    %end;
    .thread T_31;
    .scope S_00000000008850a0;
T_32 ;
    %vpi_call 6 61 "$readmemb", "Input/testcode_mips3.txt", v0000000002897710 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0000000000889b70;
T_33 ;
    %wait E_00000000008f0690;
    %load/vec4 v0000000002896450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %load/vec4 v0000000002897850_0;
    %store/vec4 v00000000028970d0_0, 0, 5;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000002897850_0;
    %store/vec4 v00000000028970d0_0, 0, 5;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000002896ef0_0;
    %store/vec4 v00000000028970d0_0, 0, 5;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000002897530_0;
    %store/vec4 v00000000028970d0_0, 0, 5;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000889cf0;
T_34 ;
    %wait E_00000000008f06d0;
    %load/vec4 v0000000002896270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0000000002897a30_0;
    %store/vec4 v0000000002897990_0, 0, 32;
T_34.0 ;
    %load/vec4 v0000000002897990_0;
    %store/vec4 v00000000028964f0_0, 0, 32;
    %jmp T_34;
    .thread T_34, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
