--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml fft_coprocessor.twx fft_coprocessor.ncd -o
fft_coprocessor.twr fft_coprocessor.pcf

Design file:              fft_coprocessor.ncd
Physical constraint file: fft_coprocessor.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FSL_Clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
FSL_M_Full    |    6.034(R)|    2.020(R)|FSL_Clk_IBUF      |   0.000|
FSL_Rst       |    6.192(R)|    2.507(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<0> |    0.107(R)|    2.118(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<1> |   -0.118(R)|    2.326(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<2> |   -0.135(R)|    2.341(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<3> |    0.043(R)|    2.174(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<4> |    0.001(R)|    2.234(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<5> |    0.055(R)|    2.184(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<6> |    0.095(R)|    2.147(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<7> |    0.056(R)|    2.183(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<8> |   -0.217(R)|    2.433(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<9> |   -0.341(R)|    2.546(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<10>|   -0.455(R)|    2.652(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<11>|   -0.347(R)|    2.552(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<12>|    0.085(R)|    2.152(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<13>|    0.037(R)|    2.194(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<14>|    0.335(R)|    1.922(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Data<15>|    0.264(R)|    1.986(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Exists  |   10.764(R)|    1.661(R)|FSL_Clk_IBUF      |   0.000|
--------------+------------+------------+------------------+--------+

Clock FSL_Clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
FSL_M_Data<0> |    9.131(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<1> |    9.008(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<2> |    9.190(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<3> |    9.203(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<4> |    9.000(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<5> |    8.903(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<6> |    9.075(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<7> |    9.100(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<8> |    9.121(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<9> |    9.216(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<10>|    9.138(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<11>|    9.293(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<12>|    9.396(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<13>|    8.977(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<14>|    9.164(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Data<15>|    9.160(R)|FSL_Clk_IBUF      |   0.000|
FSL_M_Write   |   10.034(R)|FSL_Clk_IBUF      |   0.000|
FSL_S_Read    |   10.138(R)|FSL_Clk_IBUF      |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock FSL_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FSL_Clk        |   33.163|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
FSL_M_Full     |FSL_M_Write    |    5.834|
FSL_S_Exists   |FSL_S_Read     |    7.826|
---------------+---------------+---------+


Analysis completed Thu Apr 11 20:59:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 724 MB



