\hypertarget{struct_f_d_c_a_n___config___type_def}{}\doxysection{FDCAN\+\_\+\+Config\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_d_c_a_n___config___type_def}\index{FDCAN\_Config\_TypeDef@{FDCAN\_Config\_TypeDef}}


FD Controller Area Network Configuration.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def_a387af92c05682a93bb9893d0e71b3928}{CKDIV}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FD Controller Area Network Configuration. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_d_c_a_n___config___type_def_a387af92c05682a93bb9893d0e71b3928}\label{struct_f_d_c_a_n___config___type_def_a387af92c05682a93bb9893d0e71b3928}} 
\index{FDCAN\_Config\_TypeDef@{FDCAN\_Config\_TypeDef}!CKDIV@{CKDIV}}
\index{CKDIV@{CKDIV}!FDCAN\_Config\_TypeDef@{FDCAN\_Config\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CKDIV}{CKDIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCAN\+\_\+\+Config\+\_\+\+Type\+Def\+::\+CKDIV}

FDCAN clock divider register, Address offset\+: 0x100 + 0x000 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
