Classic Timing Analyzer report for zjw_PCjishuqi
Thu Dec 05 18:39:31 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.014 ns                                      ; LD_PC  ; d[7]  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.434 ns                                      ; d[2]   ; PC[2] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.822 ns                                      ; CIN[1] ; d[1]  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1]   ; d[7]  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C20F400C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                               ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[5] ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[2] ; d[5] ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[2] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[2] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[5] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[4] ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[2] ; d[4] ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[3] ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[4] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[3] ; d[5] ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[3] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[3] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[4] ; d[5] ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[4] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[4] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[2] ; d[3] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[2] ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[6] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[3] ; clk        ; clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[2] ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[5] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[3] ; d[4] ; clk        ; clk      ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[1] ; clk        ; clk      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[5] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[7] ; d[7] ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[2] ; d[2] ; clk        ; clk      ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[1] ; d[1] ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[6] ; d[6] ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[3] ; d[3] ; clk        ; clk      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[0] ; d[0] ; clk        ; clk      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[5] ; d[5] ; clk        ; clk      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; d[4] ; d[4] ; clk        ; clk      ; None                        ; None                      ; 1.112 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+--------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To   ; To Clock ;
+-------+--------------+------------+--------+------+----------+
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[0] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[1] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[2] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[3] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[4] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[5] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[6] ; clk      ;
; N/A   ; None         ; 10.014 ns  ; LD_PC  ; d[7] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[0] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[1] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[2] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[3] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[4] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[5] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[6] ; clk      ;
; N/A   ; None         ; 7.538 ns   ; NOP    ; d[7] ; clk      ;
; N/A   ; None         ; 6.198 ns   ; CIN[4] ; d[4] ; clk      ;
; N/A   ; None         ; 5.928 ns   ; CIN[7] ; d[7] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[0] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[1] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[2] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[3] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[4] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[5] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[6] ; clk      ;
; N/A   ; None         ; 5.875 ns   ; IN_PC  ; d[7] ; clk      ;
; N/A   ; None         ; 5.581 ns   ; CIN[6] ; d[6] ; clk      ;
; N/A   ; None         ; 4.567 ns   ; CIN[5] ; d[5] ; clk      ;
; N/A   ; None         ; 4.565 ns   ; CIN[0] ; d[0] ; clk      ;
; N/A   ; None         ; 4.196 ns   ; CIN[3] ; d[3] ; clk      ;
; N/A   ; None         ; 3.934 ns   ; CIN[2] ; d[2] ; clk      ;
; N/A   ; None         ; 3.874 ns   ; CIN[1] ; d[1] ; clk      ;
+-------+--------------+------------+--------+------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+------+-------+------------+
; Slack ; Required tco ; Actual tco ; From ; To    ; From Clock ;
+-------+--------------+------------+------+-------+------------+
; N/A   ; None         ; 12.434 ns  ; d[2] ; PC[2] ; clk        ;
; N/A   ; None         ; 10.880 ns  ; d[1] ; PC[1] ; clk        ;
; N/A   ; None         ; 10.498 ns  ; d[0] ; PC[0] ; clk        ;
; N/A   ; None         ; 9.484 ns   ; d[4] ; PC[4] ; clk        ;
; N/A   ; None         ; 8.556 ns   ; d[3] ; PC[3] ; clk        ;
; N/A   ; None         ; 7.772 ns   ; d[7] ; PC[7] ; clk        ;
; N/A   ; None         ; 6.922 ns   ; d[5] ; PC[5] ; clk        ;
; N/A   ; None         ; 6.851 ns   ; d[6] ; PC[6] ; clk        ;
+-------+--------------+------------+------+-------+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+--------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To   ; To Clock ;
+---------------+-------------+-----------+--------+------+----------+
; N/A           ; None        ; -3.822 ns ; CIN[1] ; d[1] ; clk      ;
; N/A           ; None        ; -3.882 ns ; CIN[2] ; d[2] ; clk      ;
; N/A           ; None        ; -4.144 ns ; CIN[3] ; d[3] ; clk      ;
; N/A           ; None        ; -4.513 ns ; CIN[0] ; d[0] ; clk      ;
; N/A           ; None        ; -4.515 ns ; CIN[5] ; d[5] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[0] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[1] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[2] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[3] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[4] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[5] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[6] ; clk      ;
; N/A           ; None        ; -5.472 ns ; IN_PC  ; d[7] ; clk      ;
; N/A           ; None        ; -5.529 ns ; CIN[6] ; d[6] ; clk      ;
; N/A           ; None        ; -5.876 ns ; CIN[7] ; d[7] ; clk      ;
; N/A           ; None        ; -6.146 ns ; CIN[4] ; d[4] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[0] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[1] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[2] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[3] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[4] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[5] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[6] ; clk      ;
; N/A           ; None        ; -7.135 ns ; NOP    ; d[7] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[0] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[1] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[2] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[3] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[4] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[5] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[6] ; clk      ;
; N/A           ; None        ; -9.611 ns ; LD_PC  ; d[7] ; clk      ;
+---------------+-------------+-----------+--------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 18:39:30 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_PCjishuqi -c zjw_PCjishuqi --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "d[1]" and destination register "d[5]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.266 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X65_Y30_N1; Fanout = 4; REG Node = 'd[1]'
            Info: 2: + IC(0.529 ns) + CELL(0.564 ns) = 1.093 ns; Loc. = LC_X65_Y30_N1; Fanout = 2; COMB Node = 'd[1]~19'
            Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.171 ns; Loc. = LC_X65_Y30_N2; Fanout = 2; COMB Node = 'd[2]~21'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.249 ns; Loc. = LC_X65_Y30_N3; Fanout = 2; COMB Node = 'd[3]~23'
            Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.427 ns; Loc. = LC_X65_Y30_N4; Fanout = 3; COMB Node = 'd[4]~25'
            Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.266 ns; Loc. = LC_X65_Y30_N5; Fanout = 4; REG Node = 'd[5]'
            Info: Total cell delay = 1.737 ns ( 76.65 % )
            Info: Total interconnect delay = 0.529 ns ( 23.35 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.116 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 8; CLK Node = 'clk'
                Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y30_N5; Fanout = 4; REG Node = 'd[5]'
                Info: Total cell delay = 2.180 ns ( 69.96 % )
                Info: Total interconnect delay = 0.936 ns ( 30.04 % )
            Info: - Longest clock path from clock "clk" to source register is 3.116 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 8; CLK Node = 'clk'
                Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y30_N1; Fanout = 4; REG Node = 'd[1]'
                Info: Total cell delay = 2.180 ns ( 69.96 % )
                Info: Total interconnect delay = 0.936 ns ( 30.04 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "d[0]" (data pin = "LD_PC", clock pin = "clk") is 10.014 ns
    Info: + Longest pin to register delay is 13.093 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R14; Fanout = 2; PIN Node = 'LD_PC'
        Info: 2: + IC(9.342 ns) + CELL(0.590 ns) = 11.407 ns; Loc. = LC_X65_Y30_N8; Fanout = 8; COMB Node = 'process_0~1'
        Info: 3: + IC(0.461 ns) + CELL(1.225 ns) = 13.093 ns; Loc. = LC_X65_Y30_N0; Fanout = 4; REG Node = 'd[0]'
        Info: Total cell delay = 3.290 ns ( 25.13 % )
        Info: Total interconnect delay = 9.803 ns ( 74.87 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y30_N0; Fanout = 4; REG Node = 'd[0]'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
Info: tco from clock "clk" to destination pin "PC[2]" through register "d[2]" is 12.434 ns
    Info: + Longest clock path from clock "clk" to source register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y30_N2; Fanout = 4; REG Node = 'd[2]'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 9.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X65_Y30_N2; Fanout = 4; REG Node = 'd[2]'
        Info: 2: + IC(6.970 ns) + CELL(2.124 ns) = 9.094 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'PC[2]'
        Info: Total cell delay = 2.124 ns ( 23.36 % )
        Info: Total interconnect delay = 6.970 ns ( 76.64 % )
Info: th for register "d[1]" (data pin = "CIN[1]", clock pin = "clk") is -3.822 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y30_N1; Fanout = 4; REG Node = 'd[1]'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_D16; Fanout = 1; PIN Node = 'CIN[1]'
        Info: 2: + IC(5.363 ns) + CELL(0.115 ns) = 6.953 ns; Loc. = LC_X65_Y30_N1; Fanout = 4; REG Node = 'd[1]'
        Info: Total cell delay = 1.590 ns ( 22.87 % )
        Info: Total interconnect delay = 5.363 ns ( 77.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Dec 05 18:39:31 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


