#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 16 19:01:23 2019
# Process ID: 9368
# Current directory: C:/Progh/VGA_HD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9952 C:\Progh\VGA_HD\VGA_HD.xpr
# Log file: C:/Progh/VGA_HD/vivado.log
# Journal file: C:/Progh/VGA_HD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progh/VGA_HD/VGA_HD.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/smly100.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Progh/VGA_HD/VGA_HD.ip_user_files/sim_scripts -ip_user_files_dir C:/Progh/VGA_HD/VGA_HD.ip_user_files -ipstatic_source_dir C:/Progh/VGA_HD/VGA_HD.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/modelsim} {questa=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/questa} {riviera=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/riviera} {activehdl=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/LES5_VGA_square_HD/LES5_VGA_square.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {red[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {red[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Backcolor[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {red[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Backcolor[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {red[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Backcolor[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {red[0]}]]
place_ports {Backcolor[0]} R2
place_ports {Backcolor[1]} T1
place_ports {Backcolor[2]} U1
place_ports {blue[0]} N18
place_ports {blue[1]} L18
place_ports {blue[2]} K18
place_ports {blue[3]} J18
place_ports {green[0]} J17
place_ports {green[1]} H17
place_ports {green[2]} G17
place_ports {green[3]} D17
place_ports {red[0]} G19
place_ports {red[1]} H19
place_ports {red[2]} J19
place_ports {red[3]} N19
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Progh/VGA_HD/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Progh/VGA_HD/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0_1]
set_property PROGRAM.FILE {C:/Progh/VGA_HD/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0_1]
program_hw_devices [get_hw_devices xc7a35t_0_1]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0_1] 0]
