Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ae/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off combochanger -c combochanger --vector_source="C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/combochanger.vwf" --testbench_file="C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/combochanger.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 16 22:56:41 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off combochanger -c combochanger --vector_source="C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/combochanger.vwf" --testbench_file="C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/combochanger.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/" combochanger -c combochanger

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 16 22:56:43 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/" combochanger -c combochanger
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file combochanger.vo in folder "C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Thu Nov 16 22:56:44 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/combochanger.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ae/win32aloem/vsim -c -do combochanger.do

Reading pref.tcl


# 2020.1


# do combochanger.do

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 22:56:45 on Nov 16,2023

# vlog -work work combochanger.vo 

# -- Compiling module combochanger

# 

# Top level modules:
# 	combochanger

# End time: 22:56:46 on Nov 16,2023, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 22:56:46 on Nov 16,2023

# vlog -work work combochanger.vwf.vt 

# -- Compiling module combochanger_vlg_vec_tst

# 

# Top level modules:
# 	combochanger_vlg_vec_tst

# End time: 22:56:46 on Nov 16,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.combochanger_vlg_vec_tst 
# Start time: 22:56:46 on Nov 16,2023
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.combochanger_vlg_vec_tst
# Loading work.combochanger
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW

# after#24

# ** Note: $finish    : combochanger.vwf.vt(55)
#    Time: 800 ns  Iteration: 0  Instance: /combochanger_vlg_vec_tst

# End time: 22:56:46 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/combochanger.vwf...

Reading C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/combochanger.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/marco/OneDrive/Desktop/Lab 4/combochanger/simulation/qsim/combochanger_20231116225646.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.