
08_UART_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000028c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000424  0800042c  0000142c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000424  08000424  0000142c  2**0
                  CONTENTS
  4 .ARM          00000000  08000424  08000424  0000142c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000424  0800042c  0000142c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000424  08000424  00001424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000428  08000428  00001428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000142c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  0800042c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  0800042c  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000142c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000770  00000000  00000000  0000145c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000264  00000000  00000000  00001bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000088  00000000  00000000  00001e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000058  00000000  00000000  00001eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e9fc  00000000  00000000  00001f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000db3  00000000  00000000  0001090c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005390a  00000000  00000000  000116bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00064fc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000118  00000000  00000000  0006500c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00065124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800040c 	.word	0x0800040c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	0800040c 	.word	0x0800040c

080001d8 <main>:

#define GPIOAEN  (1U<<0)
#define LED_PIN  (1U<<5)

uint8_t key;
int main(void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0

	//enable clock access to GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 80001dc:	4b15      	ldr	r3, [pc, #84]	@ (8000234 <main+0x5c>)
 80001de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e0:	4a14      	ldr	r2, [pc, #80]	@ (8000234 <main+0x5c>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6313      	str	r3, [r2, #48]	@ 0x30

	//swt PA5 as output pin
	GPIOA->MODER |=(1<<10);
 80001e8:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <main+0x60>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	@ (8000238 <main+0x60>)
 80001ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001f2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1<<11);
 80001f4:	4b10      	ldr	r3, [pc, #64]	@ (8000238 <main+0x60>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a0f      	ldr	r2, [pc, #60]	@ (8000238 <main+0x60>)
 80001fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80001fe:	6013      	str	r3, [r2, #0]

	uart2_txrx_init();
 8000200:	f000 f81e 	bl	8000240 <uart2_txrx_init>

	while(1){
		key = uart2_read();
 8000204:	f000 f88a 	bl	800031c <uart2_read>
 8000208:	4603      	mov	r3, r0
 800020a:	461a      	mov	r2, r3
 800020c:	4b0b      	ldr	r3, [pc, #44]	@ (800023c <main+0x64>)
 800020e:	701a      	strb	r2, [r3, #0]
		if(key=='1'){
 8000210:	4b0a      	ldr	r3, [pc, #40]	@ (800023c <main+0x64>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	2b31      	cmp	r3, #49	@ 0x31
 8000216:	d106      	bne.n	8000226 <main+0x4e>
			GPIOA->ODR |=LED_PIN;
 8000218:	4b07      	ldr	r3, [pc, #28]	@ (8000238 <main+0x60>)
 800021a:	695b      	ldr	r3, [r3, #20]
 800021c:	4a06      	ldr	r2, [pc, #24]	@ (8000238 <main+0x60>)
 800021e:	f043 0320 	orr.w	r3, r3, #32
 8000222:	6153      	str	r3, [r2, #20]
 8000224:	e7ee      	b.n	8000204 <main+0x2c>
		}
		else{
			GPIOA->ODR &=~LED_PIN;
 8000226:	4b04      	ldr	r3, [pc, #16]	@ (8000238 <main+0x60>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a03      	ldr	r2, [pc, #12]	@ (8000238 <main+0x60>)
 800022c:	f023 0320 	bic.w	r3, r3, #32
 8000230:	6153      	str	r3, [r2, #20]
		key = uart2_read();
 8000232:	e7e7      	b.n	8000204 <main+0x2c>
 8000234:	40023800 	.word	0x40023800
 8000238:	40020000 	.word	0x40020000
 800023c:	2000001c 	.word	0x2000001c

08000240 <uart2_txrx_init>:
int __io_putchar(int ch){
	uart2_write(ch);
	return ch;
}

void uart2_txrx_init(void){
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
	/*********************** Configure GPIO pin ***********************/
	//enable clock access to GPIO
	RCC->AHB1ENR |=GPIOAEN;
 8000244:	4b31      	ldr	r3, [pc, #196]	@ (800030c <uart2_txrx_init+0xcc>)
 8000246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000248:	4a30      	ldr	r2, [pc, #192]	@ (800030c <uart2_txrx_init+0xcc>)
 800024a:	f043 0301 	orr.w	r3, r3, #1
 800024e:	6313      	str	r3, [r2, #48]	@ 0x30

	//set PA2 node to alternate function mode
	GPIOA->MODER &=~(1U<<4);
 8000250:	4b2f      	ldr	r3, [pc, #188]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a2e      	ldr	r2, [pc, #184]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000256:	f023 0310 	bic.w	r3, r3, #16
 800025a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER|=(1U<<5);
 800025c:	4b2c      	ldr	r3, [pc, #176]	@ (8000310 <uart2_txrx_init+0xd0>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a2b      	ldr	r2, [pc, #172]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000262:	f043 0320 	orr.w	r3, r3, #32
 8000266:	6013      	str	r3, [r2, #0]

	//set PA2 alternate function type to UART_TX (AF07)
	GPIOA->AFR[0] |=(1U<<8);
 8000268:	4b29      	ldr	r3, [pc, #164]	@ (8000310 <uart2_txrx_init+0xd0>)
 800026a:	6a1b      	ldr	r3, [r3, #32]
 800026c:	4a28      	ldr	r2, [pc, #160]	@ (8000310 <uart2_txrx_init+0xd0>)
 800026e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000272:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<9);
 8000274:	4b26      	ldr	r3, [pc, #152]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000276:	6a1b      	ldr	r3, [r3, #32]
 8000278:	4a25      	ldr	r2, [pc, #148]	@ (8000310 <uart2_txrx_init+0xd0>)
 800027a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800027e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<10);
 8000280:	4b23      	ldr	r3, [pc, #140]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000282:	6a1b      	ldr	r3, [r3, #32]
 8000284:	4a22      	ldr	r2, [pc, #136]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000286:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800028a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<11);
 800028c:	4b20      	ldr	r3, [pc, #128]	@ (8000310 <uart2_txrx_init+0xd0>)
 800028e:	6a1b      	ldr	r3, [r3, #32]
 8000290:	4a1f      	ldr	r2, [pc, #124]	@ (8000310 <uart2_txrx_init+0xd0>)
 8000292:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000296:	6213      	str	r3, [r2, #32]

	//set PA3 node to alternate function mode
	GPIOA->MODER &=~(1U<<6);
 8000298:	4b1d      	ldr	r3, [pc, #116]	@ (8000310 <uart2_txrx_init+0xd0>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a1c      	ldr	r2, [pc, #112]	@ (8000310 <uart2_txrx_init+0xd0>)
 800029e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80002a2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER|=(1U<<7);
 80002a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a19      	ldr	r2, [pc, #100]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002ae:	6013      	str	r3, [r2, #0]

	//set PA3 alternate function type to UART_RX (AF07)
	GPIOA->AFR[0] |=(1U<<12);
 80002b0:	4b17      	ldr	r3, [pc, #92]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002b2:	6a1b      	ldr	r3, [r3, #32]
 80002b4:	4a16      	ldr	r2, [pc, #88]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002ba:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<13);
 80002bc:	4b14      	ldr	r3, [pc, #80]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002be:	6a1b      	ldr	r3, [r3, #32]
 80002c0:	4a13      	ldr	r2, [pc, #76]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002c6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<14);
 80002c8:	4b11      	ldr	r3, [pc, #68]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002ca:	6a1b      	ldr	r3, [r3, #32]
 80002cc:	4a10      	ldr	r2, [pc, #64]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002d2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<15);
 80002d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002d6:	6a1b      	ldr	r3, [r3, #32]
 80002d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000310 <uart2_txrx_init+0xd0>)
 80002da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80002de:	6213      	str	r3, [r2, #32]

	/***********************configureuart module***********************/
	//Enable clock access to UART2
	RCC->APB1ENR |=UART2EN;
 80002e0:	4b0a      	ldr	r3, [pc, #40]	@ (800030c <uart2_txrx_init+0xcc>)
 80002e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002e4:	4a09      	ldr	r2, [pc, #36]	@ (800030c <uart2_txrx_init+0xcc>)
 80002e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002ea:	6413      	str	r3, [r2, #64]	@ 0x40

	//Configure BaudRate
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 80002ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002f0:	4908      	ldr	r1, [pc, #32]	@ (8000314 <uart2_txrx_init+0xd4>)
 80002f2:	4809      	ldr	r0, [pc, #36]	@ (8000318 <uart2_txrx_init+0xd8>)
 80002f4:	f000 f826 	bl	8000344 <uart_set_baudrate>

	//configure the transfer direction/ enable TE and RE in UART2_CR1
	USART2->CR1 = CR1_TE|CR1_RE;
 80002f8:	4b07      	ldr	r3, [pc, #28]	@ (8000318 <uart2_txrx_init+0xd8>)
 80002fa:	220c      	movs	r2, #12
 80002fc:	60da      	str	r2, [r3, #12]

	//Enable the UART Module
	USART2->CR1 = CR1_UE;
 80002fe:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <uart2_txrx_init+0xd8>)
 8000300:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000304:	60da      	str	r2, [r3, #12]

}
 8000306:	bf00      	nop
 8000308:	bd80      	pop	{r7, pc}
 800030a:	bf00      	nop
 800030c:	40023800 	.word	0x40023800
 8000310:	40020000 	.word	0x40020000
 8000314:	00f42400 	.word	0x00f42400
 8000318:	40004400 	.word	0x40004400

0800031c <uart2_read>:
	//write to transmit data register
	USART2->DR = (ch & 0xFF);

}

uint8_t uart2_read(void){
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
	//make sure the receive data register is not empty
	while(!(USART2->SR & SR_RXNE));
 8000320:	bf00      	nop
 8000322:	4b07      	ldr	r3, [pc, #28]	@ (8000340 <uart2_read+0x24>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f003 0320 	and.w	r3, r3, #32
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0f9      	beq.n	8000322 <uart2_read+0x6>

	//Read data
	return USART2->DR;
 800032e:	4b04      	ldr	r3, [pc, #16]	@ (8000340 <uart2_read+0x24>)
 8000330:	685b      	ldr	r3, [r3, #4]
 8000332:	b2db      	uxtb	r3, r3
}
 8000334:	4618      	mov	r0, r3
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	40004400 	.word	0x40004400

08000344 <uart_set_baudrate>:


static void uart_set_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk, uint32_t BaudRate){
 8000344:	b480      	push	{r7}
 8000346:	b085      	sub	sp, #20
 8000348:	af00      	add	r7, sp, #0
 800034a:	60f8      	str	r0, [r7, #12]
 800034c:	60b9      	str	r1, [r7, #8]
 800034e:	607a      	str	r2, [r7, #4]
	USARTx->BRR = (PeriphClk+(BaudRate/2U))/BaudRate;
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	085a      	lsrs	r2, r3, #1
 8000354:	68bb      	ldr	r3, [r7, #8]
 8000356:	441a      	add	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	fbb2 f2f3 	udiv	r2, r2, r3
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	609a      	str	r2, [r3, #8]
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
	...

08000370 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000370:	480d      	ldr	r0, [pc, #52]	@ (80003a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000372:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000374:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000378:	480c      	ldr	r0, [pc, #48]	@ (80003ac <LoopForever+0x6>)
  ldr r1, =_edata
 800037a:	490d      	ldr	r1, [pc, #52]	@ (80003b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800037c:	4a0d      	ldr	r2, [pc, #52]	@ (80003b4 <LoopForever+0xe>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000380:	e002      	b.n	8000388 <LoopCopyDataInit>

08000382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000386:	3304      	adds	r3, #4

08000388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800038c:	d3f9      	bcc.n	8000382 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038e:	4a0a      	ldr	r2, [pc, #40]	@ (80003b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000390:	4c0a      	ldr	r4, [pc, #40]	@ (80003bc <LoopForever+0x16>)
  movs r3, #0
 8000392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000394:	e001      	b.n	800039a <LoopFillZerobss>

08000396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000398:	3204      	adds	r2, #4

0800039a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800039c:	d3fb      	bcc.n	8000396 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800039e:	f000 f811 	bl	80003c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003a2:	f7ff ff19 	bl	80001d8 <main>

080003a6 <LoopForever>:

LoopForever:
  b LoopForever
 80003a6:	e7fe      	b.n	80003a6 <LoopForever>
  ldr   r0, =_estack
 80003a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003b4:	0800042c 	.word	0x0800042c
  ldr r2, =_sbss
 80003b8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003bc:	20000020 	.word	0x20000020

080003c0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c0:	e7fe      	b.n	80003c0 <ADC_IRQHandler>
	...

080003c4 <__libc_init_array>:
 80003c4:	b570      	push	{r4, r5, r6, lr}
 80003c6:	4d0d      	ldr	r5, [pc, #52]	@ (80003fc <__libc_init_array+0x38>)
 80003c8:	4c0d      	ldr	r4, [pc, #52]	@ (8000400 <__libc_init_array+0x3c>)
 80003ca:	1b64      	subs	r4, r4, r5
 80003cc:	10a4      	asrs	r4, r4, #2
 80003ce:	2600      	movs	r6, #0
 80003d0:	42a6      	cmp	r6, r4
 80003d2:	d109      	bne.n	80003e8 <__libc_init_array+0x24>
 80003d4:	4d0b      	ldr	r5, [pc, #44]	@ (8000404 <__libc_init_array+0x40>)
 80003d6:	4c0c      	ldr	r4, [pc, #48]	@ (8000408 <__libc_init_array+0x44>)
 80003d8:	f000 f818 	bl	800040c <_init>
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	10a4      	asrs	r4, r4, #2
 80003e0:	2600      	movs	r6, #0
 80003e2:	42a6      	cmp	r6, r4
 80003e4:	d105      	bne.n	80003f2 <__libc_init_array+0x2e>
 80003e6:	bd70      	pop	{r4, r5, r6, pc}
 80003e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ec:	4798      	blx	r3
 80003ee:	3601      	adds	r6, #1
 80003f0:	e7ee      	b.n	80003d0 <__libc_init_array+0xc>
 80003f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80003f6:	4798      	blx	r3
 80003f8:	3601      	adds	r6, #1
 80003fa:	e7f2      	b.n	80003e2 <__libc_init_array+0x1e>
 80003fc:	08000424 	.word	0x08000424
 8000400:	08000424 	.word	0x08000424
 8000404:	08000424 	.word	0x08000424
 8000408:	08000428 	.word	0x08000428

0800040c <_init>:
 800040c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800040e:	bf00      	nop
 8000410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000412:	bc08      	pop	{r3}
 8000414:	469e      	mov	lr, r3
 8000416:	4770      	bx	lr

08000418 <_fini>:
 8000418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041a:	bf00      	nop
 800041c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800041e:	bc08      	pop	{r3}
 8000420:	469e      	mov	lr, r3
 8000422:	4770      	bx	lr
