// Seed: 2504559955
module module_0 (
    input uwire id_0
);
  supply0 id_2 = 1'b0, id_3 = id_0;
  assign id_2 = id_2;
  assign id_3 = 1;
  assign id_2 = -1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output logic id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5
    , id_12,
    input uwire id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input wor id_10
);
  assign id_12 = -1 >= id_4 - -1;
  always id_2 <= -1;
  parameter id_13 = "";
  module_0 modCall_1 (id_7);
  logic id_14;
  ;
  assign id_14 = id_9;
  logic id_15;
  ;
  wire id_16;
endmodule
