

/**
 * \file IfxCpu_regdef.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 * Version: TC38XA_UM_V1.5.0.R0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *                                 IMPORTANT NOTICE
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 * \defgroup IfxSfr_Cpu_Registers Cpu Registers
 * \ingroup IfxSfr
 * 
 * \defgroup IfxSfr_Cpu_Registers_Bitfields Bitfields
 * \ingroup IfxSfr_Cpu_Registers
 * 
 * \defgroup IfxSfr_Cpu_Registers_union Register unions
 * \ingroup IfxSfr_Cpu_Registers
 * 
 * \defgroup IfxSfr_Cpu_Registers_struct Memory map
 * \ingroup IfxSfr_Cpu_Registers */
#ifndef IFXCPU_REGDEF_H
#define IFXCPU_REGDEF_H 1

#include "Ifx_TypesReg.h"


/* IfxSfr_Cpu_Registers_Bitfields */
/* 地址通用寄存器(Address Register File的成员)
 * 编译器用它们承载各种指针/地址计算: 参与LD/ST(装/存)寻址、栈帧寻址、基址+偏移等 */
/* CPUx Address General Purpose Register y */
typedef struct _Ifx_CPU_A_Bits {
  Ifx_Strict_32Bit ADDR : 32;             /* [31:0] Address Register - ADDR (rw) */
} Ifx_CPU_A_Bits;

/* 中断向量表基址寄存器(BIV)
 * Vector Spacing Select. 选"每个向量条目的间距":
 *   0 ⇒ 32字节间距(主流配置, 方便32B对齐);
 *   1 ⇒ 8字节间距(更密, 但对齐/入口代码更紧张) */
/* CPUx Base Interrupt Vector Table Pointer */
typedef struct _Ifx_CPU_BIV_Bits {
  Ifx_Strict_32Bit VSS : 1;               /* [0:0] Vector Spacing Select - VSS (rw) */
  Ifx_Strict_32Bit BIV : 31;              /* [31:1] Base Address of Interrupt Vector Table - BIV (rw) */
} Ifx_CPU_BIV_Bits;

/* 下面三组寄存器(OMASK/OTAR/RABR)是CPU的"地址劫持开关"
 *   在OTAR里定义"要被覆盖的原地址窗口"(通常是PFlash/NVM的某个片段)
 *   在RABR里定义"从哪块RAM读来替代它"(LMU/DSPR/PSPR…)和是否使能
 *   在OMASK里定义"窗口大小/匹配粒度"(32B…128KB)
 * 当程序/数据访问命中这段窗口时, 硬件把访问重定向到指定的RAM, 达到在线标定/补丁的效果 */
/* 目标: 把0x8003_0000起的一段32KB PFlash数据, 覆盖到LMU 0xB000_4000的RAM. 以CPU0为例
 *   1. OMASK选32KB: 查表得OMASK = 0xC00(字段值). 写寄存器时底层会做OMASK << 5 → 写到 [16:5]
 *   2. OTAR.TBASE(原窗口基址):TBASE = 0x8003_0000 >> 5(取高23位写 [27:5])
 *   3. RABR.OBASE + OMEM(重定向目的地):
 *     OBASE = 0xB000_4000 >> 5;
 *     OMEM = 0x8(LMU选择码)
 *   4. RABR.OVEN=1(使能此块), 或改用OVCCON.CSEL0+OVSTRT成组启动;
 *   5. SCU_OVCENABLE.OVEN0=1(CPU0的总开关); 必要时做一次DCINVAL以防缓存残留影响观察 */
/* CPUx Overlay Mask Register i */
typedef struct _Ifx_CPU_BLK_OMASK_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;        /* [4:0] internal Reserved */
  Ifx_Strict_32Bit OMASK : 12;            /* [16:5] Overlay Address Mask - OMASK (rw) 匹配掩码, 决定"窗口有多大/匹配多少高位" */
  Ifx_Strict_32Bit ONE : 11;              /* [27:17] Fixed "1" Values - ONE (r) 硬件规定恒为1的位——读出来全1, 写的时候别管 */
  Ifx_Strict_32Bit reserved_28 : 4;       /* [31:28] internal Reserved */
} Ifx_CPU_BLK_OMASK_Bits;
/* CPUx Overlay Target Address Register i */
typedef struct _Ifx_CPU_BLK_OTAR_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;        /* [4:0] internal Reserved */
  Ifx_Strict_32Bit TBASE : 23;            /* [27:5] Target Base - TBASE (rw) 要覆盖的"目标原地址"的基址, 也就是你劫持的窗口起点(通常是Flash/NVM上的函数/数据段)*/
  Ifx_Strict_32Bit reserved_28 : 4;       /* [31:28] internal Reserved */
} Ifx_CPU_BLK_OTAR_Bits;
/* CPUx Redirected Address Base Register i */
typedef struct _Ifx_CPU_BLK_RABR_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;        /* [4:0] internal Reserved */
  Ifx_Strict_32Bit OBASE : 17;            /* [21:5] Overlay Block Base Address - OBASE (rw) 重定向后的基址, 也就是替代数据所在的RAM起点(LMU、某核的DSPR/PSPR等) */
  Ifx_Strict_32Bit reserved_22 : 2;       /* [23:22] internal Reserved */
  Ifx_Strict_32Bit OMEM : 4;              /* [27:24] Overlay Memory Select - OMEM (rw) 选择哪一类覆盖内存: 0h–5h: 各核DSPR/PSPR;8h:LMU;9h:EMEM;Ah:EBU(具体子集看器件). 这决定了重定向地址的高段号/可缓存属性如何拼出来 */
  Ifx_Strict_32Bit reserved_28 : 3;       /* [30:28] internal Reserved */
  Ifx_Strict_32Bit OVEN : 1;              /* [31:31] Overlay Enabled - OVEN (rwh) */
} Ifx_CPU_BLK_RABR_Bits;

/* BTV保存陷阱向量表(trap vector table)的基地址.
 * TriCore有8个"陷阱类别"(Class 0..7), 硬件在触发陷阱时, 用BTV + (TrapClass<<5)计算要跳转的入口(因为每个入口占32字节 = 8个字). 
 * 所以BTV必须32B对齐, 通常还要放到≥256B边界, 这样(Class<<5)直接OR上去不会把高位搞乱.BTV受ENDINIT保护, 改它之前要走清/置ENDINIT的流程 */
/* CPUx Base Trap Vector Table Pointer */
typedef struct _Ifx_CPU_BTV_Bits {
  Ifx_Strict_32Bit reserved_0 : 1;        /* [0:0] internal Reserved */
  Ifx_Strict_32Bit BTV : 31;              /* [31:1] Base Address of Trap Vector Table - BTV (rw) */
} Ifx_CPU_BTV_Bits;

/* CPUx CPU Clock Cycle Count */
typedef struct _Ifx_CPU_CCNT_Bits {
  Ifx_Strict_32Bit COUNTVALUE : 31;       /* [30:0] 31位累加, 随时读, 仅没计数时才许写(重置) (rwh) */
  Ifx_Strict_32Bit SOVF : 1;              /* [31:31] COUNTVALUE累加溢出时置1, 只能手动清除 (rwh) */
} Ifx_CPU_CCNT_Bits;  /* CPU时钟周期计数器        */

/* CCTRL是计数器的控制寄存器:
 *   CE(bit1)=1开始计数(同时启用CCNT、ICNT、M1/M2/M3计数), =0停止计数;
 *   CM(bit0)选择模式:Normal(一开就数)或Task(配合调试事件开始/停止, 实现"只在感兴趣的区间计数");
 *   M1/M2/M3选择三个可编程计数器在数什么(命中/未命中等, 实现相关). 启/停与可写性都受上面的规则约束 */
/* CPUx Counter Control */
typedef struct _Ifx_CPU_CCTRL_Bits {
  Ifx_Strict_32Bit CM : 1;                /* [0:0] Counter Mode - CM (rw) */
  Ifx_Strict_32Bit CE : 1;                /* [1:1] Count Enable - CE (rw) */
  Ifx_Strict_32Bit M1 : 3;                /* [4:2] M1CNT Configuration - M1 (rw) */
  Ifx_Strict_32Bit M2 : 3;                /* [7:5] M2CNT Configuration - M2 (rw) */
  Ifx_Strict_32Bit M3 : 3;                /* [10:8] M3CNT Configuration - M3 (rw) */
  Ifx_Strict_32Bit reserved_11 : 21;      /* [31:11] internal Reserved */
} Ifx_CPU_CCTRL_Bits;

/* 安全ENDINIT保护的(Safety-ENDINIT). 默认上电后处于"兼容"取向, 以便老软件也能跑; 可以按需要把兼容性关掉, 开启更严格的保护
 *   3.1 COMPAT.RM(Rounding Mode Compatibility)
 *     跟浮点舍入模式的"历史兼容"有关.TriCore早期版本有"RET指令是否恢复舍入模式"的差异; 手册说明可以通过COMPAT的位来选择是否采用旧行为(即对舍入模式的恢复策略保持兼容).RM=1(或相应设置)= 兼容旧核; 清掉则采用新行为(通常由PSW.RM完全决定,RFE/RFM恢复,RET不改)
 *     现代AUTOSAR/编译器默认都用Round-to-nearest(PSW.RM=00). 如果你不需要"历史兼容", 保持 非兼容模式即可, 避免不可预期的浮点差异
 *   3.2 COMPAT.SP(Safety Protection Mode Compatibility)
 *     控制CPU_SYSCON是否受Safety-ENDINIT保护. 很多TC3xx的勘误都明确: 上电/内核复位后,CPU_SYSCON[31:1] 默认并不受Safety-ENDINIT保护(为了兼容早期器件), 要让它受保护, 必须把COMPAT.SP置为"关闭兼容"(即清SP, 启用保护). 这点常被忽略
 *     1. 系统化上电: 清Safety-ENDINIT → 修改COMPAT.SP(关闭兼容、启用保护)→ 置Safety-ENDINIT
 *     2. 最好只让一个主核统一做这件事, 避免多核抢写安全看门狗导致的竞态;Infineon工程师也建议由CPU0完成 */
/* CPUx Compatibility Control Register */
typedef struct _Ifx_CPU_COMPAT_Bits {
  Ifx_Strict_32Bit reserved_0 : 3;        /* [2:0] internal Reserved */
  Ifx_Strict_32Bit RM : 1;                /* [3:3] Rounding Mode Compatibility - RM (rw) */
  Ifx_Strict_32Bit SP : 1;                /* [4:4] SYSCON Safety Protection Mode Compatibility - SP (rw) */
  Ifx_Strict_32Bit reserved_5 : 27;       /* [31:5] internal Reserved */
} Ifx_CPU_COMPAT_Bits;

/* 当前核编号(只读). 常见值0、1、2、3(不同器件核数不同) */
/* CPUx Core Identification Register */
typedef struct _Ifx_CPU_CORE_ID_Bits {
  Ifx_Strict_32Bit CORE_ID : 3;           /* [2:0] Core Identification Number - CORE_ID (r) */
  Ifx_Strict_32Bit reserved_3 : 29;       /* [31:3] internal Reserved */
} Ifx_CPU_CORE_ID_Bits;

/* LOWBND[31:5] / UPPBND[31:5]: 这两个寄存器成对出现, 定义某个"代码保护范围y"的下边界/上边界
 * 对齐/粒度: 低5位保留 → 地址以32字节为粒度(这也是把 [4:0]挖空的原因). 写入时相当于把地址右移5位存进去
 * 到底保护什么: 
 *   这是"能不能从这个地址段取指(execute)"的边框; 真正的开关在CPXE
 *   当某个范围被禁执行而代码跳进去执行, 就会抛MPX trap(Memory Protection eXecute)
 *   手册把读/写/执行三类保护分别对应MPR/MPW/MPX三种陷阱 */
/* CPUx Code Protection Range y Lower Bound Register */
typedef struct _Ifx_CPU_CPR_L_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;        /* [4:0] internal Reserved */
  Ifx_Strict_32Bit LOWBND : 27;           /* [31:5] CPRy Lower Boundary Address - LOWBND (rw) */
} Ifx_CPU_CPR_L_Bits;
/* CPUx Code Protection Range y Upper Bound Register */
typedef struct _Ifx_CPU_CPR_U_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;        /* [4:0] internal Reserved */
  Ifx_Strict_32Bit UPPBND : 27;           /* [31:5] CPR0_m Upper Boundary Address - UPPBND (rw) */
} Ifx_CPU_CPR_U_Bits;

/* MOD[31:16]: 模块标识号("我是哪一类TriCore内核")
 * MOD_32B[15:8]: 标识该模块使用32位模块ID编码(通常读到0xC0)
 * MOD_REV[7:0]: 内核修订号 */
/* CPUx Identification Register TC1.6.2P */
typedef struct _Ifx_CPU_CPU_ID_Bits {
  Ifx_Strict_32Bit MOD_REV : 8;           /* [7:0] Revision Number - MOD_REV (r) */
  Ifx_Strict_32Bit MOD_32B : 8;           /* [15:8] 32-Bit Module Enable - MOD_32B (r) */
  Ifx_Strict_32Bit MOD : 16;              /* [31:16] Module Identification Number - MOD (r) */
} Ifx_CPU_CPU_ID_Bits;

/* XE[n]: 执行许可开关, 按位映射到"代码保护范围y"(多少位=多少范围, 由器件实现决定)
 * XE[n]=1 → 允许在"CPR_y_L..CPR_y_U"内取指;XE[n]=0 → 禁止取指(命中会MPX trap). 这就是"画边界(CPR)+ 开/关(CPXE)"的二段式设计
 * 常见用法:
 *   上电早期先把RAM全禁执行(所有RAM段对应XE清零);
 *   配好"允许执行的极少数窗"(如PFlash程序段、某个受控的RAM Patch窗口)再置位对应XE;
 *   切换运行阶段(诊断/升级/量产)时, 只需要改CPXE位图, 不必改边界 */
typedef struct _Ifx_CPU_CPXE_Bits {
  Ifx_Strict_32Bit XE_N : 10;             /* [9:0] Execute Enable Range select - XE[n] (rw) */
  Ifx_Strict_32Bit reserved_10 : 22;      /* [31:10] internal Reserved */
} Ifx_CPU_CPXE_Bits;

/* EVTA[2:0](事件动作): 触发时要干什么: Disabled / None / Halt / Breakpoint Trap / Breakpoint Interrupt[0..3] / Pulse BRKOUT. 是否带BRKOUT要看BOD(见下). 这套动作与其它事件寄存器(EXEVT/SWEVT/TRxEVT)一致
 * BBM[3](Break-Before-Make):
 *   BBM=1:"先断再执行"——命中的那条指令不执行, 直接停在命中位;
 *   BBM=0:"先执行再断"(BAM)——命中那条先跑完, 再停在下一条
 * BOD[4](BreakOut Disable): 关掉对外的BRKOUT指示, 不让外部调试工具/探针看见(内部动作仍可执行)
 * SUSP[5](Suspend-Out状态): 事件触发时Suspend-Out输出成什么电平;DBGSR的SUSP/PREVSUSP也会随之更新
 * CNT[7:6](性能计数器联动): 任务模式下控制性能计数器:00=不变/ 01=Start / 10=Stop / 11=Toggle. 常用: 用两个事件给开始/结束打拍子, 最后读CCNT/MxCNT
 * 工程用法: 想测某段代码的精确周期, 把起点事件CNT=Start、终点事件EVTA=Halt或CNT=Stop, 配合CCNT读取就行(工具链也有"性能计数器任务模式"的向导) */
/* CPUx Core Register Access Event */
typedef struct _Ifx_CPU_CREVT_Bits {
  Ifx_Strict_32Bit EVTA : 3;              /* [2:0] Event Associated - EVTA (rw) */
  Ifx_Strict_32Bit BBM : 1;               /* [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw) */
  Ifx_Strict_32Bit BOD : 1;               /* [4:4] Breakout Disable - BOD (rw) */
  Ifx_Strict_32Bit SUSP : 1;              /* [5:5] CDC Suspend-Out Signal State - SUSP (rw) */
  Ifx_Strict_32Bit CNT : 2;               /* [7:6] Counter - CNT (rw) */
  Ifx_Strict_32Bit reserved_8 : 24;       /* [31:8] internal Reserved */
} Ifx_CPU_CREVT_Bits;

/* CID[2:0]: 只读, 识别客户/项目型态, 不同家族/步进映射略有不同;
 * 在TC36x的CPU子系统表里能看到CPUx_CUS_ID的寄存器列. 应用代码通常不依赖它做逻辑, 更多用于产线/调试打印 */
/* CPUx Customer ID register */
typedef struct _Ifx_CPU_CUS_ID_Bits {
  Ifx_Strict_32Bit CID : 3;               /* [2:0] Customer ID - CID (r) */
  Ifx_Strict_32Bit reserved_3 : 29;       /* [31:3] internal Reserved */
} Ifx_CPU_CUS_ID_Bits;

/* DATA[31:0]: 对应D0..D15的内容
 * 调试器/工具可通过SFR空间读写这些镜像地址; 正常代码还是用指令级的D寄存器
 * 常识:A11=返回地址、D15常被用来放陷阱号TIN(配合KBA调试陷阱很快) */
/* CPUx Data General Purpose Register y */
typedef struct _Ifx_CPU_D_Bits {
  Ifx_Strict_32Bit DATA : 32;             /* [31:0] Data Register - DATA (rw) */
} Ifx_CPU_D_Bits;

/* SBE[3]:Store Bus Error. 一次写导致的总线错, 但错误后来才上报(不是同步在这条指令上)
 * CWE[9]:Cache Writeback Error. 数据cache回写时在系统总线上挂了(注意: 回写地址与触发miss的访问地址不一定同一个)
 * CFE[10]:Cache Flush Error. 执行cachea.* 等管理指令刷写时出错(总线侧)
 * SOE[14]:Store Overlay Error. 做存储覆盖/重定向类操作时的异常(与overlay机制相关)
 * 这些都归类到DAE(数据访问"异步"错误), 处理路径走Trap Class 6/DAE, 官方文档特别强调"实现相关寄存器可进一步细化来源", 实际项目里就读DATR/DEADD等寄存器定位
 * 调试贴士: 碰到"写回/刷写错误"时, 先排cache coherency问题(调试器直写内存不会更新CPU cache), 像Lauterbach/TRACE32的建议: 打开MAPCACHE、必要时自动dsync, 避免"内存改了、cache还旧"的错判 */
/* CPUx Data Asynchronous Trap Register */
typedef struct _Ifx_CPU_DATR_Bits {
  Ifx_Strict_32Bit reserved_0 : 3;        /* [2:0] internal Reserved */
  Ifx_Strict_32Bit SBE : 1;               /* [3:3] Store Bus Error - SBE (rwh) */
  Ifx_Strict_32Bit reserved_4 : 5;        /* [8:4] internal Reserved */
  Ifx_Strict_32Bit CWE : 1;               /* [9:9] Cache Writeback Error - CWE (rwh) */
  Ifx_Strict_32Bit CFE : 1;               /* [10:10] Cache Flush Error - CFE (rwh) */
  Ifx_Strict_32Bit reserved_11 : 3;       /* [13:11] internal Reserved */
  Ifx_Strict_32Bit SOE : 1;               /* [14:14] Store Overlay Error - SOE (rwh) */
  Ifx_Strict_32Bit reserved_15 : 1;       /* [15:15] internal Reserved */
  Ifx_Strict_32Bit reserved_16 : 16;      /* [31:16] internal Reserved */
} Ifx_CPU_DATR_Bits;

/* DE: 调试功能使能(只读)
 * HALT[2:1]:Halt请求/状态; 进入Halt时, 取指停止. 与BBM/BAM配合:
 *   BBM=1: 命中那条指令也被取消, 停在命中指令;
 *   BBM=0: 命中指令执行完, 停在下一条
 * SIH:Suspend-in Halt状态(只读)
 * SUSP / PREVSUSP: 当前/上一次Suspend-Out; 由触发事件寄存器的SUSP/EVTA更新. 你也可以软件写DBGSR.SUSP改输出电平(不会连带更新PREVSUSP)
 * PEVT: 有事件"挂起"
 * EVTSRC[12:8]: 事件来源(EXEVT/CREVT/SWEVT/TRxEVT中哪个) */
/* CPUx Debug Status Register */
typedef struct _Ifx_CPU_DBGSR_Bits {
  Ifx_Strict_32Bit DE : 1;                /* [0:0] Debug Enable - DE (rh) */
  Ifx_Strict_32Bit HALT : 2;              /* [2:1] CPU Halt Request / Status Field - HALT (rwh) */
  Ifx_Strict_32Bit SIH : 1;               /* [3:3] Suspend-in Halt - SIH (rh) */
  Ifx_Strict_32Bit SUSP : 1;              /* [4:4] Current State of the Core Suspend-Out Signal - SUSP (rwh) */
  Ifx_Strict_32Bit reserved_5 : 1;        /* [5:5] internal Reserved */
  Ifx_Strict_32Bit PREVSUSP : 1;          /* [6:6] Previous State of Core Suspend-Out Signal - PREVSUSP (rh) */
  Ifx_Strict_32Bit PEVT : 1;              /* [7:7] Posted Event - PEVT (rwh) */
  Ifx_Strict_32Bit EVTSRC : 5;            /* [12:8] Event Source - EVTSRC (rh) */
  Ifx_Strict_32Bit reserved_13 : 19;      /* [31:13] internal Reserved */
} Ifx_CPU_DBGSR_Bits;

/* DTA:Debug Trap Active.=1表示"断点陷阱已激活、暂时不能再取新的断点陷阱";
 * 取断点陷阱前必须DTA==0;
 * 断点陷阱被触发后, 硬件置DTA=1, 等你在陷阱里手动清零或用RFM返回
 * 复位后默认DTA=1, 所以上电若要用断点陷阱, 先清DTA */
/* CPUx Debug Trap Control Register */
typedef struct _Ifx_CPU_DBGTCR_Bits {
  Ifx_Strict_32Bit DTA : 1;               /* [0:0] Debug Trap Active Bit - DTA (rwh) */
  Ifx_Strict_32Bit reserved_1 : 31;       /* [31:1] internal Reserved */
} Ifx_CPU_DBGTCR_Bits;

/* CPUx Data Memory Control Register */
typedef struct _Ifx_CPU_DCON0_Bits {
  Ifx_Strict_32Bit reserved_0 : 1;        /* [0:0] internal Reserved */
  Ifx_Strict_32Bit DCBYP : 1;             /* [1:1] 置1, 所有"可缓存地址"的访问被强制miss      , (rw) */
  Ifx_Strict_32Bit reserved_2 : 30;       /* [31:2] internal Reserved */
} Ifx_CPU_DCON0_Bits;

/* DCACHE_SZE / DSCRATCH_SZE: 报告数据cache容量与数据scratch(DSPR/PSPR)大小等实现特征;
 * TriCore架构明确DCON0/1/2的内容实现相关, 所以具体位宽/编码要看你这颗核的实现手册/系列UM. 
 * 用途: 启动日志打印、调试工具识别当前核的cache/RAM配置 */
/* CPUx Data Control Register 2 */
typedef struct _Ifx_CPU_DCON2_Bits {
  Ifx_Strict_32Bit DCACHE_SZE : 16;       /* [15:0] Data Cache Size - DCACHE_SZE (r) */
  Ifx_Strict_32Bit DSCRATCH_SZE : 16;     /* [31:16] Data Scratch Size - DSCRATCH_SZE (r) */
} Ifx_CPU_DCON2_Bits;

/* CPUx Debug Context Save Area Pointer */
typedef struct _Ifx_CPU_DCX_Bits {
  Ifx_Strict_32Bit reserved_0 : 6;        /* [5:0] internal Reserved */
  Ifx_Strict_32Bit DCXVALUE : 26;         /* [31:6] Debug Context Save Area Pointer - DCXValue (rw) */
} Ifx_CPU_DCX_Bits;

/* CPUx Data Error Address Register */
typedef struct _Ifx_CPU_DEADD_Bits {
  Ifx_Strict_32Bit ERROR_ADDRESS : 32;    /* [31:0] Error Address - ERROR_ADDRESS (rh) */
} Ifx_CPU_DEADD_Bits;

/* CPUx Data Integrity Error Address Register */
typedef struct _Ifx_CPU_DIEAR_Bits {
  Ifx_Strict_32Bit TA : 32;               /* [31:0] Transaction Address - TA (rh) */
} Ifx_CPU_DIEAR_Bits;

/* CPUx Data Integrity Error Trap Register */
typedef struct _Ifx_CPU_DIETR_Bits {
  Ifx_Strict_32Bit IED : 1;               /* [0:0] Integrity Error Detected - IED (rwh) */
  Ifx_Strict_32Bit IE_T : 1;              /* [1:1] Integrity Error - Tag Memory - IE_T (rh) */
  Ifx_Strict_32Bit IE_C : 1;              /* [2:2] Integrity Error - Cache Memory - IE_C (rh) */
  Ifx_Strict_32Bit IE_S : 1;              /* [3:3] Integrity Error - Scratchpad Memory - IE_S (rh) */
  Ifx_Strict_32Bit IE_BI : 1;             /* [4:4] Integrity Error - Bus Interface - IE_BI (rh) */
  Ifx_Strict_32Bit E_INFO : 6;            /* [10:5] Error Information - E_INFO (rh) */
  Ifx_Strict_32Bit IE_UNC : 1;            /* [11:11] Dual Bit Error Detected - IE_UNC (rh) */
  Ifx_Strict_32Bit IE_SP : 1;             /* [12:12] Safety Protection Error Detected - IE_SP (rh) */
  Ifx_Strict_32Bit IE_BS : 1;             /* [13:13] Bus Slave Access Indicator - IE_BS (rh) */
  Ifx_Strict_32Bit IE_DLMU : 1;           /* [14:14] Integrity Error - DLMU - IE_DLMU (rh) */
  Ifx_Strict_32Bit IE_LPB : 1;            /* [15:15] Integrity Error - Local Pflash Bank - IE_LPB (rh) */
  Ifx_Strict_32Bit IE_MTMV : 1;           /* [16:16] Memory Test Mode Violation detected - IE_MTMV (rh) */
  Ifx_Strict_32Bit reserved_17 : 15;      /* [31:17] internal Reserved */
} Ifx_CPU_DIETR_Bits;

/* 别把DLMU和LMU/SPR混了:
 *   SPR(PSPR/DSPR)是CPU本地的程序/数据scratch-pad;
 *   DLMU也是本地数据RAM, 但属于DLMU从设备;
 *   LMU则是片上共享SRAM外设, 有各自的寄存器与保护配置 */

/* 这是AURIX的ACCEN(Access ENable)总线访问保护机制: 按Master TAG开白名单, 决定谁能读/写这块DLMU区域
 * Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits: 给CPUx的DLMU(Data Local Memory Unit, 本地数据RAM)里某个受保护"区域i"配置读权限白名单(Master TAG 0–31). 位=1允许读, 位=0禁止读
 * Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits: 同一"区域i"的写权限白名单(Master TAG 0–31). 位=1允许写, 位=0禁止写
 * DLMU是TC3xx的本地数据SRAM, 在本地视图下单周期访问, 适合放栈/上下文/高速缓存等关键数据; 也能通过全局地址从SRI总线被别的主机访问. 对这类"核心本地内存", 安全项目里最怕被外核/DMA/外设乱读乱写, 所以用SPROT+ACCEN精准白名单化 */
/* CPUx Safety Protection Region DLMU Read Access Enable Register Ai */
typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits {
  Ifx_Strict_32Bit EN0 : 1;                            /* [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
  Ifx_Strict_32Bit EN1 : 1;                            /* [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
  Ifx_Strict_32Bit EN2 : 1;                            /* [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
  Ifx_Strict_32Bit EN3 : 1;                            /* [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
  Ifx_Strict_32Bit EN4 : 1;                            /* [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
  Ifx_Strict_32Bit EN5 : 1;                            /* [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
  Ifx_Strict_32Bit EN6 : 1;                            /* [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
  Ifx_Strict_32Bit EN7 : 1;                            /* [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
  Ifx_Strict_32Bit EN8 : 1;                            /* [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
  Ifx_Strict_32Bit EN9 : 1;                            /* [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
  Ifx_Strict_32Bit EN10 : 1;                           /* [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
  Ifx_Strict_32Bit EN11 : 1;                           /* [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
  Ifx_Strict_32Bit EN12 : 1;                           /* [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
  Ifx_Strict_32Bit EN13 : 1;                           /* [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
  Ifx_Strict_32Bit EN14 : 1;                           /* [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
  Ifx_Strict_32Bit EN15 : 1;                           /* [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
  Ifx_Strict_32Bit EN16 : 1;                           /* [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
  Ifx_Strict_32Bit EN17 : 1;                           /* [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
  Ifx_Strict_32Bit EN18 : 1;                           /* [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
  Ifx_Strict_32Bit EN19 : 1;                           /* [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
  Ifx_Strict_32Bit EN20 : 1;                           /* [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
  Ifx_Strict_32Bit EN21 : 1;                           /* [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
  Ifx_Strict_32Bit EN22 : 1;                           /* [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
  Ifx_Strict_32Bit EN23 : 1;                           /* [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
  Ifx_Strict_32Bit EN24 : 1;                           /* [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
  Ifx_Strict_32Bit EN25 : 1;                           /* [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
  Ifx_Strict_32Bit EN26 : 1;                           /* [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
  Ifx_Strict_32Bit EN27 : 1;                           /* [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
  Ifx_Strict_32Bit EN28 : 1;                           /* [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
  Ifx_Strict_32Bit EN29 : 1;                           /* [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
  Ifx_Strict_32Bit EN30 : 1;                           /* [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
  Ifx_Strict_32Bit EN31 : 1;                           /* [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits;
/* CPUx Safety Protection Region DLMU Write Access Enable Register Ai */
typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits {
  Ifx_Strict_32Bit EN0 : 1;                            /* [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
  Ifx_Strict_32Bit EN1 : 1;                            /* [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
  Ifx_Strict_32Bit EN2 : 1;                            /* [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
  Ifx_Strict_32Bit EN3 : 1;                            /* [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
  Ifx_Strict_32Bit EN4 : 1;                            /* [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
  Ifx_Strict_32Bit EN5 : 1;                            /* [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
  Ifx_Strict_32Bit EN6 : 1;                            /* [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
  Ifx_Strict_32Bit EN7 : 1;                            /* [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
  Ifx_Strict_32Bit EN8 : 1;                            /* [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
  Ifx_Strict_32Bit EN9 : 1;                            /* [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
  Ifx_Strict_32Bit EN10 : 1;                           /* [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
  Ifx_Strict_32Bit EN11 : 1;                           /* [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
  Ifx_Strict_32Bit EN12 : 1;                           /* [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
  Ifx_Strict_32Bit EN13 : 1;                           /* [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
  Ifx_Strict_32Bit EN14 : 1;                           /* [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
  Ifx_Strict_32Bit EN15 : 1;                           /* [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
  Ifx_Strict_32Bit EN16 : 1;                           /* [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
  Ifx_Strict_32Bit EN17 : 1;                           /* [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
  Ifx_Strict_32Bit EN18 : 1;                           /* [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
  Ifx_Strict_32Bit EN19 : 1;                           /* [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
  Ifx_Strict_32Bit EN20 : 1;                           /* [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
  Ifx_Strict_32Bit EN21 : 1;                           /* [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
  Ifx_Strict_32Bit EN22 : 1;                           /* [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
  Ifx_Strict_32Bit EN23 : 1;                           /* [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
  Ifx_Strict_32Bit EN24 : 1;                           /* [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
  Ifx_Strict_32Bit EN25 : 1;                           /* [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
  Ifx_Strict_32Bit EN26 : 1;                           /* [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
  Ifx_Strict_32Bit EN27 : 1;                           /* [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
  Ifx_Strict_32Bit EN28 : 1;                           /* [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
  Ifx_Strict_32Bit EN29 : 1;                           /* [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
  Ifx_Strict_32Bit EN30 : 1;                           /* [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
  Ifx_Strict_32Bit EN31 : 1;                           /* [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits;
/* CPUx Safety Protection Region DLMU Read Access Enable Register Bi */
typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits {
  Ifx_Strict_32Bit EN32 : 1;                           /* [0:0] Access Enable for Master TAG ID 32 - EN32 (rw) */
  Ifx_Strict_32Bit EN33 : 1;                           /* [1:1] Access Enable for Master TAG ID 33 - EN33 (rw) */
  Ifx_Strict_32Bit EN34 : 1;                           /* [2:2] Access Enable for Master TAG ID 34 - EN34 (rw) */
  Ifx_Strict_32Bit EN35 : 1;                           /* [3:3] Access Enable for Master TAG ID 35 - EN35 (rw) */
  Ifx_Strict_32Bit EN36 : 1;                           /* [4:4] Access Enable for Master TAG ID 36 - EN36 (rw) */
  Ifx_Strict_32Bit EN37 : 1;                           /* [5:5] Access Enable for Master TAG ID 37 - EN37 (rw) */
  Ifx_Strict_32Bit EN38 : 1;                           /* [6:6] Access Enable for Master TAG ID 38 - EN38 (rw) */
  Ifx_Strict_32Bit EN39 : 1;                           /* [7:7] Access Enable for Master TAG ID 39 - EN39 (rw) */
  Ifx_Strict_32Bit EN40 : 1;                           /* [8:8] Access Enable for Master TAG ID 40 - EN40 (rw) */
  Ifx_Strict_32Bit EN41 : 1;                           /* [9:9] Access Enable for Master TAG ID 41 - EN41 (rw) */
  Ifx_Strict_32Bit EN42 : 1;                           /* [10:10] Access Enable for Master TAG ID 42 - EN42 (rw) */
  Ifx_Strict_32Bit EN43 : 1;                           /* [11:11] Access Enable for Master TAG ID 43 - EN43 (rw) */
  Ifx_Strict_32Bit EN44 : 1;                           /* [12:12] Access Enable for Master TAG ID 44 - EN44 (rw) */
  Ifx_Strict_32Bit EN45 : 1;                           /* [13:13] Access Enable for Master TAG ID 45 - EN45 (rw) */
  Ifx_Strict_32Bit EN46 : 1;                           /* [14:14] Access Enable for Master TAG ID 46 - EN46 (rw) */
  Ifx_Strict_32Bit EN47 : 1;                           /* [15:15] Access Enable for Master TAG ID 47 - EN47 (rw) */
  Ifx_Strict_32Bit EN48 : 1;                           /* [16:16] Access Enable for Master TAG ID 48 - EN48 (rw) */
  Ifx_Strict_32Bit EN49 : 1;                           /* [17:17] Access Enable for Master TAG ID 49 - EN49 (rw) */
  Ifx_Strict_32Bit EN50 : 1;                           /* [18:18] Access Enable for Master TAG ID 50 - EN50 (rw) */
  Ifx_Strict_32Bit EN51 : 1;                           /* [19:19] Access Enable for Master TAG ID 51 - EN51 (rw) */
  Ifx_Strict_32Bit EN52 : 1;                           /* [20:20] Access Enable for Master TAG ID 52 - EN52 (rw) */
  Ifx_Strict_32Bit EN53 : 1;                           /* [21:21] Access Enable for Master TAG ID 53 - EN53 (rw) */
  Ifx_Strict_32Bit EN54 : 1;                           /* [22:22] Access Enable for Master TAG ID 54 - EN54 (rw) */
  Ifx_Strict_32Bit EN55 : 1;                           /* [23:23] Access Enable for Master TAG ID 55 - EN55 (rw) */
  Ifx_Strict_32Bit EN56 : 1;                           /* [24:24] Access Enable for Master TAG ID 56 - EN56 (rw) */
  Ifx_Strict_32Bit EN57 : 1;                           /* [25:25] Access Enable for Master TAG ID 57 - EN57 (rw) */
  Ifx_Strict_32Bit EN58 : 1;                           /* [26:26] Access Enable for Master TAG ID 58 - EN58 (rw) */
  Ifx_Strict_32Bit EN59 : 1;                           /* [27:27] Access Enable for Master TAG ID 59 - EN59 (rw) */
  Ifx_Strict_32Bit EN60 : 1;                           /* [28:28] Access Enable for Master TAG ID 60 - EN60 (rw) */
  Ifx_Strict_32Bit EN61 : 1;                           /* [29:29] Access Enable for Master TAG ID 61 - EN61 (rw) */
  Ifx_Strict_32Bit EN62 : 1;                           /* [30:30] Access Enable for Master TAG ID 62 - EN62 (rw) */
  Ifx_Strict_32Bit EN63 : 1;                           /* [31:31] Access Enable for Master TAG ID 63 - EN63 (rw) */
} Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits;
/* CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits {
  Ifx_Strict_32Bit EN32 : 1;                           /* [0:0] Access Enable for Master TAG ID 32 - EN32 (rw) */
  Ifx_Strict_32Bit EN33 : 1;                           /* [1:1] Access Enable for Master TAG ID 33 - EN33 (rw) */
  Ifx_Strict_32Bit EN34 : 1;                           /* [2:2] Access Enable for Master TAG ID 34 - EN34 (rw) */
  Ifx_Strict_32Bit EN35 : 1;                           /* [3:3] Access Enable for Master TAG ID 35 - EN35 (rw) */
  Ifx_Strict_32Bit EN36 : 1;                           /* [4:4] Access Enable for Master TAG ID 36 - EN36 (rw) */
  Ifx_Strict_32Bit EN37 : 1;                           /* [5:5] Access Enable for Master TAG ID 37 - EN37 (rw) */
  Ifx_Strict_32Bit EN38 : 1;                           /* [6:6] Access Enable for Master TAG ID 38 - EN38 (rw) */
  Ifx_Strict_32Bit EN39 : 1;                           /* [7:7] Access Enable for Master TAG ID 39 - EN39 (rw) */
  Ifx_Strict_32Bit EN40 : 1;                           /* [8:8] Access Enable for Master TAG ID 40 - EN40 (rw) */
  Ifx_Strict_32Bit EN41 : 1;                           /* [9:9] Access Enable for Master TAG ID 41 - EN41 (rw) */
  Ifx_Strict_32Bit EN42 : 1;                           /* [10:10] Access Enable for Master TAG ID 42 - EN42 (rw) */
  Ifx_Strict_32Bit EN43 : 1;                           /* [11:11] Access Enable for Master TAG ID 43 - EN43 (rw) */
  Ifx_Strict_32Bit EN44 : 1;                           /* [12:12] Access Enable for Master TAG ID 44 - EN44 (rw) */
  Ifx_Strict_32Bit EN45 : 1;                           /* [13:13] Access Enable for Master TAG ID 45 - EN45 (rw) */
  Ifx_Strict_32Bit EN46 : 1;                           /* [14:14] Access Enable for Master TAG ID 46 - EN46 (rw) */
  Ifx_Strict_32Bit EN47 : 1;                           /* [15:15] Access Enable for Master TAG ID 47 - EN47 (rw) */
  Ifx_Strict_32Bit EN48 : 1;                           /* [16:16] Access Enable for Master TAG ID 48 - EN48 (rw) */
  Ifx_Strict_32Bit EN49 : 1;                           /* [17:17] Access Enable for Master TAG ID 49 - EN49 (rw) */
  Ifx_Strict_32Bit EN50 : 1;                           /* [18:18] Access Enable for Master TAG ID 50 - EN50 (rw) */
  Ifx_Strict_32Bit EN51 : 1;                           /* [19:19] Access Enable for Master TAG ID 51 - EN51 (rw) */
  Ifx_Strict_32Bit EN52 : 1;                           /* [20:20] Access Enable for Master TAG ID 52 - EN52 (rw) */
  Ifx_Strict_32Bit EN53 : 1;                           /* [21:21] Access Enable for Master TAG ID 53 - EN53 (rw) */
  Ifx_Strict_32Bit EN54 : 1;                           /* [22:22] Access Enable for Master TAG ID 54 - EN54 (rw) */
  Ifx_Strict_32Bit EN55 : 1;                           /* [23:23] Access Enable for Master TAG ID 55 - EN55 (rw) */
  Ifx_Strict_32Bit EN56 : 1;                           /* [24:24] Access Enable for Master TAG ID 56 - EN56 (rw) */
  Ifx_Strict_32Bit EN57 : 1;                           /* [25:25] Access Enable for Master TAG ID 57 - EN57 (rw) */
  Ifx_Strict_32Bit EN58 : 1;                           /* [26:26] Access Enable for Master TAG ID 58 - EN58 (rw) */
  Ifx_Strict_32Bit EN59 : 1;                           /* [27:27] Access Enable for Master TAG ID 59 - EN59 (rw) */
  Ifx_Strict_32Bit EN60 : 1;                           /* [28:28] Access Enable for Master TAG ID 60 - EN60 (rw) */
  Ifx_Strict_32Bit EN61 : 1;                           /* [29:29] Access Enable for Master TAG ID 61 - EN61 (rw) */
  Ifx_Strict_32Bit EN62 : 1;                           /* [30:30] Access Enable for Master TAG ID 62 - EN62 (rw) */
  Ifx_Strict_32Bit EN63 : 1;                           /* [31:31] Access Enable for Master TAG ID 63 - EN63 (rw) */
} Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits;

/* CPUx Safety Protection DLMU Region Lower Address Register i */
typedef struct _Ifx_CPU_DLMU_SPROT_RGNLA_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;               /* [4:0] internal Reserved */
  Ifx_Strict_32Bit ADDR : 27;                    /* [31:5] Region Lower Address - ADDR (rw) */
} Ifx_CPU_DLMU_SPROT_RGNLA_Bits;

/* CPUx Safety protection DLMU Region Upper Address Register i */
typedef struct _Ifx_CPU_DLMU_SPROT_RGNUA_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;               /* [4:0] internal Reserved */
  Ifx_Strict_32Bit ADDR : 27;                    /* [31:5] Region Upper Address - ADDR (rw) */
} Ifx_CPU_DLMU_SPROT_RGNUA_Bits;

/* CPUx Debug Monitor Start Address */
typedef struct _Ifx_CPU_DMS_Bits {
  Ifx_Strict_32Bit reserved_0 : 1;               /* [0:0] internal Reserved */
  Ifx_Strict_32Bit DMSVALUE : 31;                /* [31:1] Debug Monitor Start Address - DMSValue (rw) */
} Ifx_CPU_DMS_Bits;

/*  */
typedef struct _Ifx_CPU_DPRE_Bits {
  Ifx_Strict_32Bit RE_N : 18;                    /* [17:0] Read Enable Range Select - RE[n] (rw) */
  Ifx_Strict_32Bit reserved_18 : 14;             /* [31:18] internal Reserved */
} Ifx_CPU_DPRE_Bits;

/* CPUx Data Protection Range y, Lower Bound Register */
typedef struct _Ifx_CPU_DPR_L_Bits {
  Ifx_Strict_32Bit reserved_0 : 3;               /* [2:0] internal Reserved */
  Ifx_Strict_32Bit LOWBND : 29;                  /* [31:3] DPRy Lower Boundary Address - LOWBND (rw) */
} Ifx_CPU_DPR_L_Bits;

/* CPUx Data Protection Range y, Upper Bound Register */
typedef struct _Ifx_CPU_DPR_U_Bits {
  Ifx_Strict_32Bit reserved_0 : 3;               /* [2:0] internal Reserved */
  Ifx_Strict_32Bit UPPBND : 29;                  /* [31:3] DPRy Upper Boundary Address - UPPBND (rw) */
} Ifx_CPU_DPR_U_Bits;

/*  */
typedef struct _Ifx_CPU_DPWE_Bits {
  Ifx_Strict_32Bit WE_N : 18;                    /* [17:0] Write Enable Range Select - WE[n] (rw) */
  Ifx_Strict_32Bit reserved_18 : 14;             /* [31:18] internal Reserved */
} Ifx_CPU_DPWE_Bits;

/* CPUx Data Synchronous Trap Register */
typedef struct _Ifx_CPU_DSTR_Bits {
  Ifx_Strict_32Bit SRE : 1;                   /* [0:0] Scratch Range Error - SRE (rwh) */
  Ifx_Strict_32Bit GAE : 1;                   /* [1:1] Global Address Error - GAE (rwh) */
  Ifx_Strict_32Bit LBE : 1;                   /* [2:2] Load Bus Error - LBE (rwh) */
  Ifx_Strict_32Bit DRE : 1;                   /* [3:3] Local DLMU Range Error - DRE (rwh) */
  Ifx_Strict_32Bit reserved_4 : 2;            /* [5:4] internal Reserved */
  Ifx_Strict_32Bit CRE : 1;                   /* [6:6] Cache Refill Error - CRE (rwh) */
  Ifx_Strict_32Bit reserved_7 : 7;            /* [13:7] internal Reserved */
  Ifx_Strict_32Bit DTME : 1;                  /* [14:14] DTAG MSIST Error - DTME (rwh) */
  Ifx_Strict_32Bit LOE : 1;                   /* [15:15] Load Overlay Error - LOE (rwh) */
  Ifx_Strict_32Bit SDE : 1;                   /* [16:16] Segment Difference Error - SDE (rwh) */
  Ifx_Strict_32Bit SCE : 1;                   /* [17:17] Segment Crossing Error - SCE (rwh) */
  Ifx_Strict_32Bit CAC : 1;                   /* [18:18] CSFR Access Error - CAC (rwh) */
  Ifx_Strict_32Bit MPE : 1;                   /* [19:19] Memory Protection Error - MPE (rwh) */
  Ifx_Strict_32Bit CLE : 1;                   /* [20:20] Context Location Error - CLE (rwh) */
  Ifx_Strict_32Bit reserved_21 : 3;           /* [23:21] internal Reserved */
  Ifx_Strict_32Bit ALN : 1;                   /* [24:24] Alignment Error - ALN (rwh) */
  Ifx_Strict_32Bit reserved_25 : 7;           /* [31:25] internal Reserved */
} Ifx_CPU_DSTR_Bits;

/* CPUx External Event Register */
typedef struct _Ifx_CPU_EXEVT_Bits {
  Ifx_Strict_32Bit EVTA : 3;                  /* [2:0] Event Associated - EVTA (rw) */
  Ifx_Strict_32Bit BBM : 1;                   /* [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw) */
  Ifx_Strict_32Bit BOD : 1;                   /* [4:4] Breakout Disable - BOD (rw) */
  Ifx_Strict_32Bit SUSP : 1;                  /* [5:5] CDC Suspend-Out Signal State - SUSP (rw) */
  Ifx_Strict_32Bit CNT : 2;                   /* [7:6] Counter - CNT (rw) */
  Ifx_Strict_32Bit reserved_8 : 24;           /* [31:8] internal Reserved */
} Ifx_CPU_EXEVT_Bits;

/* CPUx Free CSA List Head Pointer */
typedef struct _Ifx_CPU_FCX_Bits {
  Ifx_Strict_32Bit FCXO : 16;                 /* [15:0] FCX Offset Address Field - FCXO (rwh) */
  Ifx_Strict_32Bit FCXS : 4;                  /* [19:16] FCX Segment Address Field - FCXS (rwh) */
  Ifx_Strict_32Bit reserved_20 : 12;          /* [31:20] internal Reserved */
} Ifx_CPU_FCX_Bits;

/* CPUx Flash Configuration Register 0 */
/* 哪个"主机"(本核、别的核、DMA、HSM等)能用几条高速通道去抓取指令/数据, 由FLASHCON0.TAG1..TAG4分配, 不受"代码放在哪个Bank"影响 */
/* 保留本核的固定FPB, 再从TAG1..TAG4给本核分1–2条, 剩下的再考虑分给远端主机, 避免本核被"饿死" */
typedef struct _Ifx_CPU_FLASHCON0_Bits {
  Ifx_Strict_32Bit TAG1 : 6;                  /* [5:0] Flash Prefetch Buffer 1 Configuration (rw) */
  Ifx_Strict_32Bit reserved_6 : 2;            /* [7:6] internal Reserved */
  Ifx_Strict_32Bit TAG2 : 6;                  /* [13:8] Flash Prefetch Buffer 2 Configuration (rw) */
  Ifx_Strict_32Bit reserved_14 : 2;           /* [15:14] internal Reserved */
  Ifx_Strict_32Bit TAG3 : 6;                  /* [21:16] Flash Prefetch Buffer 3 Configuration (rw) */
  Ifx_Strict_32Bit reserved_22 : 2;           /* [23:22] internal Reserved */
  Ifx_Strict_32Bit TAG4 : 6;                  /* [29:24] Flash Prefetch Buffer 4 Configuration (rw) */
  Ifx_Strict_32Bit reserved_30 : 2;           /* [31:30] internal Reserved */
} Ifx_CPU_FLASHCON0_Bits;

/* CPUx Flash Configuration Register 1 */
/* CPUx_FLASHCON1只有两个有用位——STALL和MASKUECC
 * STALL决定读到忙碌中的PFlash Bank(正在擦写/编程)的行为:
 *  STALL=1:CPU的读会被挂起(stall),SRI总线不报错, 等Busy清除后再完成读
 *  STALL=0: 立刻报总线错误(触发Trap), 不给等
 * MASKUECC[1:0]决定不可纠正ECC错误(UECC)的处理:
 *  缺省配置会对PFlash的UECC触发总线错误/Trap(常见于"读到全擦除页"时, 因为PFlash的"全0数据 + 全0 ECC"在TC3xx是非法组合)
 *  将MASKUECC置为"屏蔽UECC报告"的值, 会不再触发ECC Trap, 从而允许在某些阶段读取处于"擦除态/故意注入错误"的PFlash区域而不中断执行 */
typedef struct _Ifx_CPU_FLASHCON1_Bits {
  Ifx_Strict_32Bit STALL : 1;                 /* [0:0] Stall Bus Request (rw) */
  Ifx_Strict_32Bit reserved_1 : 15;           /* [15:1] internal Reserved */
  Ifx_Strict_32Bit MASKUECC : 2;              /* [17:16] Mask PFLASH Uncorrectable ECC Bit Error (rw) */
  Ifx_Strict_32Bit reserved_18 : 6;           /* [23:18] internal Reserved */
  Ifx_Strict_32Bit reserved_24 : 2;           /* [25:24] internal Reserved */
  Ifx_Strict_32Bit reserved_26 : 6;           /* [31:26] internal Reserved */
} Ifx_CPU_FLASHCON1_Bits;

/* CPUx Flash Configuration Register 2 */
/* RECDIS: 控制是否记录各种ECC事件的地址缓冲(SBAB/DBAB/MBAB/ZBAB)
 * ECCCORDIS: 控制是否关闭PFlash读时的ECC更正
 * HMARGIN: 选择硬裕量读的门限, 用来加严读条件做诊断/工测, 平时别碰
 * MSEL: 选择Margin Read的模式/来源(和HMARGIN一起定义读门限方案).(推荐: 常规/缺省; 只在产线/失效分析时切换.)
 * ECCSCLR: 清除ECC状态寄存器(比如更正过/未更正错误的标志位), 典型流程是读—记日志—清
 * SBAB: 单比特已更正错误地址簿;
 * DBAB: 双比特错误地址簿;
 * MBAB: 多比特(不可更正)地址簿(通常一次满就触发报警/动作);
 * ZBAB: 特定"零位"类事件的地址簿(器件文档里有定义) */
typedef struct _Ifx_CPU_FLASHCON2_Bits {
  Ifx_Strict_32Bit RECDIS : 2;                /* [1:0] Address Buffer Recording Disable (rw) */
  Ifx_Strict_32Bit ECCCORDIS : 2;             /* [3:2] ECC Correction Disable - ECCCORDIS (rw) */
  Ifx_Strict_32Bit reserved_4 : 4;            /* [7:4] internal Reserved */
  Ifx_Strict_32Bit HMARGIN : 2;               /* [9:8] Hard Margin Selection (rw) */
  Ifx_Strict_32Bit MSEL : 2;                  /* [11:10] Margin Read Selection (rw) */
  Ifx_Strict_32Bit reserved_12 : 4;           /* [15:12] internal Reserved */
  Ifx_Strict_32Bit ECCSCLR : 2;               /* [17:16] Clear ECC Status Register (w) */
  Ifx_Strict_32Bit reserved_18 : 6;           /* [23:18] internal Reserved */
  Ifx_Strict_32Bit SBABCLR : 2;               /* [25:24] Clear SBAB Record Registers (w) */
  Ifx_Strict_32Bit DBABCLR : 2;               /* [27:26] Clear DBAB Record Registers (w) */
  Ifx_Strict_32Bit MBABCLR : 2;               /* [29:28] Clear MBAB Record Registers (w) */
  Ifx_Strict_32Bit ZBABCLR : 2;               /* [31:30] Clear ZBAB Record Registers - ZBABCLR (w) */
} Ifx_CPU_FLASHCON2_Bits;

/* CPUx Flash Configuration Register 3 */
/* FLASHCON3 = "把各种Flash/ECC/EDC故障(含地址簿条目与控制面错误)人工造出来"的按钮面板
 * 量产运行不要常态置位任何*ERRINJ, 这会制造假故障、干扰可靠性评估
 * 对"已擦除页的读取"本就可能触发ECC异常(擦除态vsECC码不匹配), 这类现象可以通过FLASHCON1/2的配置在受控条件下观察与屏蔽, 别把它和主动注入混为一谈
 * 注入"不可更正"(如DBER/MBAB)通常会触发强反应(FSP/复位); 做台架实验前确保外设断言、供电与调试口都在安全范围内 */
typedef struct _Ifx_CPU_FLASHCON3_Bits {
  Ifx_Strict_32Bit ECCERRINJ : 1;             /* [0:0] ECC Error Injection (rw) */
  Ifx_Strict_32Bit EDCERRINJ : 1;             /* [1:1] EDC Error Injection (rw) */
  Ifx_Strict_32Bit SBABERRINJ : 1;            /* [2:2] Corrected Single Bits Address Buffer (SBAB) Error Injection (rw) */
  Ifx_Strict_32Bit DBABERRINJ : 1;            /* [3:3] Corrected Double Bits Address Buffer (DBAB) Error Injection (rw) */
  Ifx_Strict_32Bit MBABERRINJ : 1;            /* [4:4] Uncorrected Multi Bit Address Buffer (MBAB) Error Injection (rw) */
  Ifx_Strict_32Bit ZBABERRINJ : 1;            /* [5:5] Uncorrected All Zeros Bits Address Buffer (ZBAB) Error Injection (rw) */
  Ifx_Strict_32Bit SBERERRINJ : 1;            /* [6:6] Single Bit Error (SBER) Injection (rw) */
  Ifx_Strict_32Bit DBERERRINJ : 1;            /* [7:7] Double Bit Error (DBER) Injection (rw) */
  Ifx_Strict_32Bit NVMCERRINJ : 1;            /* [8:8] NVM Configuration (NVMCER) Injection (rw) */
  Ifx_Strict_32Bit FLCONERRINJ : 1;           /* [9:9] Flashcon Error (FLCONER) Injection (rw) */
  Ifx_Strict_32Bit reserved_10 : 22;          /* [31:10] internal Reserved */
} Ifx_CPU_FLASHCON3_Bits;

/* CPUx Flash Configuration Register 4 */
/* 把该CPU到本地PFlash Bank(LPB:Local Program Flash Bank)的"直通快车道"关掉, 然后CPU读本地PFlash不再走本地直连, 而是改走SRI互联的普通路径, 时序和访问特性就跟"非本地银行"一致了
 * 启用SOTA时应禁用CPU的本地PFlash快路径, 否则两个Bank之间会有性能差异; 如需完全一致, 连预取都要禁用 */
typedef struct _Ifx_CPU_FLASHCON4_Bits {
  Ifx_Strict_32Bit DDIS : 1;                  /* [0:0] Disable direct LPB access (rw) */
  Ifx_Strict_32Bit reserved_1 : 31;           /* [31:1] internal Reserved */
} Ifx_CPU_FLASHCON4_Bits;

/* CPUx Trap Control Register */
typedef struct _Ifx_CPU_FPU_TRAP_CON_Bits {
  Ifx_Strict_32Bit TST : 1;                   /* [0:0] Trap Status - TST (rh) */
  Ifx_Strict_32Bit TCL : 1;                   /* [1:1] Trap Clear - TCL (w) */
  Ifx_Strict_32Bit reserved_2 : 6;            /* [7:2] internal Reserved */
  Ifx_Strict_32Bit RM : 2;                    /* [9:8] Captured Rounding Mode - RM (rh) */
  Ifx_Strict_32Bit reserved_10 : 8;           /* [17:10] internal Reserved */
  Ifx_Strict_32Bit FXE : 1;                   /* [18:18] FX Trap Enable - FXE (rw) */
  Ifx_Strict_32Bit FUE : 1;                   /* [19:19] FU Trap Enable - FUE (rw) */
  Ifx_Strict_32Bit FZE : 1;                   /* [20:20] FZ Trap Enable - FZE (rw) */
  Ifx_Strict_32Bit FVE : 1;                   /* [21:21] FV Trap Enable - FVE (rw) */
  Ifx_Strict_32Bit FIE : 1;                   /* [22:22] FI Trap Enable - FIE (rw) */
  Ifx_Strict_32Bit reserved_23 : 3;           /* [25:23] internal Reserved */
  Ifx_Strict_32Bit FX : 1;                    /* [26:26] Captured FX - FX (rh) */
  Ifx_Strict_32Bit FU : 1;                    /* [27:27] Captured FU - FU (rh) */
  Ifx_Strict_32Bit FZ : 1;                    /* [28:28] Captured FZ - FZ (rh) */
  Ifx_Strict_32Bit FV : 1;                    /* [29:29] Captured FV - FV (rh) */
  Ifx_Strict_32Bit FI : 1;                    /* [30:30] Captured FI - FI (rh) */
  Ifx_Strict_32Bit reserved_31 : 1;           /* [31:31] internal Reserved */
} Ifx_CPU_FPU_TRAP_CON_Bits;

/* CPUx Trapping Instruction Opcode Register */
typedef struct _Ifx_CPU_FPU_TRAP_OPC_Bits {
  Ifx_Strict_32Bit OPC : 8;                   /* [7:0] Captured Opcode - OPC (rh) */
  Ifx_Strict_32Bit FMT : 1;                   /* [8:8] Captured Instruction Format - FMT (rh) */
  Ifx_Strict_32Bit reserved_9 : 7;            /* [15:9] internal Reserved */
  Ifx_Strict_32Bit DREG : 4;                  /* [19:16] Captured Destination Register - DREG (rh) */
  Ifx_Strict_32Bit reserved_20 : 12;          /* [31:20] internal Reserved */
} Ifx_CPU_FPU_TRAP_OPC_Bits;

/* CPUx Trapping Instruction Program Counter Register */
typedef struct _Ifx_CPU_FPU_TRAP_PC_Bits {
  Ifx_Strict_32Bit PC : 32;                   /* [31:0] Captured Program Counter - PC (rh) */
} Ifx_CPU_FPU_TRAP_PC_Bits;

/* CPUx Trapping Instruction Operand Register */
typedef struct _Ifx_CPU_FPU_TRAP_SRC1_Bits {
  Ifx_Strict_32Bit SRC1 : 32;                 /* [31:0] Captured SRC1 Operand - SRC1 (rh) */
} Ifx_CPU_FPU_TRAP_SRC1_Bits;

/* CPUx Trapping Instruction Operand Register */
typedef struct _Ifx_CPU_FPU_TRAP_SRC2_Bits {
  Ifx_Strict_32Bit SRC2 : 32;                 /* [31:0] Captured SRC2 Operand - SRC2 (rh) */
} Ifx_CPU_FPU_TRAP_SRC2_Bits;

/* CPUx Trapping Instruction Operand Register */
typedef struct _Ifx_CPU_FPU_TRAP_SRC3_Bits {
  Ifx_Strict_32Bit SRC3 : 32;                 /* [31:0] Captured SRC3 Operand - SRC3 (rh) */
} Ifx_CPU_FPU_TRAP_SRC3_Bits;


/* 平均每条指令执行周期: CPI ≈ CCNT/ICNT */
/* CPUx Instruction Count */
typedef struct _Ifx_CPU_ICNT_Bits {
  Ifx_Strict_32Bit COUNTVALUE : 31;           /* [30:0] 指令条数计数, 包括NOP (rwh) */
  Ifx_Strict_32Bit SOVF : 1;                  /* [31:31] 计数器已经溢出至少一次 (rwh) */
} Ifx_CPU_ICNT_Bits;  /* 当前核从开始计数以来, 一共执行指令条数 */

/* CPUx Interrupt Control Register */
typedef struct _Ifx_CPU_ICR_Bits {
  Ifx_Strict_32Bit CCPN : 8;                  /* [7:0] Current CPU Priority Number - CCPN (rwh) */
  Ifx_Strict_32Bit reserved_8 : 7;            /* [14:8] internal Reserved */
  Ifx_Strict_32Bit IE : 1;                    /* [15:15] Global Interrupt Enable Bit - IE (rwh) */
  Ifx_Strict_32Bit PIPN : 8;                  /* [23:16] Pending Interrupt Priority Number - PIPN (rh) */
  Ifx_Strict_32Bit reserved_24 : 8;           /* [31:24] internal Reserved */
} Ifx_CPU_ICR_Bits;

/* CPUx Interrupt Stack Pointer */
typedef struct _Ifx_CPU_ISP_Bits {
  Ifx_Strict_32Bit ISP : 32;                  /* [31:0] Interrupt Stack Pointer - ISP (rw) */
} Ifx_CPU_ISP_Bits;

/* CPUx  Reset Register 0 */
/* CPUx内核复位寄存器
 * rwh = read/write, hardware-modified(可写, 但会被硬件自动改回/置位), rh = read, hardware-set(只读, 由硬件置位/清除)
 * RST: 复位请求位
 * RSTSTAT: 复位状态. 指示该内核/模块已经执行过一次内核复位. 复位完成后由硬件置位; 需要后续用KRSTCLR.CLR=1清除, 否则一直保持"复位过"的痕迹 */
typedef struct _Ifx_CPU_KRST0_Bits {
  Ifx_Strict_32Bit RST : 1;                   /* [0:0] Kernel Reset - RST (rwh) */
  Ifx_Strict_32Bit RSTSTAT : 2;               /* [2:1] Kernel Reset Status - RSTSTAT (rh) */
  Ifx_Strict_32Bit reserved_3 : 29;           /* [31:3] internal Reserved */
} Ifx_CPU_KRST0_Bits;

/* CPUx  Reset Register 1 */
/* RST[0](rwh): 和KRST0的RST是成对的第二把"确认钥匙". 只有KRST0.RST=1且KRST1.RST=1时, 才会真正触发内核/模块复位. 复位执行后同样被硬件清回0 */
typedef struct _Ifx_CPU_KRST1_Bits {
  Ifx_Strict_32Bit RST : 1;                   /* [0:0] Kernel Reset - RST (rwh) */
  Ifx_Strict_32Bit reserved_1 : 31;           /* [31:1] internal Reserved */
} Ifx_CPU_KRST1_Bits;

/* CPUx Reset Clear Register */
/* 1. 解保护(EndInit关闭) → 这些寄存器受保护, 必须在受控窗口内写
 * 2. 双钥匙触发复位:
 *   KRST0.B.RST = 1;
 *   KRST1.B.RST = 1;
 *   只有两把钥匙都写1才真正触发Kernel Reset, 写完后硬件会把这两个RST位清回0
 * 3. 等待复位完成: 轮询KRST0.B.RSTSTAT(硬件只读位), 看到它被置位, 表示这个内核/模块已经完成一次Kernel Reset. 有的驱动示例在此处再等待若干总线周期再继续访问寄存器
 * 4. 清"复位已发生"标志:
 *   KRSTCLR.B.CLR = 1;
 *   把RSTSTAT的"复位发生过"清零. 许多参考实现(例如以太网MAC驱动)都会在最后执行这句:MODULE_GETH.KRSTCLR.B.CLR = 1;
 * 5. 恢复保护(EndInit打开) */
typedef struct _Ifx_CPU_KRSTCLR_Bits {
  Ifx_Strict_32Bit CLR : 1;                   /* [0:0] Kernel Reset Status Clear - CLR (w) */
  Ifx_Strict_32Bit reserved_1 : 31;           /* [31:1] internal Reserved */
} Ifx_CPU_KRSTCLR_Bits;

/* CPUx Free CSA List Limit Pointer */
typedef struct _Ifx_CPU_LCX_Bits {
  Ifx_Strict_32Bit LCXO : 16;                 /* [15:0] LCX Offset Field - LCXO (rw) */
  Ifx_Strict_32Bit LCXS : 4;                  /* [19:16] LCX Segment Address - LCXS (rw) */
  Ifx_Strict_32Bit reserved_20 : 12;          /* [31:20] internal Reserved */
} Ifx_CPU_LCX_Bits;

/* 给CPU的LPB区域(Local P-Flash Bank, 本地程序闪存银行)的"读权限白名单"按Master TAG ID开/关.A组管TAG 0–31,B组管TAG 32–63; 位=1允许读, 位=0禁止读
 * 在AURIX语境里,LPB指本地程序闪存银行(Local P-Flash Bank): 每个CPU有一条"直连快路径"读自己本地的PFlash(也可被关闭以获得A/B SWAP一致性). 因此LPB_SPROT就是"给这块本地PFlash的访问保护"
 * Master TAG ID ↔ 发起主机(CPUx、DMA、HSSL、GETH…)的映射在用户手册附录/总线章节的"bus-specific address maps / master list"里; 不同单元可能有多个TAG(如安全/非安全、不同端口). 配置前务必查表
 * 做A/B SWAP/SOTA时, 常见做法是关闭CPU的LPB直通(CPUx_FLASHCON4.DDIS=1), 让两边银行走同一条SRI路径以获得一致性; 同时用LPB_SPROT把读/写白名单收紧. 二者组合更利于可重复性与安全分析 */
/* CPUx Safety Protection Region LPB Read Access Enable Register A */
typedef struct _Ifx_CPU_LPB_SPROT_ACCENA_R_Bits {
  Ifx_Strict_32Bit EN0 : 1;                        /* [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
  Ifx_Strict_32Bit EN1 : 1;                        /* [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
  Ifx_Strict_32Bit EN2 : 1;                        /* [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
  Ifx_Strict_32Bit EN3 : 1;                        /* [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
  Ifx_Strict_32Bit EN4 : 1;                        /* [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
  Ifx_Strict_32Bit EN5 : 1;                        /* [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
  Ifx_Strict_32Bit EN6 : 1;                        /* [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
  Ifx_Strict_32Bit EN7 : 1;                        /* [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
  Ifx_Strict_32Bit EN8 : 1;                        /* [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
  Ifx_Strict_32Bit EN9 : 1;                        /* [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
  Ifx_Strict_32Bit EN10 : 1;                       /* [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
  Ifx_Strict_32Bit EN11 : 1;                       /* [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
  Ifx_Strict_32Bit EN12 : 1;                       /* [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
  Ifx_Strict_32Bit EN13 : 1;                       /* [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
  Ifx_Strict_32Bit EN14 : 1;                       /* [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
  Ifx_Strict_32Bit EN15 : 1;                       /* [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
  Ifx_Strict_32Bit EN16 : 1;                       /* [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
  Ifx_Strict_32Bit EN17 : 1;                       /* [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
  Ifx_Strict_32Bit EN18 : 1;                       /* [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
  Ifx_Strict_32Bit EN19 : 1;                       /* [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
  Ifx_Strict_32Bit EN20 : 1;                       /* [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
  Ifx_Strict_32Bit EN21 : 1;                       /* [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
  Ifx_Strict_32Bit EN22 : 1;                       /* [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
  Ifx_Strict_32Bit EN23 : 1;                       /* [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
  Ifx_Strict_32Bit EN24 : 1;                       /* [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
  Ifx_Strict_32Bit EN25 : 1;                       /* [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
  Ifx_Strict_32Bit EN26 : 1;                       /* [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
  Ifx_Strict_32Bit EN27 : 1;                       /* [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
  Ifx_Strict_32Bit EN28 : 1;                       /* [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
  Ifx_Strict_32Bit EN29 : 1;                       /* [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
  Ifx_Strict_32Bit EN30 : 1;                       /* [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
  Ifx_Strict_32Bit EN31 : 1;                       /* [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CPU_LPB_SPROT_ACCENA_R_Bits;
/* CPUx Safety Protection Region LPB Read Access Enable Register B */
typedef struct _Ifx_CPU_LPB_SPROT_ACCENB_R_Bits {
  Ifx_Strict_32Bit EN32 : 1;                       /* [0:0] Access Enable for Master TAG ID 32 - EN32 (rw) */
  Ifx_Strict_32Bit EN33 : 1;                       /* [1:1] Access Enable for Master TAG ID 33 - EN33 (rw) */
  Ifx_Strict_32Bit EN34 : 1;                       /* [2:2] Access Enable for Master TAG ID 34 - EN34 (rw) */
  Ifx_Strict_32Bit EN35 : 1;                       /* [3:3] Access Enable for Master TAG ID 35 - EN35 (rw) */
  Ifx_Strict_32Bit EN36 : 1;                       /* [4:4] Access Enable for Master TAG ID 36 - EN36 (rw) */
  Ifx_Strict_32Bit EN37 : 1;                       /* [5:5] Access Enable for Master TAG ID 37 - EN37 (rw) */
  Ifx_Strict_32Bit EN38 : 1;                       /* [6:6] Access Enable for Master TAG ID 38 - EN38 (rw) */
  Ifx_Strict_32Bit EN39 : 1;                       /* [7:7] Access Enable for Master TAG ID 39 - EN39 (rw) */
  Ifx_Strict_32Bit EN40 : 1;                       /* [8:8] Access Enable for Master TAG ID 40 - EN40 (rw) */
  Ifx_Strict_32Bit EN41 : 1;                       /* [9:9] Access Enable for Master TAG ID 41 - EN41 (rw) */
  Ifx_Strict_32Bit EN42 : 1;                       /* [10:10] Access Enable for Master TAG ID 42 - EN42 (rw) */
  Ifx_Strict_32Bit EN43 : 1;                       /* [11:11] Access Enable for Master TAG ID 43 - EN43 (rw) */
  Ifx_Strict_32Bit EN44 : 1;                       /* [12:12] Access Enable for Master TAG ID 44 - EN44 (rw) */
  Ifx_Strict_32Bit EN45 : 1;                       /* [13:13] Access Enable for Master TAG ID 45 - EN45 (rw) */
  Ifx_Strict_32Bit EN46 : 1;                       /* [14:14] Access Enable for Master TAG ID 46 - EN46 (rw) */
  Ifx_Strict_32Bit EN47 : 1;                       /* [15:15] Access Enable for Master TAG ID 47 - EN47 (rw) */
  Ifx_Strict_32Bit EN48 : 1;                       /* [16:16] Access Enable for Master TAG ID 48 - EN48 (rw) */
  Ifx_Strict_32Bit EN49 : 1;                       /* [17:17] Access Enable for Master TAG ID 49 - EN49 (rw) */
  Ifx_Strict_32Bit EN50 : 1;                       /* [18:18] Access Enable for Master TAG ID 50 - EN50 (rw) */
  Ifx_Strict_32Bit EN51 : 1;                       /* [19:19] Access Enable for Master TAG ID 51 - EN51 (rw) */
  Ifx_Strict_32Bit EN52 : 1;                       /* [20:20] Access Enable for Master TAG ID 52 - EN52 (rw) */
  Ifx_Strict_32Bit EN53 : 1;                       /* [21:21] Access Enable for Master TAG ID 53 - EN53 (rw) */
  Ifx_Strict_32Bit EN54 : 1;                       /* [22:22] Access Enable for Master TAG ID 54 - EN54 (rw) */
  Ifx_Strict_32Bit EN55 : 1;                       /* [23:23] Access Enable for Master TAG ID 55 - EN55 (rw) */
  Ifx_Strict_32Bit EN56 : 1;                       /* [24:24] Access Enable for Master TAG ID 56 - EN56 (rw) */
  Ifx_Strict_32Bit EN57 : 1;                       /* [25:25] Access Enable for Master TAG ID 57 - EN57 (rw) */
  Ifx_Strict_32Bit EN58 : 1;                       /* [26:26] Access Enable for Master TAG ID 58 - EN58 (rw) */
  Ifx_Strict_32Bit EN59 : 1;                       /* [27:27] Access Enable for Master TAG ID 59 - EN59 (rw) */
  Ifx_Strict_32Bit EN60 : 1;                       /* [28:28] Access Enable for Master TAG ID 60 - EN60 (rw) */
  Ifx_Strict_32Bit EN61 : 1;                       /* [29:29] Access Enable for Master TAG ID 61 - EN61 (rw) */
  Ifx_Strict_32Bit EN62 : 1;                       /* [30:30] Access Enable for Master TAG ID 62 - EN62 (rw) */
  Ifx_Strict_32Bit EN63 : 1;                       /* [31:31] Access Enable for Master TAG ID 63 - EN63 (rw) */
} Ifx_CPU_LPB_SPROT_ACCENB_R_Bits;

/* CPU里自带的3个"可编程计数器"的寄存器视图
 * TriCore每个CPU核有一套性能计数器:
 *   CCNT: CPU时钟周期数
 *   ICNT: 执行指令数
 *   M1CNT/M2CNT/M3CNT: Multi-Count计数器1/2/3, 可以按配置去数不同的事件
 * 在CCTRL(Counter Control Register)里选:
 *   M1这路数什么: 比如I-Cache Hit、D-Cache Hit…
 *   M2这路数什么: I-Cache Miss、D-Cache Clean Miss…
 *   M3这路数什么: D-Cache Dirty Miss…(具体组合见架构手册的CCTRL. M1/M2/M3描述)
 * 然后CE=1打开计数, 它们开始"默默加一"——完全在硬件里干活, 对程序几乎没有时序影响 */
/* CPUx Multi-Count Register 1 */
typedef struct _Ifx_CPU_M1CNT_Bits {
  Ifx_Strict_32Bit COUNTVALUE : 31;    /* [30:0] Count Value - CountValue (rwh) */
  Ifx_Strict_32Bit SOVF : 1;           /* [31:31] Sticky Overflow Bit - SOvf (rwh) */
} Ifx_CPU_M1CNT_Bits;
/* CPUx Multi-Count Register 2 */
typedef struct _Ifx_CPU_M2CNT_Bits {
  Ifx_Strict_32Bit COUNTVALUE : 31;    /* [30:0] Count Value - CountValue (rwh) */
  Ifx_Strict_32Bit SOVF : 1;           /* [31:31] Sticky Overflow Bit - SOvf (rwh) */
} Ifx_CPU_M2CNT_Bits;
/* CPUx Multi-Count Register 3 */
typedef struct _Ifx_CPU_M3CNT_Bits {
  Ifx_Strict_32Bit COUNTVALUE : 31;    /* [30:0] Count Value - CountValue (rwh) */
  Ifx_Strict_32Bit SOVF : 1;           /* [31:31] Sticky Overflow Bit - SOvf (rwh) */
} Ifx_CPU_M3CNT_Bits;

/* CPUx  Overlay Range Select Register */
typedef struct _Ifx_CPU_OSEL_Bits {
  Ifx_Strict_32Bit SHOVEN_X : 32;      /* [31:0] Shadow Overlay Enable - SHOVEN[x] (rw) */
} Ifx_CPU_OSEL_Bits;

/* CPUx Program Counter */
typedef struct _Ifx_CPU_PC_Bits {
  Ifx_Strict_32Bit reserved_0 : 1;     /* [0:0] internal Reserved */
  Ifx_Strict_32Bit PC : 31;            /* [31:1] Program Counter - PC (rwh) */
} Ifx_CPU_PC_Bits;

/* 没I-Cache: 每次干活要一颗螺丝都得去仓库取; 有I-Cache: 先在工位旁的"小零件盒"里找, 有便直取, 没有才去仓库取, 顺带多拿一些放"小零件盒"
 * 让绝大多数取指都不用再碰Flash
 * 清Cache必要: 代码更新/覆盖/Overlay替换, Cache里可能还留着旧指令副本, 需要有PCINV这类Invalidate(无效化)操作
 * 旁路Cache必要: 有些情况宁愿牺牲性能, 也要时间可预测, 用PCBYP=1: 别用指令Cache, 要'慢但稳', 所有指令访问都直接打到Flash/PSPR/L2, 不走Cache
 * 指令Cache(I-Cache): 只缓存"要执行的代码"(指令), 不缓存数据;
 * 数据Cache(D-Cache): 缓存读写的数据(变量、数组等); */
/* CPUx Program Control 0 */
typedef struct _Ifx_CPU_PCON0_Bits {
  Ifx_Strict_32Bit reserved_0 : 1;     /* [0:0] internal Reserved */
  Ifx_Strict_32Bit PCBYP : 1;          /* [1:1] I-Cache旁路开关, 调试/做"最坏时序"分析, 或极端追求时序可预测性, 或定位Cache相关Bug时才开启 (rw) */
  Ifx_Strict_32Bit reserved_2 : 30;    /* [31:2] internal Reserved */
} Ifx_CPU_PCON0_Bits;
/* CPUx Program Control 1 */
typedef struct _Ifx_CPU_PCON1_Bits {
  Ifx_Strict_32Bit PCINV : 1;          /* [0:0] 清I-Cache, 改了代码本体, 或换了Overlay映射, 或调试/上线前做一次"干净启动"才启用 (rw) */
  Ifx_Strict_32Bit PBINV : 1;          /* [1:1] 清Program Buffer/预取缓冲, 和PCINV一起配合使用 (rw) */
  Ifx_Strict_32Bit reserved_2 : 30;    /* [31:2] internal Reserved */
} Ifx_CPU_PCON1_Bits;
/* CPUx Program Control 2 */
typedef struct _Ifx_CPU_PCON2_Bits {
  Ifx_Strict_32Bit PCACHE_SZE : 16;    /* [15:0] 查询这个核的I-Cache容量(以KB为单位) (r) */
  Ifx_Strict_32Bit PSCRATCH_SZE : 16;  /* [31:16] 查询这个核的Program Scratchpad大小(PSPR容量), 同样是KB (r) */
} Ifx_CPU_PCON2_Bits;

/* CPUx Previous Context Information Register */
typedef struct _Ifx_CPU_PCXI_Bits {
  Ifx_Strict_32Bit PCXO : 16;          /* [15:0] Previous Context Pointer Offset Field - PCXO (rwh) */
  Ifx_Strict_32Bit PCXS : 4;           /* [19:16] Previous Context Pointer Segment Address - PCXS (rwh) */
  Ifx_Strict_32Bit UL : 1;             /* [20:20] Upper or Lower Context Tag - UL (rwh) */
  Ifx_Strict_32Bit PIE : 1;            /* [21:21] Previous Interrupt Enable - PIE (rwh) */
  Ifx_Strict_32Bit PCPN : 8;           /* [29:22] Previous CPU Priority Number - PCPN (rwh) */
  Ifx_Strict_32Bit reserved_30 : 2;    /* [31:30] internal Reserved */
} Ifx_CPU_PCXI_Bits;

/* CPUx Program Integrity Error Address Register */
typedef struct _Ifx_CPU_PIEAR_Bits {
  Ifx_Strict_32Bit TA : 32;            /* [31:0] Transaction Address - TA (rh) */
} Ifx_CPU_PIEAR_Bits;

/* CPUx Program Integrity Error Trap Register */
typedef struct _Ifx_CPU_PIETR_Bits {
  Ifx_Strict_32Bit IED : 1;            /* [0:0] Integrity Error Detected - IED (rwh) */
  Ifx_Strict_32Bit IE_T : 1;           /* [1:1] Integrity Error - TAG Memory - IE_T (rh) */
  Ifx_Strict_32Bit IE_C : 1;           /* [2:2] Integrity Error - Cache Memory - IE_C (rh) */
  Ifx_Strict_32Bit IE_S : 1;           /* [3:3] Integrity Error - Scratchpad Memory - IE_S (rh) */
  Ifx_Strict_32Bit IE_BI : 1;          /* [4:4] Integrity Error - Bus Interface - IE_BI (rh) */
  Ifx_Strict_32Bit E_INFO : 6;         /* [10:5] Error Information - E_INFO (rh) */
  Ifx_Strict_32Bit IE_UNC : 1;         /* [11:11] Integrity Error - Uncorrectable Error Detected - IE_UNC (rh) */
  Ifx_Strict_32Bit IE_SP : 1;          /* [12:12] Safety Protection Error Detected - IE_SP (rh) */
  Ifx_Strict_32Bit IE_BS : 1;          /* [13:13] Bus Slave Access Indicator - IE_BS (rh) */
  Ifx_Strict_32Bit IE_ADDR : 1;        /* [14:14] Address Phase error detected at SRI slave interface - IE_ADDR (rh) */
  Ifx_Strict_32Bit IE_LPB : 1;         /* [15:15] Integrity Error - Local Pflash bank - IE_LPB (rh) */
  Ifx_Strict_32Bit IE_MTMV : 1;        /* [16:16] Memory Test Mode Violation detected - IE_MTMV (rh) */
  Ifx_Strict_32Bit reserved_17 : 15;   /* [31:17] internal Reserved */
} Ifx_CPU_PIETR_Bits;

/* CPUx Data Access CacheabilityRegister */
typedef struct _Ifx_CPU_PMA0_Bits {
  Ifx_Strict_32Bit DAC : 16;           /* [15:0] Data Access Cacheability Segments FHto 0H - DAC (rw) */
  Ifx_Strict_32Bit reserved_16 : 16;   /* [31:16] internal Reserved */
} Ifx_CPU_PMA0_Bits;

/* CPUx Code Access CacheabilityRegister */
typedef struct _Ifx_CPU_PMA1_Bits {
  Ifx_Strict_32Bit CAC : 16;           /* [15:0] Code Access Cacheability Segments FH-0H - CAC (rw) */
  Ifx_Strict_32Bit reserved_16 : 16;   /* [31:16] internal Reserved */
} Ifx_CPU_PMA1_Bits;

/* CPUx  Peripheral Space Identifier register */
typedef struct _Ifx_CPU_PMA2_Bits {
  Ifx_Strict_32Bit PSI : 16;           /* [15:0] Peripheral Space Identifier Segments FH-0H - PSI (r) */
  Ifx_Strict_32Bit reserved_16 : 16;   /* [31:16] internal Reserved */
} Ifx_CPU_PMA2_Bits;

/* CPUx Program Synchronous Trap Register */
typedef struct _Ifx_CPU_PSTR_Bits {
  Ifx_Strict_32Bit FRE : 1;            /* [0:0] Fetch Range Error - FRE (rwh) */
  Ifx_Strict_32Bit reserved_1 : 1;     /* [1:1] internal Reserved */
  Ifx_Strict_32Bit FBE : 1;            /* [2:2] Fetch Bus Error - FBE (rwh) */
  Ifx_Strict_32Bit reserved_3 : 9;     /* [11:3] internal Reserved */
  Ifx_Strict_32Bit FPE : 1;            /* [12:12] Fetch Peripheral Error - FPE (rwh) */
  Ifx_Strict_32Bit reserved_13 : 1;    /* [13:13] internal Reserved */
  Ifx_Strict_32Bit FME : 1;            /* [14:14] Fetch MSIST Error - FME (rwh) */
  Ifx_Strict_32Bit reserved_15 : 17;   /* [31:15] internal Reserved */
} Ifx_CPU_PSTR_Bits;

/* CPUx Program Status Word */
typedef struct _Ifx_CPU_PSW_Bits {
  Ifx_Strict_32Bit CDC : 7;            /* [6:0] Call Depth Counter - CDC (rwh) */
  Ifx_Strict_32Bit CDE : 1;            /* [7:7] Call Depth Count Enable - CDE (rwh) */
  Ifx_Strict_32Bit GW : 1;             /* [8:8] Global Address Register Write Permission - GW (rwh) */
  Ifx_Strict_32Bit IS : 1;             /* [9:9] Interrupt Stack Control - IS (rwh) */
  Ifx_Strict_32Bit IO : 2;             /* [11:10] Access Privilege Level Control (I/O Privilege) - IO (rwh) */
  Ifx_Strict_32Bit PRS : 2;            /* [13:12] Protection Register Set - PRS (rwh) */
  Ifx_Strict_32Bit S : 1;              /* [14:14] Safe Task Identifier - S (rwh) */
  Ifx_Strict_32Bit PRS2 : 1;           /* [15:15] Protection Register Set MSB - PRS2 (rwh) */
  Ifx_Strict_32Bit reserved_16 : 8;    /* [23:16] internal Reserved */
  Ifx_Strict_32Bit USB : 8;            /* [31:24] User Status Bits - USB (rw) */
} Ifx_CPU_PSW_Bits;

/* 每一位EN0…EN31对应一个"Bus Master TAG ID", 表示能否对该SPR保护区"写". 位=1允许写; 位=0禁止写.A组覆盖TAG 0–31,B组覆盖TAG 32–63 */
/* ACCEN的思想是按"Master的TAG"开白名单. 谁来访问(CPUx、DMA、Ethernet、Cerberus、HSSL…), 就看它发起访问时带的TAG; 白名单里没开, 它对这个区域就不能写. 这套机制在AURIX文档里叫Register/Memory Access Enable Protection(ACCEN) */
/* CPUx Safety Protection SPR Region Write Access Enable Register Ai */
typedef struct _Ifx_CPU_RGN_ACCENA_Bits {
  Ifx_Strict_32Bit EN0 : 1;                /* [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
  Ifx_Strict_32Bit EN1 : 1;                /* [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
  Ifx_Strict_32Bit EN2 : 1;                /* [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
  Ifx_Strict_32Bit EN3 : 1;                /* [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
  Ifx_Strict_32Bit EN4 : 1;                /* [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
  Ifx_Strict_32Bit EN5 : 1;                /* [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
  Ifx_Strict_32Bit EN6 : 1;                /* [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
  Ifx_Strict_32Bit EN7 : 1;                /* [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
  Ifx_Strict_32Bit EN8 : 1;                /* [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
  Ifx_Strict_32Bit EN9 : 1;                /* [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
  Ifx_Strict_32Bit EN10 : 1;               /* [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
  Ifx_Strict_32Bit EN11 : 1;               /* [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
  Ifx_Strict_32Bit EN12 : 1;               /* [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
  Ifx_Strict_32Bit EN13 : 1;               /* [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
  Ifx_Strict_32Bit EN14 : 1;               /* [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
  Ifx_Strict_32Bit EN15 : 1;               /* [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
  Ifx_Strict_32Bit EN16 : 1;               /* [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
  Ifx_Strict_32Bit EN17 : 1;               /* [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
  Ifx_Strict_32Bit EN18 : 1;               /* [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
  Ifx_Strict_32Bit EN19 : 1;               /* [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
  Ifx_Strict_32Bit EN20 : 1;               /* [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
  Ifx_Strict_32Bit EN21 : 1;               /* [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
  Ifx_Strict_32Bit EN22 : 1;               /* [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
  Ifx_Strict_32Bit EN23 : 1;               /* [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
  Ifx_Strict_32Bit EN24 : 1;               /* [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
  Ifx_Strict_32Bit EN25 : 1;               /* [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
  Ifx_Strict_32Bit EN26 : 1;               /* [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
  Ifx_Strict_32Bit EN27 : 1;               /* [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
  Ifx_Strict_32Bit EN28 : 1;               /* [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
  Ifx_Strict_32Bit EN29 : 1;               /* [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
  Ifx_Strict_32Bit EN30 : 1;               /* [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
  Ifx_Strict_32Bit EN31 : 1;               /* [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CPU_RGN_ACCENA_Bits;
/* CPUx Safety Protection SPR Region Write Access Enable Register Bi */
typedef struct _Ifx_CPU_RGN_ACCENB_Bits {
  Ifx_Strict_32Bit EN32 : 1;               /* [0:0] Access Enable for Master TAG ID 32 - EN32 (rw) */
  Ifx_Strict_32Bit EN33 : 1;               /* [1:1] Access Enable for Master TAG ID 33 - EN33 (rw) */
  Ifx_Strict_32Bit EN34 : 1;               /* [2:2] Access Enable for Master TAG ID 34 - EN34 (rw) */
  Ifx_Strict_32Bit EN35 : 1;               /* [3:3] Access Enable for Master TAG ID 35 - EN35 (rw) */
  Ifx_Strict_32Bit EN36 : 1;               /* [4:4] Access Enable for Master TAG ID 36 - EN36 (rw) */
  Ifx_Strict_32Bit EN37 : 1;               /* [5:5] Access Enable for Master TAG ID 37 - EN37 (rw) */
  Ifx_Strict_32Bit EN38 : 1;               /* [6:6] Access Enable for Master TAG ID 38 - EN38 (rw) */
  Ifx_Strict_32Bit EN39 : 1;               /* [7:7] Access Enable for Master TAG ID 39 - EN39 (rw) */
  Ifx_Strict_32Bit EN40 : 1;               /* [8:8] Access Enable for Master TAG ID 40 - EN40 (rw) */
  Ifx_Strict_32Bit EN41 : 1;               /* [9:9] Access Enable for Master TAG ID 41 - EN41 (rw) */
  Ifx_Strict_32Bit EN42 : 1;               /* [10:10] Access Enable for Master TAG ID 42 - EN42 (rw) */
  Ifx_Strict_32Bit EN43 : 1;               /* [11:11] Access Enable for Master TAG ID 43 - EN43 (rw) */
  Ifx_Strict_32Bit EN44 : 1;               /* [12:12] Access Enable for Master TAG ID 44 - EN44 (rw) */
  Ifx_Strict_32Bit EN45 : 1;               /* [13:13] Access Enable for Master TAG ID 45 - EN45 (rw) */
  Ifx_Strict_32Bit EN46 : 1;               /* [14:14] Access Enable for Master TAG ID 46 - EN46 (rw) */
  Ifx_Strict_32Bit EN47 : 1;               /* [15:15] Access Enable for Master TAG ID 47 - EN47 (rw) */
  Ifx_Strict_32Bit EN48 : 1;               /* [16:16] Access Enable for Master TAG ID 48 - EN48 (rw) */
  Ifx_Strict_32Bit EN49 : 1;               /* [17:17] Access Enable for Master TAG ID 49 - EN49 (rw) */
  Ifx_Strict_32Bit EN50 : 1;               /* [18:18] Access Enable for Master TAG ID 50 - EN50 (rw) */
  Ifx_Strict_32Bit EN51 : 1;               /* [19:19] Access Enable for Master TAG ID 51 - EN51 (rw) */
  Ifx_Strict_32Bit EN52 : 1;               /* [20:20] Access Enable for Master TAG ID 52 - EN52 (rw) */
  Ifx_Strict_32Bit EN53 : 1;               /* [21:21] Access Enable for Master TAG ID 53 - EN53 (rw) */
  Ifx_Strict_32Bit EN54 : 1;               /* [22:22] Access Enable for Master TAG ID 54 - EN54 (rw) */
  Ifx_Strict_32Bit EN55 : 1;               /* [23:23] Access Enable for Master TAG ID 55 - EN55 (rw) */
  Ifx_Strict_32Bit EN56 : 1;               /* [24:24] Access Enable for Master TAG ID 56 - EN56 (rw) */
  Ifx_Strict_32Bit EN57 : 1;               /* [25:25] Access Enable for Master TAG ID 57 - EN57 (rw) */
  Ifx_Strict_32Bit EN58 : 1;               /* [26:26] Access Enable for Master TAG ID 58 - EN58 (rw) */
  Ifx_Strict_32Bit EN59 : 1;               /* [27:27] Access Enable for Master TAG ID 59 - EN59 (rw) */
  Ifx_Strict_32Bit EN60 : 1;               /* [28:28] Access Enable for Master TAG ID 60 - EN60 (rw) */
  Ifx_Strict_32Bit EN61 : 1;               /* [29:29] Access Enable for Master TAG ID 61 - EN61 (rw) */
  Ifx_Strict_32Bit EN62 : 1;               /* [30:30] Access Enable for Master TAG ID 62 - EN62 (rw) */
  Ifx_Strict_32Bit EN63 : 1;               /* [31:31] Access Enable for Master TAG ID 63 - EN63 (rw) */
} Ifx_CPU_RGN_ACCENB_Bits;

/* SPR = Scratch-Pad RAM, 也就是每个CPU的PSPR(程序SPR)/DSPR(数据SPR) */
/* 把区域起始地址写进ADDR[31:5], 低5位保留, 意味着32字节对齐. 这个寄存器配合同编号的UA(上界)一起, 定义出CPU本地SPR的一个"受保护区域i". 每个CPU最多支持8个区域(i=0..7) */
/* 把区域结束地址写进ADDR[31:5], 同样32字节粒度. 与LA成对决定"从哪里到哪里算进这个安全区". 后续配合ACCEN(读/写使能A/B)寄存器, 限制哪些主机/访问能读写该区域 */
/* 在FuSa/信息安全里把关键栈/表、上下文区、异常向量、诊断缓冲放进受保护SPR区域, 只允许本核访问; 其他主机(DMA/外核/外设)被ACCEN拦截 */
/* CPUx Safety Protection SPR Region Lower Address Register i */
typedef struct _Ifx_CPU_RGN_LA_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;     /* [4:0] internal Reserved */
  Ifx_Strict_32Bit ADDR : 27;          /* [31:5] Region Lower Address - ADDR (rw) */
} Ifx_CPU_RGN_LA_Bits;
/* CPUx Safety Protection SPR Region Upper Address Register i */
typedef struct _Ifx_CPU_RGN_UA_Bits {
  Ifx_Strict_32Bit reserved_0 : 5;     /* [4:0] internal Reserved */
  Ifx_Strict_32Bit ADDR : 27;          /* [31:5] Region Upper Address - ADDR (rw) */
} Ifx_CPU_RGN_UA_Bits;

/* CPUx SRI Error Generation Register */
typedef struct _Ifx_CPU_SEGEN_Bits {
  Ifx_Strict_32Bit ADFLIP : 8;         /* [7:0] Address ECC Bit Flip - ADFLIP (rw) */
  Ifx_Strict_32Bit ADTYPE : 2;         /* [9:8] Type of error - ADTYPE (rw) */
  Ifx_Strict_32Bit reserved_10 : 21;   /* [30:10] internal Reserved */
  Ifx_Strict_32Bit AE : 1;             /* [31:31] Activate Error Enable - AE (rwh) */
} Ifx_CPU_SEGEN_Bits;

/* 给CPU的SFR/CSFR寄存器空间做"按Master TAG ID的写权限白名单"
 * A组管TAG 0–31, B组管TAG 32–63; 某位ENx=1 ⇒ 允许该主机(Master TAG x)写到CPU的SFR/CSFR(通过SRI从接口的总线访问), 0则禁止. 这正是AURIX的ACCEN访问保护机制在"CPU寄存器空间"的实现
 * 保护目标是CPUx的SFR/CSFR(Core Special Function Registers + CPU相关SFR组), 从总线侧(非本核内部隐式指令)访问这些寄存器时, 要先过SFR_SPROT_ACCEN的白名单. 这样可以把DMA、其他核、外设主机对本核寄存器的越权写入挡在外面 */
/* CPUx Safety Protection Register Access Enable Register A */
typedef struct _Ifx_CPU_SFR_SPROT_ACCENA_W_Bits {
  Ifx_Strict_32Bit EN0 : 1;                           /* [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
  Ifx_Strict_32Bit EN1 : 1;                           /* [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
  Ifx_Strict_32Bit EN2 : 1;                           /* [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
  Ifx_Strict_32Bit EN3 : 1;                           /* [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
  Ifx_Strict_32Bit EN4 : 1;                           /* [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
  Ifx_Strict_32Bit EN5 : 1;                           /* [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
  Ifx_Strict_32Bit EN6 : 1;                           /* [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
  Ifx_Strict_32Bit EN7 : 1;                           /* [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
  Ifx_Strict_32Bit EN8 : 1;                           /* [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
  Ifx_Strict_32Bit EN9 : 1;                           /* [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
  Ifx_Strict_32Bit EN10 : 1;                          /* [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
  Ifx_Strict_32Bit EN11 : 1;                          /* [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
  Ifx_Strict_32Bit EN12 : 1;                          /* [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
  Ifx_Strict_32Bit EN13 : 1;                          /* [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
  Ifx_Strict_32Bit EN14 : 1;                          /* [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
  Ifx_Strict_32Bit EN15 : 1;                          /* [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
  Ifx_Strict_32Bit EN16 : 1;                          /* [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
  Ifx_Strict_32Bit EN17 : 1;                          /* [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
  Ifx_Strict_32Bit EN18 : 1;                          /* [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
  Ifx_Strict_32Bit EN19 : 1;                          /* [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
  Ifx_Strict_32Bit EN20 : 1;                          /* [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
  Ifx_Strict_32Bit EN21 : 1;                          /* [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
  Ifx_Strict_32Bit EN22 : 1;                          /* [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
  Ifx_Strict_32Bit EN23 : 1;                          /* [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
  Ifx_Strict_32Bit EN24 : 1;                          /* [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
  Ifx_Strict_32Bit EN25 : 1;                          /* [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
  Ifx_Strict_32Bit EN26 : 1;                          /* [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
  Ifx_Strict_32Bit EN27 : 1;                          /* [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
  Ifx_Strict_32Bit EN28 : 1;                          /* [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
  Ifx_Strict_32Bit EN29 : 1;                          /* [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
  Ifx_Strict_32Bit EN30 : 1;                          /* [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
  Ifx_Strict_32Bit EN31 : 1;                          /* [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CPU_SFR_SPROT_ACCENA_W_Bits;
/* CPUx Safety Protection Region Access Enable Register B */
typedef struct _Ifx_CPU_SFR_SPROT_ACCENB_W_Bits {
  Ifx_Strict_32Bit EN32 : 1;                          /* [0:0] Access Enable for Master TAG ID 32 - EN32 (rw) */
  Ifx_Strict_32Bit EN33 : 1;                          /* [1:1] Access Enable for Master TAG ID 33 - EN33 (rw) */
  Ifx_Strict_32Bit EN34 : 1;                          /* [2:2] Access Enable for Master TAG ID 34 - EN34 (rw) */
  Ifx_Strict_32Bit EN35 : 1;                          /* [3:3] Access Enable for Master TAG ID 35 - EN35 (rw) */
  Ifx_Strict_32Bit EN36 : 1;                          /* [4:4] Access Enable for Master TAG ID 36 - EN36 (rw) */
  Ifx_Strict_32Bit EN37 : 1;                          /* [5:5] Access Enable for Master TAG ID 37 - EN37 (rw) */
  Ifx_Strict_32Bit EN38 : 1;                          /* [6:6] Access Enable for Master TAG ID 38 - EN38 (rw) */
  Ifx_Strict_32Bit EN39 : 1;                          /* [7:7] Access Enable for Master TAG ID 39 - EN39 (rw) */
  Ifx_Strict_32Bit EN40 : 1;                          /* [8:8] Access Enable for Master TAG ID 40 - EN40 (rw) */
  Ifx_Strict_32Bit EN41 : 1;                          /* [9:9] Access Enable for Master TAG ID 41 - EN41 (rw) */
  Ifx_Strict_32Bit EN42 : 1;                          /* [10:10] Access Enable for Master TAG ID 42 - EN42 (rw) */
  Ifx_Strict_32Bit EN43 : 1;                          /* [11:11] Access Enable for Master TAG ID 43 - EN43 (rw) */
  Ifx_Strict_32Bit EN44 : 1;                          /* [12:12] Access Enable for Master TAG ID 44 - EN44 (rw) */
  Ifx_Strict_32Bit EN45 : 1;                          /* [13:13] Access Enable for Master TAG ID 45 - EN45 (rw) */
  Ifx_Strict_32Bit EN46 : 1;                          /* [14:14] Access Enable for Master TAG ID 46 - EN46 (rw) */
  Ifx_Strict_32Bit EN47 : 1;                          /* [15:15] Access Enable for Master TAG ID 47 - EN47 (rw) */
  Ifx_Strict_32Bit EN48 : 1;                          /* [16:16] Access Enable for Master TAG ID 48 - EN48 (rw) */
  Ifx_Strict_32Bit EN49 : 1;                          /* [17:17] Access Enable for Master TAG ID 49 - EN49 (rw) */
  Ifx_Strict_32Bit EN50 : 1;                          /* [18:18] Access Enable for Master TAG ID 50 - EN50 (rw) */
  Ifx_Strict_32Bit EN51 : 1;                          /* [19:19] Access Enable for Master TAG ID 51 - EN51 (rw) */
  Ifx_Strict_32Bit EN52 : 1;                          /* [20:20] Access Enable for Master TAG ID 52 - EN52 (rw) */
  Ifx_Strict_32Bit EN53 : 1;                          /* [21:21] Access Enable for Master TAG ID 53 - EN53 (rw) */
  Ifx_Strict_32Bit EN54 : 1;                          /* [22:22] Access Enable for Master TAG ID 54 - EN54 (rw) */
  Ifx_Strict_32Bit EN55 : 1;                          /* [23:23] Access Enable for Master TAG ID 55 - EN55 (rw) */
  Ifx_Strict_32Bit EN56 : 1;                          /* [24:24] Access Enable for Master TAG ID 56 - EN56 (rw) */
  Ifx_Strict_32Bit EN57 : 1;                          /* [25:25] Access Enable for Master TAG ID 57 - EN57 (rw) */
  Ifx_Strict_32Bit EN58 : 1;                          /* [26:26] Access Enable for Master TAG ID 58 - EN58 (rw) */
  Ifx_Strict_32Bit EN59 : 1;                          /* [27:27] Access Enable for Master TAG ID 59 - EN59 (rw) */
  Ifx_Strict_32Bit EN60 : 1;                          /* [28:28] Access Enable for Master TAG ID 60 - EN60 (rw) */
  Ifx_Strict_32Bit EN61 : 1;                          /* [29:29] Access Enable for Master TAG ID 61 - EN61 (rw) */
  Ifx_Strict_32Bit EN62 : 1;                          /* [30:30] Access Enable for Master TAG ID 62 - EN62 (rw) */
  Ifx_Strict_32Bit EN63 : 1;                          /* [31:31] Access Enable for Master TAG ID 63 - EN63 (rw) */
} Ifx_CPU_SFR_SPROT_ACCENB_W_Bits;

/* CPUx SIST Mode Access Control Register */
typedef struct _Ifx_CPU_SMACON_Bits {
  Ifx_Strict_32Bit reserved_0 : 24;                   /* [23:0] internal Reserved */
  Ifx_Strict_32Bit IODT : 1;                          /* [24:24] In-Order Data Transactions - IODT (rw) */
  Ifx_Strict_32Bit reserved_25 : 7;                   /* [31:25] internal Reserved */
} Ifx_CPU_SMACON_Bits;

/* 给CPU的SPR(PSPR/DSPR)里某个受保护"区域i", 按Master TAG ID配置"读权限白名单" */
/* CPUx Safety Protection SPR Region Read Access Enable Register Ai */
typedef struct _Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits {
  Ifx_Strict_32Bit EN0 : 1;                           /* [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
  Ifx_Strict_32Bit EN1 : 1;                           /* [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
  Ifx_Strict_32Bit EN2 : 1;                           /* [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
  Ifx_Strict_32Bit EN3 : 1;                           /* [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
  Ifx_Strict_32Bit EN4 : 1;                           /* [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
  Ifx_Strict_32Bit EN5 : 1;                           /* [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
  Ifx_Strict_32Bit EN6 : 1;                           /* [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
  Ifx_Strict_32Bit EN7 : 1;                           /* [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
  Ifx_Strict_32Bit EN8 : 1;                           /* [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
  Ifx_Strict_32Bit EN9 : 1;                           /* [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
  Ifx_Strict_32Bit EN10 : 1;                          /* [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
  Ifx_Strict_32Bit EN11 : 1;                          /* [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
  Ifx_Strict_32Bit EN12 : 1;                          /* [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
  Ifx_Strict_32Bit EN13 : 1;                          /* [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
  Ifx_Strict_32Bit EN14 : 1;                          /* [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
  Ifx_Strict_32Bit EN15 : 1;                          /* [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
  Ifx_Strict_32Bit EN16 : 1;                          /* [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
  Ifx_Strict_32Bit EN17 : 1;                          /* [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
  Ifx_Strict_32Bit EN18 : 1;                          /* [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
  Ifx_Strict_32Bit EN19 : 1;                          /* [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
  Ifx_Strict_32Bit EN20 : 1;                          /* [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
  Ifx_Strict_32Bit EN21 : 1;                          /* [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
  Ifx_Strict_32Bit EN22 : 1;                          /* [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
  Ifx_Strict_32Bit EN23 : 1;                          /* [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
  Ifx_Strict_32Bit EN24 : 1;                          /* [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
  Ifx_Strict_32Bit EN25 : 1;                          /* [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
  Ifx_Strict_32Bit EN26 : 1;                          /* [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
  Ifx_Strict_32Bit EN27 : 1;                          /* [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
  Ifx_Strict_32Bit EN28 : 1;                          /* [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
  Ifx_Strict_32Bit EN29 : 1;                          /* [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
  Ifx_Strict_32Bit EN30 : 1;                          /* [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
  Ifx_Strict_32Bit EN31 : 1;                          /* [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits;
/* CPUx Safety Protection SPR Region Read Access Enable Register Bi */
typedef struct _Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits {
  Ifx_Strict_32Bit EN32 : 1;                          /* [0:0] Access Enable for Master TAG ID 32 - EN32 (rw) */
  Ifx_Strict_32Bit EN33 : 1;                          /* [1:1] Access Enable for Master TAG ID 33 - EN33 (rw) */
  Ifx_Strict_32Bit EN34 : 1;                          /* [2:2] Access Enable for Master TAG ID 34 - EN34 (rw) */
  Ifx_Strict_32Bit EN35 : 1;                          /* [3:3] Access Enable for Master TAG ID 35 - EN35 (rw) */
  Ifx_Strict_32Bit EN36 : 1;                          /* [4:4] Access Enable for Master TAG ID 36 - EN36 (rw) */
  Ifx_Strict_32Bit EN37 : 1;                          /* [5:5] Access Enable for Master TAG ID 37 - EN37 (rw) */
  Ifx_Strict_32Bit EN38 : 1;                          /* [6:6] Access Enable for Master TAG ID 38 - EN38 (rw) */
  Ifx_Strict_32Bit EN39 : 1;                          /* [7:7] Access Enable for Master TAG ID 39 - EN39 (rw) */
  Ifx_Strict_32Bit EN40 : 1;                          /* [8:8] Access Enable for Master TAG ID 40 - EN40 (rw) */
  Ifx_Strict_32Bit EN41 : 1;                          /* [9:9] Access Enable for Master TAG ID 41 - EN41 (rw) */
  Ifx_Strict_32Bit EN42 : 1;                          /* [10:10] Access Enable for Master TAG ID 42 - EN42 (rw) */
  Ifx_Strict_32Bit EN43 : 1;                          /* [11:11] Access Enable for Master TAG ID 43 - EN43 (rw) */
  Ifx_Strict_32Bit EN44 : 1;                          /* [12:12] Access Enable for Master TAG ID 44 - EN44 (rw) */
  Ifx_Strict_32Bit EN45 : 1;                          /* [13:13] Access Enable for Master TAG ID 45 - EN45 (rw) */
  Ifx_Strict_32Bit EN46 : 1;                          /* [14:14] Access Enable for Master TAG ID 46 - EN46 (rw) */
  Ifx_Strict_32Bit EN47 : 1;                          /* [15:15] Access Enable for Master TAG ID 47 - EN47 (rw) */
  Ifx_Strict_32Bit EN48 : 1;                          /* [16:16] Access Enable for Master TAG ID 48 - EN48 (rw) */
  Ifx_Strict_32Bit EN49 : 1;                          /* [17:17] Access Enable for Master TAG ID 49 - EN49 (rw) */
  Ifx_Strict_32Bit EN50 : 1;                          /* [18:18] Access Enable for Master TAG ID 50 - EN50 (rw) */
  Ifx_Strict_32Bit EN51 : 1;                          /* [19:19] Access Enable for Master TAG ID 51 - EN51 (rw) */
  Ifx_Strict_32Bit EN52 : 1;                          /* [20:20] Access Enable for Master TAG ID 52 - EN52 (rw) */
  Ifx_Strict_32Bit EN53 : 1;                          /* [21:21] Access Enable for Master TAG ID 53 - EN53 (rw) */
  Ifx_Strict_32Bit EN54 : 1;                          /* [22:22] Access Enable for Master TAG ID 54 - EN54 (rw) */
  Ifx_Strict_32Bit EN55 : 1;                          /* [23:23] Access Enable for Master TAG ID 55 - EN55 (rw) */
  Ifx_Strict_32Bit EN56 : 1;                          /* [24:24] Access Enable for Master TAG ID 56 - EN56 (rw) */
  Ifx_Strict_32Bit EN57 : 1;                          /* [25:25] Access Enable for Master TAG ID 57 - EN57 (rw) */
  Ifx_Strict_32Bit EN58 : 1;                          /* [26:26] Access Enable for Master TAG ID 58 - EN58 (rw) */
  Ifx_Strict_32Bit EN59 : 1;                          /* [27:27] Access Enable for Master TAG ID 59 - EN59 (rw) */
  Ifx_Strict_32Bit EN60 : 1;                          /* [28:28] Access Enable for Master TAG ID 60 - EN60 (rw) */
  Ifx_Strict_32Bit EN61 : 1;                          /* [29:29] Access Enable for Master TAG ID 61 - EN61 (rw) */
  Ifx_Strict_32Bit EN62 : 1;                          /* [30:30] Access Enable for Master TAG ID 62 - EN62 (rw) */
  Ifx_Strict_32Bit EN63 : 1;                          /* [31:31] Access Enable for Master TAG ID 63 - EN63 (rw) */
} Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits;

/* CPUx Software Debug Event */
typedef struct _Ifx_CPU_SWEVT_Bits {
  Ifx_Strict_32Bit EVTA : 3;                         /* [2:0] Event Associated - EVTA (rw) */
  Ifx_Strict_32Bit BBM : 1;                          /* [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw) */
  Ifx_Strict_32Bit BOD : 1;                          /* [4:4] Breakout Disable - BOD (rw) */
  Ifx_Strict_32Bit SUSP : 1;                         /* [5:5] CDC Suspend-Out Signal State - SUSP (rw) */
  Ifx_Strict_32Bit CNT : 2;                          /* [7:6] Counter - CNT (rw) */
  Ifx_Strict_32Bit reserved_8 : 24;                  /* [31:8] internal Reserved */
} Ifx_CPU_SWEVT_Bits;

/* CPUx System Configuration Register */
typedef struct _Ifx_CPU_SYSCON_Bits {
  Ifx_Strict_32Bit FCDSF : 1;                        /* [0:0] Free Context List Depleted Sticky Flag - FCDSF (rwh) */
  Ifx_Strict_32Bit PROTEN : 1;                       /* [1:1] Memory Protection Enable - PROTEN (rw) */
  Ifx_Strict_32Bit TPROTEN : 1;                      /* [2:2] Temporal Protection Enable - TPROTEN (rw) */
  Ifx_Strict_32Bit IS : 1;                           /* [3:3] Initial State Interrupt - IS (rw) */
  Ifx_Strict_32Bit TS : 1;                           /* [4:4] Initial State Trap - TS (rw) */
  Ifx_Strict_32Bit reserved_5 : 3;                   /* [7:5] internal Reserved */
  Ifx_Strict_32Bit ESDIS : 1;                        /* [8:8] Emulator Space Disable (rw) */
  Ifx_Strict_32Bit reserved_9 : 7;                   /* [15:9] internal Reserved */
  Ifx_Strict_32Bit U1_IED : 1;                       /* [16:16] User-1 Instruction execution disable - U1_IED (rw) */
  Ifx_Strict_32Bit U1_IOS : 1;                       /* [17:17] User-1 Peripheral access as supervisor - U1_IOS (rw) */
  Ifx_Strict_32Bit reserved_18 : 6;                  /* [23:18] internal Reserved */
  Ifx_Strict_32Bit BHALT : 1;                        /* [24:24] Boot Halt - BHALT (rw) */
  Ifx_Strict_32Bit reserved_25 : 7;                  /* [31:25] internal Reserved */
} Ifx_CPU_SYSCON_Bits;

/* CPUx Task Address Space Identifier Register */
typedef struct _Ifx_CPU_TASK_ASI_Bits {
  Ifx_Strict_32Bit ASI : 5;                          /* [4:0] Address Space Identifier - ASI (rw) */
  Ifx_Strict_32Bit reserved_5 : 27;                  /* [31:5] internal Reserved */
} Ifx_CPU_TASK_ASI_Bits;

/* CPUx Temporal Protection System Control Register */
typedef struct _Ifx_CPU_TPS_CON_Bits {
  Ifx_Strict_32Bit TEXP0 : 1;                        /* [0:0] Timer0 Expired Flag - TEXP0 (rh) */
  Ifx_Strict_32Bit TEXP1 : 1;                        /* [1:1] Timer1 Expired Flag - TEXP1 (rh) */
  Ifx_Strict_32Bit TEXP2 : 1;                        /* [2:2] Timer1 Expired Flag - TEXP2 (rh) */
  Ifx_Strict_32Bit reserved_3 : 13;                  /* [15:3] internal Reserved */
  Ifx_Strict_32Bit TTRAP : 1;                        /* [16:16] Temporal Protection Trap - TTRAP (rh) */
  Ifx_Strict_32Bit reserved_17 : 15;                 /* [31:17] internal Reserved */
} Ifx_CPU_TPS_CON_Bits;

/* CPUx Exception Timer Class Enable Register */
typedef struct _Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits {
  Ifx_Strict_32Bit EXTIM_CLASS_EN : 8;               /* [7:0] Exception Timer Class Enables - EXTIM_CLASS_EN (rw) */
  Ifx_Strict_32Bit reserved_8 : 24;                  /* [31:8] internal Reserved */
} Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits;

/* CPUx Exception Entry Timer Current Value */
typedef struct _Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits {
  Ifx_Strict_32Bit ENTRY_CVAL : 12;                  /* [11:0] Exception Entry Timer Current Value - ENTRY_CVAL (rh) */
  Ifx_Strict_32Bit reserved_12 : 20;                 /* [31:12] internal Reserved */
} Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits;

/* CPUx Exception Entry Timer Load Value */
typedef struct _Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits {
  Ifx_Strict_32Bit reserved_0 : 4;                   /* [3:0] internal Reserved */
  Ifx_Strict_32Bit ENTRY_LVAL : 8;                   /* [11:4] Exception Entry Timer Load value - ENTRY_LVAL (rw) */
  Ifx_Strict_32Bit reserved_12 : 20;                 /* [31:12] internal Reserved */
} Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits;

/* CPUx Exception Exit Timer Current Value */
typedef struct _Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits {
  Ifx_Strict_32Bit EXIT_CVAL : 24;                   /* [23:0] Exception Exit Timer Current Value - EXIT_CVAL (rh) */
  Ifx_Strict_32Bit reserved_24 : 8;                  /* [31:24] internal Reserved */
} Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits;

/* CPUx Exception Exit  Timer Load Value */
typedef struct _Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits {
  Ifx_Strict_32Bit reserved_0 : 4;                   /* [3:0] internal Reserved */
  Ifx_Strict_32Bit EXIT_LVAL : 20;                   /* [23:4] Exception Exit Timer Load value - EXIT_LVAL (rw) */
  Ifx_Strict_32Bit reserved_24 : 8;                  /* [31:24] internal Reserved */
} Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits;

/* CPUx Exception Timer FCX Register */
typedef struct _Ifx_CPU_TPS_EXTIM_FCX_Bits {
  Ifx_Strict_32Bit EXIT_FCX : 20;                    /* [19:0] Exception Exit Timer FCX - EXIT_FCX (rh) */
  Ifx_Strict_32Bit reserved_20 : 12;                 /* [31:20] internal Reserved */
} Ifx_CPU_TPS_EXTIM_FCX_Bits;

/* CPUx Exception Timer Status Register */
typedef struct _Ifx_CPU_TPS_EXTIM_STAT_Bits {
  Ifx_Strict_32Bit EXIT_TIN : 8;                     /* [7:0] Exception Exit Timer TIN - EXIT_TIN (rwh) */
  Ifx_Strict_32Bit EXIT_CLASS : 3;                   /* [10:8] Exception Exit Timer Class - EXIT_CLASS (rwh) */
  Ifx_Strict_32Bit reserved_11 : 4;                  /* [14:11] internal Reserved */
  Ifx_Strict_32Bit EXIT_AT : 1;                      /* [15:15] Exception Exit Timer Alarm Triggered - EXIT_AT (rh) */
  Ifx_Strict_32Bit ENTRY_TIN : 8;                    /* [23:16] Exception Entry Timer TIN - ENTRY_TIN (rwh) */
  Ifx_Strict_32Bit ENTRY_CLASS : 3;                  /* [26:24] Exception Entry Timer Class - ENTRY_CLASS (rwh) */
  Ifx_Strict_32Bit reserved_27 : 4;                  /* [30:27] internal Reserved */
  Ifx_Strict_32Bit ENTRY_AT : 1;                     /* [31:31] Exception Entry Timer Alarm Triggered - ENTRY_AT (rh) */
} Ifx_CPU_TPS_EXTIM_STAT_Bits;

/* CPUx Temporal Protection System Timer Register y */
typedef struct _Ifx_CPU_TPS_TIMER_Bits {
  Ifx_Strict_32Bit TIMER : 32;                       /* [31:0] Temporal Protection Timer - Timer (rwh) */
} Ifx_CPU_TPS_TIMER_Bits;

/* CPUx TriggerAddressx */
typedef struct _Ifx_CPU_TRIG_ACC_Bits {
  Ifx_Strict_32Bit T0 : 1;                           /* [0:0] Trigger-0 - T0 (rh) */
  Ifx_Strict_32Bit T1 : 1;                           /* [1:1] Trigger-1 - T1 (rh) */
  Ifx_Strict_32Bit T2 : 1;                           /* [2:2] Trigger-2 - T2 (rh) */
  Ifx_Strict_32Bit T3 : 1;                           /* [3:3] Trigger-3 - T3 (rh) */
  Ifx_Strict_32Bit T4 : 1;                           /* [4:4] Trigger-4 - T4 (rh) */
  Ifx_Strict_32Bit T5 : 1;                           /* [5:5] Trigger-5 - T5 (rh) */
  Ifx_Strict_32Bit T6 : 1;                           /* [6:6] Trigger-6 - T6 (rh) */
  Ifx_Strict_32Bit T7 : 1;                           /* [7:7] Trigger-7 - T7 (rh) */
  Ifx_Strict_32Bit reserved_8 : 24;                  /* [31:8] internal Reserved */
} Ifx_CPU_TRIG_ACC_Bits;

/* CPUx Trigger Address i */
typedef struct _Ifx_CPU_TR_ADR_Bits {
  Ifx_Strict_32Bit ADDR : 32;                        /* [31:0] Comparison Address - ADDR (rw) */
} Ifx_CPU_TR_ADR_Bits;

/* CPUx Trigger Event i */
typedef struct _Ifx_CPU_TR_EVT_Bits {
  Ifx_Strict_32Bit EVTA : 3;                         /* [2:0] Event Associated - EVTA (rw) */
  Ifx_Strict_32Bit BBM : 1;                          /* [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw) */
  Ifx_Strict_32Bit BOD : 1;                          /* [4:4] Breakout Disable - BOD (rw) */
  Ifx_Strict_32Bit SUSP : 1;                         /* [5:5] CDC Suspend-Out Signal State - SUSP (rw) */
  Ifx_Strict_32Bit CNT : 2;                          /* [7:6] Counter - CNT (rw) */
  Ifx_Strict_32Bit reserved_8 : 4;                   /* [11:8] internal Reserved */
  Ifx_Strict_32Bit TYP : 1;                          /* [12:12] Input Selection - TYP (rw) */
  Ifx_Strict_32Bit RNG : 1;                          /* [13:13] Compare Type - RNG (rw) */
  Ifx_Strict_32Bit reserved_14 : 1;                  /* [14:14] internal Reserved */
  Ifx_Strict_32Bit ASI_EN : 1;                       /* [15:15] Enable ASI Comparison - ASI_EN (rw) */
  Ifx_Strict_32Bit ASI : 5;                          /* [20:16] Address Space Identifier - ASI (rw) */
  Ifx_Strict_32Bit reserved_21 : 6;                  /* [26:21] internal Reserved */
  Ifx_Strict_32Bit AST : 1;                          /* [27:27] Address Store - AST (rw) */
  Ifx_Strict_32Bit ALD : 1;                          /* [28:28] Address Load - ALD (rw) */
  Ifx_Strict_32Bit reserved_29 : 3;                  /* [31:29] internal Reserved */
} Ifx_CPU_TR_EVT_Bits;

/******************************************************************************/
/* 大多数场景: 用.U, 如位操作、掩码、写1清零、比较阈值、保存/恢复原值等
 * 需要符号语义: 用.I, 如寄存器把高16位当带符号偏移/温度系数、或需要算术右移(保留符号位), 可以少踩"右移/比较"的雷
 * 读/写具体字段: 用.B, 自带字段名可读性高, 但注意位域布局和访问宽度要求; 遇到"必须整字访问"的寄存器, 先用.U读出再改字段再整字写回, 更稳 */
/* IfxSfr_cpu_Registers_union */
/* CPUx Address General Purpose Register y */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_A_Bits B;                       /* Bitfield access */
} Ifx_CPU_A;

/* CPUx Base Interrupt Vector Table Pointer */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_BIV_Bits B;                     /* Bitfield access */
} Ifx_CPU_BIV;

/* CPUx Overlay Mask Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_BLK_OMASK_Bits B;               /* Bitfield access */
} Ifx_CPU_BLK_OMASK;

/* CPUx Overlay Target Address Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_BLK_OTAR_Bits B;                /* Bitfield access */
} Ifx_CPU_BLK_OTAR;

/* CPUx Redirected Address Base Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_BLK_RABR_Bits B;                /* Bitfield access */
} Ifx_CPU_BLK_RABR;

/* CPUx Base Trap Vector Table Pointer */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_BTV_Bits B;                     /* Bitfield access */
} Ifx_CPU_BTV;

/* CPUx CPU Clock Cycle Count */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CCNT_Bits B;                    /* Bitfield access */
} Ifx_CPU_CCNT;

/* CPUx Counter Control */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CCTRL_Bits B;                   /* Bitfield access */
} Ifx_CPU_CCTRL;

/* CPUx Compatibility Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_COMPAT_Bits B;                  /* Bitfield access */
} Ifx_CPU_COMPAT;

/* CPUx Core Identification Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CORE_ID_Bits B;                 /* Bitfield access */
} Ifx_CPU_CORE_ID;

/* CPUx Code Protection Range y Lower Bound Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CPR_L_Bits B;                   /* Bitfield access */
} Ifx_CPU_CPR_L;

/* CPUx Code Protection Range y Upper Bound Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CPR_U_Bits B;                   /* Bitfield access */
} Ifx_CPU_CPR_U;

/* CPUx Identification Register TC1.6.2P */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CPU_ID_Bits B;                  /* Bitfield access */
} Ifx_CPU_CPU_ID;

/*  */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CPXE_Bits B;                    /* Bitfield access */
} Ifx_CPU_CPXE;

/* CPUx Core Register Access Event */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CREVT_Bits B;                   /* Bitfield access */
} Ifx_CPU_CREVT;

/* CPUx Customer ID register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_CUS_ID_Bits B;                  /* Bitfield access */
} Ifx_CPU_CUS_ID;

/* CPUx Data General Purpose Register y */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_D_Bits B;                       /* Bitfield access */
} Ifx_CPU_D;

/* CPUx Data Asynchronous Trap Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DATR_Bits B;                    /* Bitfield access */
} Ifx_CPU_DATR;

/* CPUx Debug Status Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DBGSR_Bits B;                   /* Bitfield access */
} Ifx_CPU_DBGSR;

/* CPUx Debug Trap Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DBGTCR_Bits B;                  /* Bitfield access */
} Ifx_CPU_DBGTCR;

/* CPUx Data Memory Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DCON0_Bits B;                   /* Bitfield access */
} Ifx_CPU_DCON0;

/* CPUx Data Control Register 2 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DCON2_Bits B;                   /* Bitfield access */
} Ifx_CPU_DCON2;

/* CPUx Debug Context Save Area Pointer */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DCX_Bits B;                     /* Bitfield access */
} Ifx_CPU_DCX;

/* CPUx Data Error Address Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DEADD_Bits B;                   /* Bitfield access */
} Ifx_CPU_DEADD;

/* CPUx Data Integrity Error Address Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DIEAR_Bits B;                   /* Bitfield access */
} Ifx_CPU_DIEAR;

/* CPUx Data Integrity Error Trap Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DIETR_Bits B;                   /* Bitfield access */
} Ifx_CPU_DIETR;

/* CPUx Safety Protection Region DLMU Read Access Enable Register Ai */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits B;  /* Bitfield access */
} Ifx_CPU_DLMU_SPROT_RGNACCENA_R;

/* CPUx Safety Protection Region DLMU Write Access Enable Register Ai */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits B;  /* Bitfield access */
} Ifx_CPU_DLMU_SPROT_RGNACCENA_W;

/* CPUx Safety Protection Region DLMU Read Access Enable Register Bi */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits B;  /* Bitfield access */
} Ifx_CPU_DLMU_SPROT_RGNACCENB_R;

/* CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits B;  /* Bitfield access */
} Ifx_CPU_DLMU_SPROT_RGNACCENB_W;

/* CPUx Safety Protection DLMU Region Lower Address Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DLMU_SPROT_RGNLA_Bits B;        /* Bitfield access */
} Ifx_CPU_DLMU_SPROT_RGNLA;

/* CPUx Safety protection DLMU Region Upper Address Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DLMU_SPROT_RGNUA_Bits B;        /* Bitfield access */
} Ifx_CPU_DLMU_SPROT_RGNUA;

/* CPUx Debug Monitor Start Address */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DMS_Bits B;                     /* Bitfield access */
} Ifx_CPU_DMS;

/*  */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DPRE_Bits B;                    /* Bitfield access */
} Ifx_CPU_DPRE;

/* CPUx Data Protection Range y, Lower Bound Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DPR_L_Bits B;                   /* Bitfield access */
} Ifx_CPU_DPR_L;

/* CPUx Data Protection Range y, Upper Bound Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DPR_U_Bits B;                   /* Bitfield access */
} Ifx_CPU_DPR_U;

/*  */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DPWE_Bits B;                    /* Bitfield access */
} Ifx_CPU_DPWE;

/* CPUx Data Synchronous Trap Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_DSTR_Bits B;                    /* Bitfield access */
} Ifx_CPU_DSTR;

/* CPUx External Event Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_EXEVT_Bits B;                   /* Bitfield access */
} Ifx_CPU_EXEVT;

/* CPUx Free CSA List Head Pointer */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FCX_Bits B;                     /* Bitfield access */
} Ifx_CPU_FCX;

/* CPUx Flash Configuration Register 0 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FLASHCON0_Bits B;               /* Bitfield access */
} Ifx_CPU_FLASHCON0;

/* CPUx Flash Configuration Register 1 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FLASHCON1_Bits B;               /* Bitfield access */
} Ifx_CPU_FLASHCON1;

/* CPUx Flash Configuration Register 2 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FLASHCON2_Bits B;               /* Bitfield access */
} Ifx_CPU_FLASHCON2;

/* CPUx Flash Configuration Register 3 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FLASHCON3_Bits B;               /* Bitfield access */
} Ifx_CPU_FLASHCON3;

/* CPUx Flash Configuration Register 4 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FLASHCON4_Bits B;               /* Bitfield access */
} Ifx_CPU_FLASHCON4;

/* CPUx Trap Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FPU_TRAP_CON_Bits B;            /* Bitfield access */
} Ifx_CPU_FPU_TRAP_CON;

/* CPUx Trapping Instruction Opcode Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FPU_TRAP_OPC_Bits B;            /* Bitfield access */
} Ifx_CPU_FPU_TRAP_OPC;

/* CPUx Trapping Instruction Program Counter Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FPU_TRAP_PC_Bits B;             /* Bitfield access */
} Ifx_CPU_FPU_TRAP_PC;

/* CPUx Trapping Instruction Operand Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FPU_TRAP_SRC1_Bits B;           /* Bitfield access */
} Ifx_CPU_FPU_TRAP_SRC1;

/* CPUx Trapping Instruction Operand Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FPU_TRAP_SRC2_Bits B;           /* Bitfield access */
} Ifx_CPU_FPU_TRAP_SRC2;

/* CPUx Trapping Instruction Operand Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_FPU_TRAP_SRC3_Bits B;           /* Bitfield access */
} Ifx_CPU_FPU_TRAP_SRC3;

/* CPUx Instruction Count */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_ICNT_Bits B;                    /* Bitfield access */
} Ifx_CPU_ICNT;

/* CPUx Interrupt Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_ICR_Bits B;                     /* Bitfield access */
} Ifx_CPU_ICR;

/* CPUx Interrupt Stack Pointer */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_ISP_Bits B;                     /* Bitfield access */
} Ifx_CPU_ISP;

/* CPUx  Reset Register 0 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_KRST0_Bits B;                   /* Bitfield access */
} Ifx_CPU_KRST0;

/* CPUx  Reset Register 1 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_KRST1_Bits B;                   /* Bitfield access */
} Ifx_CPU_KRST1;

/* CPUx Reset Clear Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_KRSTCLR_Bits B;                 /* Bitfield access */
} Ifx_CPU_KRSTCLR;

/* CPUx Free CSA List Limit Pointer */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_LCX_Bits B;                     /* Bitfield access */
} Ifx_CPU_LCX;

/* CPUx Safety Protection Region LPB Read Access Enable Register A */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_LPB_SPROT_ACCENA_R_Bits B;      /* Bitfield access */
} Ifx_CPU_LPB_SPROT_ACCENA_R;

/* CPUx Safety Protection Region LPB Read Access Enable Register B */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_LPB_SPROT_ACCENB_R_Bits B;      /* Bitfield access */
} Ifx_CPU_LPB_SPROT_ACCENB_R;

/* CPUx Multi-Count Register 1 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_M1CNT_Bits B;                   /* Bitfield access */
} Ifx_CPU_M1CNT;

/* CPUx Multi-Count Register 2 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_M2CNT_Bits B;                   /* Bitfield access */
} Ifx_CPU_M2CNT;

/* CPUx Multi-Count Register 3 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_M3CNT_Bits B;                   /* Bitfield access */
} Ifx_CPU_M3CNT;

/* CPUx  Overlay Range Select Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_OSEL_Bits B;                    /* Bitfield access */
} Ifx_CPU_OSEL;

/* CPUx Program Counter */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PC_Bits B;                      /* Bitfield access */
} Ifx_CPU_PC;

/* CPUx Program Control 0 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PCON0_Bits B;                   /* Bitfield access */
} Ifx_CPU_PCON0;

/* CPUx Program Control 1 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PCON1_Bits B;                   /* Bitfield access */
} Ifx_CPU_PCON1;

/* CPUx Program Control 2 */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PCON2_Bits B;                   /* Bitfield access */
} Ifx_CPU_PCON2;

/* CPUx Previous Context Information Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PCXI_Bits B;                    /* Bitfield access */
} Ifx_CPU_PCXI;

/* CPUx Program Integrity Error Address Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PIEAR_Bits B;                   /* Bitfield access */
} Ifx_CPU_PIEAR;

/* CPUx Program Integrity Error Trap Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PIETR_Bits B;                   /* Bitfield access */
} Ifx_CPU_PIETR;

/* CPUx Data Access CacheabilityRegister */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PMA0_Bits B;                    /* Bitfield access */
} Ifx_CPU_PMA0;

/* CPUx Code Access CacheabilityRegister */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PMA1_Bits B;                    /* Bitfield access */
} Ifx_CPU_PMA1;

/* CPUx  Peripheral Space Identifier register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PMA2_Bits B;                    /* Bitfield access */
} Ifx_CPU_PMA2;

/* CPUx Program Synchronous Trap Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PSTR_Bits B;                    /* Bitfield access */
} Ifx_CPU_PSTR;

/* CPUx Program Status Word */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_PSW_Bits B;                     /* Bitfield access */
} Ifx_CPU_PSW;

/* CPUx Safety Protection SPR Region Write Access Enable Register Ai */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_RGN_ACCENA_Bits B;              /* Bitfield access */
} Ifx_CPU_RGN_ACCENA;

/* CPUx Safety Protection SPR Region Write Access Enable Register Bi */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_RGN_ACCENB_Bits B;              /* Bitfield access */
} Ifx_CPU_RGN_ACCENB;

/* CPUx Safety Protection SPR Region Lower Address Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_RGN_LA_Bits B;                  /* Bitfield access */
} Ifx_CPU_RGN_LA;

/* CPUx Safety Protection SPR Region Upper Address Register i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_RGN_UA_Bits B;                  /* Bitfield access */
} Ifx_CPU_RGN_UA;

/* CPUx SRI Error Generation Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SEGEN_Bits B;                   /* Bitfield access */
} Ifx_CPU_SEGEN;

/* CPUx Safety Protection Register Access Enable Register A */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SFR_SPROT_ACCENA_W_Bits B;      /* Bitfield access */
} Ifx_CPU_SFR_SPROT_ACCENA_W;

/* CPUx Safety Protection Region Access Enable Register B */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SFR_SPROT_ACCENB_W_Bits B;      /* Bitfield access */
} Ifx_CPU_SFR_SPROT_ACCENB_W;

/* CPUx SIST Mode Access Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SMACON_Bits B;                  /* Bitfield access */
} Ifx_CPU_SMACON;

/* CPUx Safety Protection SPR Region Read Access Enable Register Ai */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits B;   /* Bitfield access */
} Ifx_CPU_SPR_SPROT_RGNACCENA_R;

/* CPUx Safety Protection SPR Region Read Access Enable Register Bi */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits B;   /* Bitfield access */
} Ifx_CPU_SPR_SPROT_RGNACCENB_R;

/* CPUx Software Debug Event */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SWEVT_Bits B;                   /* Bitfield access */
} Ifx_CPU_SWEVT;

/* CPUx System Configuration Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_SYSCON_Bits B;                  /* Bitfield access */
} Ifx_CPU_SYSCON;

/* CPUx Task Address Space Identifier Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TASK_ASI_Bits B;                /* Bitfield access */
} Ifx_CPU_TASK_ASI;

/* CPUx Temporal Protection System Control Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_CON_Bits B;                 /* Bitfield access */
} Ifx_CPU_TPS_CON;

/* CPUx Exception Timer Class Enable Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits B;      /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_CLASS_EN;

/* CPUx Exception Entry Timer Current Value */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits B;    /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_ENTRY_CVAL;

/* CPUx Exception Entry Timer Load Value */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits B;    /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_ENTRY_LVAL;

/* CPUx Exception Exit Timer Current Value */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits B;     /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_EXIT_CVAL;

/* CPUx Exception Exit  Timer Load Value */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits B;     /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_EXIT_LVAL;

/* CPUx Exception Timer FCX Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_FCX_Bits B;           /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_FCX;

/* CPUx Exception Timer Status Register */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_EXTIM_STAT_Bits B;          /* Bitfield access */
} Ifx_CPU_TPS_EXTIM_STAT;

/* CPUx Temporal Protection System Timer Register y */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TPS_TIMER_Bits B;               /* Bitfield access */
} Ifx_CPU_TPS_TIMER;

/* CPUx TriggerAddressx */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TRIG_ACC_Bits B;                /* Bitfield access */
} Ifx_CPU_TRIG_ACC;

/* CPUx Trigger Address i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TR_ADR_Bits B;                  /* Bitfield access */
} Ifx_CPU_TR_ADR;

/* CPUx Trigger Event i */
typedef union {
  Ifx_UReg_32Bit U;                       /* Unsigned access */
  Ifx_SReg_32Bit I;                       /* Signed access */
  Ifx_CPU_TR_EVT_Bits B;                  /* Bitfield access */
} Ifx_CPU_TR_EVT;


/******************************************************************************/
/* IfxSfr_Cpu_RGN_struct */
/******************************************************************************/
/* RGN object */
/* LA/UA = 定边界(32B对齐), ACCEN = 定谁能进来 */
typedef volatile struct _Ifx_CPU_RGN
{
  Ifx_CPU_RGN_LA LA;                  /* 0, CPUx Safety Protection SPR Region Lower Address Register i */
  Ifx_CPU_RGN_UA UA;                  /* 4, CPUx Safety Protection SPR Region Upper Address Register i */
  Ifx_CPU_RGN_ACCENA ACCENA;          /* 8, CPUx Safety Protection SPR Region Write Access Enable Register Ai */
  Ifx_CPU_RGN_ACCENB ACCENB;          /* C, CPUx Safety Protection SPR Region Write Access Enable Register Bi */
} Ifx_CPU_RGN;


/******************************************************************************/
/* IfxSfr_Cpu_BLK_struct */
/******************************************************************************/
/* BLK object */
typedef volatile struct _Ifx_CPU_BLK
{
  Ifx_CPU_BLK_RABR RABR;    /* 0, CPUx Redirected Address Base Register i */
  Ifx_CPU_BLK_OTAR OTAR;    /* 4, CPUx Overlay Target Address Register i */
  Ifx_CPU_BLK_OMASK OMASK;  /* 8, CPUx Overlay Mask Register i*/
} Ifx_CPU_BLK;


/******************************************************************************/
/* IfxSfr_Cpu_FPU_TRAP_struct */
/******************************************************************************/
/* FPU_TRAP object */
typedef volatile struct _Ifx_CPU_FPU_TRAP
{
  Ifx_CPU_FPU_TRAP_CON CON;     /* 0, CPUx Trap Control Register */
  Ifx_CPU_FPU_TRAP_PC PC;       /* 4, CPUx Trapping Instruction Program Counter Register */
  Ifx_CPU_FPU_TRAP_OPC OPC;     /* 8, CPUx Trapping Instruction Opcode Register */
  Ifx_UReg_8Bit reserved_C[4];  /* C, internal Reserved */
  Ifx_CPU_FPU_TRAP_SRC1 SRC1;   /* 10, CPUx Trapping Instruction Operand Register */
  Ifx_CPU_FPU_TRAP_SRC2 SRC2;   /* 14, CPUx Trapping Instruction Operand Register */
  Ifx_CPU_FPU_TRAP_SRC3 SRC3;   /* 18, CPUx Trapping Instruction Operand Register */
} Ifx_CPU_FPU_TRAP;


/******************************************************************************/
/* IfxSfr_Cpu_DPR_struct */
/******************************************************************************/
/* DPR object */
typedef volatile struct _Ifx_CPU_DPR
{
  Ifx_CPU_DPR_L L;  /* 0, CPUx Data Protection Range y, Lower Bound Register */
  Ifx_CPU_DPR_U U;  /* 4, CPUx Data Protection Range y, Upper Bound Register */
} Ifx_CPU_DPR;


/******************************************************************************/
/* IfxSfr_Cpu_CPR_struct */
/******************************************************************************/
/* CPR object */
typedef volatile struct _Ifx_CPU_CPR
{
  Ifx_CPU_CPR_L L;  /* 0, CPUx Code Protection Range y Lower Bound Register */
  Ifx_CPU_CPR_U U;  /* 4, CPUx Code Protection Range y Upper Bound Register */
} Ifx_CPU_CPR;


/******************************************************************************/
/* IfxSfr_Cpu_TPS_struct */
/******************************************************************************/
/* TPS object */
typedef volatile struct _Ifx_CPU_TPS
{
  Ifx_CPU_TPS_CON CON;         /* 0, CPUx Temporal Protection System Control Register */
  Ifx_CPU_TPS_TIMER TIMER[3];  /* 4, CPUx Temporal Protection System Timer Register y */
} Ifx_CPU_TPS;


/******************************************************************************/
/* IfxSfr_Cpu_TPS_EXTIM_struct */
/******************************************************************************/
/* TPS_EXTIM object */
typedef volatile struct _Ifx_CPU_TPS_EXTIM
{
  Ifx_CPU_TPS_EXTIM_ENTRY_LVAL ENTRY_LVAL;  /* 0, CPUx Exception Entry Timer Load Value */
  Ifx_CPU_TPS_EXTIM_ENTRY_CVAL ENTRY_CVAL;  /* 4, CPUx Exception Entry Timer Current Value */
  Ifx_CPU_TPS_EXTIM_EXIT_LVAL EXIT_LVAL;    /* 8, CPUx Exception Exit Timer Load Value */
  Ifx_CPU_TPS_EXTIM_EXIT_CVAL EXIT_CVAL;    /* C, CPUx Exception Exit Timer Current Value */
  Ifx_CPU_TPS_EXTIM_CLASS_EN CLASS_EN;      /* 10, CPUx Exception Timer Class Enable Register */
  Ifx_CPU_TPS_EXTIM_STAT STAT;              /* 14, CPUx Exception Timer Status Register */
  Ifx_CPU_TPS_EXTIM_FCX FCX;                /* 18, CPUx Exception Timer FCX Register */
} Ifx_CPU_TPS_EXTIM;


/******************************************************************************/
/* IfxSfr_Cpu_TR_struct */
/******************************************************************************/
/* TR object */
typedef volatile struct _Ifx_CPU_TR
{
  Ifx_CPU_TR_EVT EVT;  /* 0, CPUx Trigger Event i */
  Ifx_CPU_TR_ADR ADR;  /* 4, CPUx Trigger Address i */
} Ifx_CPU_TR;


/******************************************************************************/
/* IfxSfr_Cpu_Registers_struct */
/******************************************************************************/
/* CPU object */
typedef volatile struct _Ifx_CPU
{
  Ifx_UReg_8Bit reserved_0[4352];                          /* 0, internal Reserved */
  Ifx_CPU_FLASHCON0 FLASHCON0;                             /* 1100, CPUx Flash Configuration Register 0 */
  Ifx_CPU_FLASHCON1 FLASHCON1;                             /* 1104, CPUx Flash Configuration Register 1 */
  Ifx_CPU_FLASHCON2 FLASHCON2;                             /* 1108, CPUx Flash Configuration Register 2 */
  Ifx_CPU_FLASHCON3 FLASHCON3;                             /* 110C, CPUx Flash Configuration Register 3 */
  Ifx_CPU_FLASHCON4 FLASHCON4;                             /* 1110, CPUx Flash Configuration Register 4 */
  Ifx_UReg_8Bit reserved_1114[48876];                      /* 1114, internal Reserved */
  Ifx_CPU_KRST0 KRST0;                                     /* D000, CPUx Reset Register 0 */
  Ifx_CPU_KRST1 KRST1;                                     /* D004, CPUx Reset Register 1 */
  Ifx_CPU_KRSTCLR KRSTCLR;                                 /* D008, CPUx Reset Clear Register */
  Ifx_UReg_8Bit reserved_D00C[4084];                       /* D00C, internal Reserved */
  Ifx_CPU_RGN RGN[8];                                      /* E000, CPUx Safety Protection SPR Region Write Access Enable Register Bi */
  Ifx_UReg_8Bit reserved_E080[8];                          /* E080, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R0;    /* E088, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R0;    /* E08C, */
  Ifx_UReg_8Bit reserved_E090[8];                          /* E090, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R1;    /* E098, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R1;    /* E09C, */
  Ifx_UReg_8Bit reserved_E0A0[8];                          /* E0A0, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R2;    /* E0A8, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R2;    /* E0AC, */
  Ifx_UReg_8Bit reserved_E0B0[8];                          /* E0B0, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R3;    /* E0B8, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R3;    /* E0BC, */
  Ifx_UReg_8Bit reserved_E0C0[8];                          /* E0C0, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R4;    /* E0C8, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R4;    /* E0CC, */
  Ifx_UReg_8Bit reserved_E0D0[8];                          /* E0D0, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R5;    /* E0D8, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R5;    /* E0DC, */
  Ifx_UReg_8Bit reserved_E0E0[8];                          /* E0E0, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R6;    /* E0E8, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R6;    /* E0EC, */
  Ifx_UReg_8Bit reserved_E0F0[8];                          /* E0F0, internal Reserved */
  Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R7;    /* E0F8, */
  Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R7;    /* E0FC, */
  Ifx_CPU_SFR_SPROT_ACCENA_W SFR_SPROT_ACCENA_W;           /* E100, CPUx Safety Protection Register Access Enable Register A */
  Ifx_CPU_SFR_SPROT_ACCENB_W SFR_SPROT_ACCENB_W;           /* E104, CPUx Safety Protection Region Access Enable Register B */
  Ifx_UReg_8Bit reserved_E108[8];                          /* E108, internal Reserved */
  Ifx_CPU_LPB_SPROT_ACCENA_R LPB_SPROT_ACCENA_R;           /* E110, CPUx Safety Protection Region LPB Read Access Enable Register A */
  Ifx_CPU_LPB_SPROT_ACCENB_R LPB_SPROT_ACCENB_R;           /* E114, CPUx Safety Protection Region LPB Read Access Enable Register B */
  Ifx_UReg_8Bit reserved_E118[232];                        /* E118, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA0;              /* E200, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA0;              /* E204, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W0;  /* E208, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W0;  /* E20C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA1;              /* E210, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA1;              /* E214, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W1;  /* E218, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W1;  /* E21C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA2;              /* E220, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA2;              /* E224, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W2;  /* E228, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W2;  /* E22C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA3;              /* E230, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA3;              /* E234, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W3;  /* E238, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W3;  /* E23C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA4;              /* E240, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA4;              /* E244, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W4;  /* E248, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W4;  /* E24C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA5;              /* E250, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA5;              /* E254, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W5;  /* E258, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W5;  /* E25C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA6;              /* E260, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA6;              /* E264, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W6;  /* E268, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W6;  /* E26C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA7;              /* E270, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA7;              /* E274, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W7;  /* E278, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W7;  /* E27C, CPUx Safety Protection Region DLMU Write Access Enable Register Bi */
  Ifx_UReg_8Bit reserved_E280[8];                          /* E280, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R0;  /* E288, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R0;  /* E28C, */
  Ifx_UReg_8Bit reserved_E290[8];                          /* E290, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R1;  /* E298, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R1;  /* E29C, */
  Ifx_UReg_8Bit reserved_E2A0[8];                          /* E2A0, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R2;  /* E2A8, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R2;  /* E2AC, */
  Ifx_UReg_8Bit reserved_E2B0[8];                          /* E2B0, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R3;  /* E2B8, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R3;  /* E2BC, */
  Ifx_UReg_8Bit reserved_E2C0[8];                          /* E2C0, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R4;  /* E2C8, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R4;  /* E2CC, */
  Ifx_UReg_8Bit reserved_E2D0[8];                          /* E2D0, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R5;  /* E2D8, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R5;  /* E2DC, */
  Ifx_UReg_8Bit reserved_E2E0[8];                          /* E2E0, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R6;  /* E2E8, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R6;  /* E2EC, */
  Ifx_UReg_8Bit reserved_E2F0[8];                          /* E2F0, internal Reserved */
  Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R7;  /* E2F8, */
  Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R7;  /* E2FC, */
  Ifx_UReg_8Bit reserved_E300[6144];                       /* E300, internal Reserved */
  Ifx_CPU_OSEL OSEL;                                       /* FB00, CPUx  Overlay Range Select Register */
  Ifx_UReg_8Bit reserved_FB04[12];                         /* FB04, internal Reserved */
  Ifx_CPU_BLK BLK[32];                                     /* FB10, CPUx Overlay Mask Register i */
  Ifx_UReg_8Bit reserved_FC90[5024];                       /* FC90, internal Reserved */
  Ifx_CPU_SEGEN SEGEN;                                     /* 11030, CPUx SRI Error Generation Register */
  Ifx_UReg_8Bit reserved_11034[28624];                     /* 11034, internal Reserved */
  Ifx_CPU_TASK_ASI TASK_ASI;                               /* 18004, CPUx Task Address Space Identifier Register */
  Ifx_UReg_8Bit reserved_18008[248];                       /* 18008, internal Reserved */
  Ifx_CPU_PMA0 PMA0;                                       /* 18100, CPUx Data Access CacheabilityRegister */
  Ifx_CPU_PMA1 PMA1;                                       /* 18104, CPUx Code Access CacheabilityRegister */
  Ifx_CPU_PMA2 PMA2;                                       /* 18108, CPUx  Peripheral Space Identifier register */
  Ifx_UReg_8Bit reserved_1810C[3828];                      /* 1810C, internal Reserved */
  Ifx_CPU_DCON2 DCON2;                                     /* 19000, CPUx Data Control Register 2 */
  Ifx_UReg_8Bit reserved_19004[8];                         /* 19004, internal Reserved */
  Ifx_CPU_SMACON SMACON;                                   /* 1900C, CPUx SIST Mode Access Control Register */
  Ifx_CPU_DSTR DSTR;                                       /* 19010, CPUx Data Synchronous Trap Register */
  Ifx_UReg_8Bit reserved_19014[4];                         /* 19014, internal Reserved */
  Ifx_CPU_DATR DATR;                                       /* 19018, CPUx Data Asynchronous Trap Register */
  Ifx_CPU_DEADD DEADD;                                     /* 1901C, CPUx Data Error Address Register */
  Ifx_CPU_DIEAR DIEAR;                                     /* 19020, CPUx Data Integrity Error Address Register */
  Ifx_CPU_DIETR DIETR;                                     /* 19024, CPUx Data Integrity Error Trap Register */
  Ifx_UReg_8Bit reserved_19028[24];                        /* 19028, internal Reserved */
  Ifx_CPU_DCON0 DCON0;                                     /* 19040, CPUx Data Memory Control Register */
  Ifx_UReg_8Bit reserved_19044[444];                       /* 19044, internal Reserved */
  Ifx_CPU_PSTR PSTR;                                       /* 19200, CPUx Program Synchronous Trap Register */
  Ifx_CPU_PCON1 PCON1;                                     /* 19204, CPUx Program Control 1 */
  Ifx_CPU_PCON2 PCON2;                                     /* 19208, CPUx Program Control 2 */
  Ifx_CPU_PCON0 PCON0;                                     /* 1920C, CPUx Program Control 0 */
  Ifx_CPU_PIEAR PIEAR;                                     /* 19210, CPUx Program Integrity Error Address Register */
  Ifx_CPU_PIETR PIETR;                                     /* 19214, CPUx Program Integrity Error Trap Register */
  Ifx_UReg_8Bit reserved_19218[488];                       /* 19218, internal Reserved */
  Ifx_CPU_COMPAT COMPAT;                                   /* 19400, CPUx Compatibility Control Register */
  Ifx_UReg_8Bit reserved_19404[3068];                      /* 19404, internal Reserved */
  Ifx_CPU_FPU_TRAP FPU_TRAP;                               /* 1A000, CPUx Trapping Instruction Operand Register */
  Ifx_UReg_8Bit reserved_1A01C[8164];                      /* 1A01C, internal Reserved */
  Ifx_CPU_DPR DPR[18];                                     /* 1C000, CPUx Data Protection Range y, Upper Bound Register */
  Ifx_UReg_8Bit reserved_1C090[3952];                      /* 1C090, internal Reserved */
  Ifx_CPU_CPR CPR[10];                                     /* 1D000, CPUx Code Protection Range y Upper Bound Register */
  Ifx_UReg_8Bit reserved_1D050[4016];                      /* 1D050, internal Reserved */
  Ifx_CPU_CPXE CPXE_0;                                     /* 1E000, CPUx Code Protection Execute Enable Register Set y */
  Ifx_CPU_CPXE CPXE_1;                                     /* 1E004, CPUx Code Protection Execute Enable Register Set y */
  Ifx_CPU_CPXE CPXE_2;                                     /* 1E008, CPUx Code Protection Execute Enable Register Set y */
  Ifx_CPU_CPXE CPXE_3;                                     /* 1E00C, CPUx Code Protection Execute Enable Register Set y */
  Ifx_CPU_DPRE DPRE_0;                                     /* 1E010, CPUx Data Protection Read Enable Register Set y */
  Ifx_CPU_DPRE DPRE_1;                                     /* 1E014, CPUx Data Protection Read Enable Register Set y */
  Ifx_CPU_DPRE DPRE_2;                                     /* 1E018, CPUx Data Protection Read Enable Register Set y */
  Ifx_CPU_DPRE DPRE_3;                                     /* 1E01C, CPUx Data Protection Read Enable Register Set y */
  Ifx_CPU_DPWE DPWE_0;                                     /* 1E020, CPUx Data Protection Write Enable Register Set y */
  Ifx_CPU_DPWE DPWE_1;                                     /* 1E024, CPUx Data Protection Write Enable Register Set y */
  Ifx_CPU_DPWE DPWE_2;                                     /* 1E028, CPUx Data Protection Write Enable Register Set y */
  Ifx_CPU_DPWE DPWE_3;                                     /* 1E02C, CPUx Data Protection Write Enable Register Set y */
  Ifx_UReg_8Bit reserved_1E030[16];                        /* 1E030, internal Reserved */
  Ifx_CPU_CPXE CPXE_4;                                     /* 1E040, CPUx Code Protection Execute Enable Register Set y */
  Ifx_CPU_CPXE CPXE_5;                                     /* 1E044, CPUx Code Protection Execute Enable Register Set y */
  Ifx_UReg_8Bit reserved_1E048[8];                         /* 1E048, internal Reserved */
  Ifx_CPU_DPRE DPRE_4;                                     /* 1E050, CPUx Data Protection Read Enable Register Set y */
  Ifx_CPU_DPRE DPRE_5;                                     /* 1E054, CPUx Data Protection Read Enable Register Set y */
  Ifx_UReg_8Bit reserved_1E058[8];                         /* 1E058, internal Reserved */
  Ifx_CPU_DPWE DPWE_4;                                     /* 1E060, CPUx Data Protection Write Enable Register Set y */
  Ifx_CPU_DPWE DPWE_5;                                     /* 1E064, CPUx Data Protection Write Enable Register Set y */
  Ifx_UReg_8Bit reserved_1E068[920];                       /* 1E068, internal Reserved */
  Ifx_CPU_TPS TPS;                                         /* 1E400, */
  Ifx_UReg_8Bit reserved_1E410[48];                        /* 1E410, internal Reserved */
  Ifx_CPU_TPS_EXTIM TPS_EXTIM;                             /* 1E440, CPUx Exception Timer FCX Register */
  Ifx_UReg_8Bit reserved_1E45C[2980];                      /* 1E45C, internal Reserved */
  Ifx_CPU_TR TR[8];                                        /* 1F000, CPUx Trigger Address i */
  Ifx_UReg_8Bit reserved_1F040[3008];                      /* 1F040, internal Reserved */
  Ifx_CPU_CCTRL CCTRL;                                     /* 1FC00, CPUx Counter Control */
  Ifx_CPU_CCNT CCNT;                                       /* 1FC04, CPUx CPU Clock Cycle Count */
  Ifx_CPU_ICNT ICNT;                                       /* 1FC08, CPUx Instruction Count */
  Ifx_CPU_M1CNT M1CNT;                                     /* 1FC0C, CPUx Multi-Count Register 1 */
  Ifx_CPU_M2CNT M2CNT;                                     /* 1FC10, CPUx Multi-Count Register 2 */
  Ifx_CPU_M3CNT M3CNT;                                     /* 1FC14, CPUx Multi-Count Register 3 */
  Ifx_UReg_8Bit reserved_1FC18[232];                       /* 1FC18, internal Reserved */
  Ifx_CPU_DBGSR DBGSR;                                     /* 1FD00, CPUx Debug Status Register */
  Ifx_UReg_8Bit reserved_1FD04[4];                         /* 1FD04, internal Reserved */
  Ifx_CPU_EXEVT EXEVT;                                     /* 1FD08, CPUx External Event Register */
  Ifx_CPU_CREVT CREVT;                                     /* 1FD0C, CPUx Core Register Access Event */
  Ifx_CPU_SWEVT SWEVT;                                     /* 1FD10, CPUx Software Debug Event */
  Ifx_UReg_8Bit reserved_1FD14[28];                        /* 1FD14, internal Reserved */
  Ifx_CPU_TRIG_ACC TRIG_ACC;                               /* 1FD30, CPUx TriggerAddressx */
  Ifx_UReg_8Bit reserved_1FD34[12];                        /* 1FD34, internal Reserved */
  Ifx_CPU_DMS DMS;                                         /* 1FD40, CPUx Debug Monitor Start Address */
  Ifx_CPU_DCX DCX;                                         /* 1FD44, CPUx Debug Context Save Area Pointer */
  Ifx_CPU_DBGTCR DBGTCR;                                   /* 1FD48, CPUx Debug Trap Control Register */
  Ifx_UReg_8Bit reserved_1FD4C[180];                       /* 1FD4C, internal Reserved */
  Ifx_CPU_PCXI PCXI;                                       /* 1FE00, CPUx Previous Context Information Register */
  Ifx_CPU_PSW PSW;                                         /* 1FE04, CPUx Program Status Word */
  Ifx_CPU_PC PC;                                           /* 1FE08, CPUx Program Counter */
  Ifx_UReg_8Bit reserved_1FE0C[8];                         /* 1FE0C, internal Reserved */
  Ifx_CPU_SYSCON SYSCON;                                   /* 1FE14, CPUx System Configuration Register */
  Ifx_CPU_CPU_ID CPU_ID;                                   /* 1FE18, CPUx Identification Register TC1.6.2P */
  Ifx_CPU_CORE_ID CORE_ID;                                 /* 1FE1C, CPUx Core Identification Register */
  Ifx_CPU_BIV BIV;                                         /* 1FE20, CPUx Base Interrupt Vector Table Pointer */
  Ifx_CPU_BTV BTV;                                         /* 1FE24, CPUx Base Trap Vector Table Pointer */
  Ifx_CPU_ISP ISP;                                         /* 1FE28, CPUx Interrupt Stack Pointer */
  Ifx_CPU_ICR ICR;                                         /* 1FE2C, CPUx Interrupt Control Register */
  Ifx_UReg_8Bit reserved_1FE30[8];                         /* 1FE30, internal Reserved */
  Ifx_CPU_FCX FCX;                                         /* 1FE38, CPUx Free CSA List Head Pointer */
  Ifx_CPU_LCX LCX;                                         /* 1FE3C, CPUx Free CSA List Limit Pointer */
  Ifx_UReg_8Bit reserved_1FE40[16];                        /* 1FE40, internal Reserved */
  Ifx_CPU_CUS_ID CUS_ID;                                   /* 1FE50, CPUx Customer ID register */
  Ifx_UReg_8Bit reserved_1FE54[172];                       /* 1FE54, internal Reserved */
  Ifx_CPU_D D[16];                                         /* 1FF00, CPUx Data General Purpose Register y */
  Ifx_UReg_8Bit reserved_1FF40[64];                        /* 1FF40, internal Reserved */
  Ifx_CPU_A A[16];                                         /* 1FF80, CPUx Address General Purpose Register y */
  Ifx_UReg_8Bit reserved_1FFC0[64];                        /* 1FFC0, internal Reserved */
} Ifx_CPU;



#endif  /* IFXCPU_REGDEF_H */

