Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,43
design__inferred_latch__count,0
design__instance__count,2042
design__instance__area,27517.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000478006579214707
power__switching__total,0.00009457597479922697
power__leakage__total,0.0000022995845938567072
power__total,0.0005748821422457695
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.268376134467552
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2680029329872694
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10749357264117292
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.178308817202772
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107494
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.956842
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29399880584408095
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29034084291909174
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6080014441781513
timing__setup__ws__corner:nom_slow_1p08V_125C,13.045218607915736
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.608001
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.045218
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27827183012166157
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2766127682978915
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29375763764073604
timing__setup__ws__corner:nom_typ_1p20V_25C,14.872841157389772
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293758
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.523318
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.268376134467552
clock__skew__worst_setup,0.2680029329872694
timing__hold__ws,0.10749357264117292
timing__setup__ws,13.045218607915736
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107494
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.045218
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2042
design__instance__area__stdcell,27517.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.457786
design__instance__utilization__stdcell,0.457786
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,38
design__instance__area__class:inverter,212.285
design__instance__count__class:sequential_cell,146
design__instance__area__class:sequential_cell,6887.46
design__instance__count__class:multi_input_combinational_cell,1387
design__instance__area__class:multi_input_combinational_cell,14172.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,399
design__instance__area__class:timing_repair_buffer,5670
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,49914.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,241
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,7
design__instance__count__class:antenna_cell,7
design__instance__area__class:antenna_cell,38.1024
route__net,2186
route__net__special,2
route__drc_errors__iter:0,1748
route__wirelength__iter:0,56176
route__drc_errors__iter:1,844
route__wirelength__iter:1,55463
route__drc_errors__iter:2,817
route__wirelength__iter:2,55399
route__drc_errors__iter:3,176
route__wirelength__iter:3,55151
route__drc_errors__iter:4,64
route__wirelength__iter:4,55092
route__drc_errors__iter:5,16
route__wirelength__iter:5,55041
route__drc_errors__iter:6,0
route__wirelength__iter:6,55055
route__drc_errors,0
route__wirelength,55055
route__vias,14046
route__vias__singlecut,14046
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,484.97
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,156
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,156
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,156
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,156
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000714762
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000903045
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000034848
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000903045
design_powergrid__voltage__worst,0.00000903045
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000903045
design_powergrid__drop__worst__net:VPWR,0.00000714762
design_powergrid__voltage__worst__net:VGND,0.00000903045
design_powergrid__drop__worst__net:VGND,0.00000903045
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000350999999999999985175378434953952222485895617865025997161865234375
ir__drop__worst,0.0000071500000000000001529050323856306903280710685066878795623779296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
