// Seed: 1519603869
module module_0 (
    input  wand  id_0,
    output tri   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri1  id_4,
    output logic id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  wor   id_10
);
  always id_5 <= 1;
  assign id_1 = !id_2;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3
    , id_22,
    input tri id_4,
    input wand id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input wor id_10,
    output logic id_11,
    input supply1 id_12,
    input wire id_13,
    output tri1 id_14,
    output uwire id_15,
    output uwire id_16,
    input tri1 id_17,
    input supply1 id_18,
    input wand id_19,
    output wor id_20
);
  initial begin
    begin
      $display(1);
      begin
        #(1) id_11 <= 1;
      end
      id_11 = 1 - id_8;
      id_16 = id_17 ^ 1'b0;
    end
  end
  module_0(
      id_2, id_16, id_2, id_14, id_9, id_11, id_20, id_12, id_17, id_13, id_9
  );
  assign id_14 = 1;
  supply0 id_23 = 1, id_24;
endmodule
