#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: IS04569PCG01PDM

# Wed Apr 13 17:14:36 2022

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":22:7:22:18|Top entity is set to gagRetTopMod.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":22:7:22:18|Synthesizing work.gagrettopmod.architecture_gagrettopmod.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":247:2:247:10|Removing redundant assignment.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\smartgen\blockram32k8\blockram32k8.vhd":8:7:8:18|Synthesizing work.blockram32k8.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":3161:10:3161:15|Synthesizing proasic3e.ram4k9.syn_black_box.
Post processing for proasic3e.ram4k9.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2999:10:2999:12|Synthesizing proasic3e.vcc.syn_black_box.
Post processing for proasic3e.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":1894:10:1894:12|Synthesizing proasic3e.gnd.syn_black_box.
Post processing for proasic3e.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2368:10:2368:12|Synthesizing proasic3e.or2.syn_black_box.
Post processing for proasic3e.or2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2166:10:2166:12|Synthesizing proasic3e.mx2.syn_black_box.
Post processing for proasic3e.mx2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2245:10:2245:15|Synthesizing proasic3e.nand3b.syn_black_box.
Post processing for proasic3e.nand3b.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2098:10:2098:12|Synthesizing proasic3e.inv.syn_black_box.
Post processing for proasic3e.inv.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2254:10:2254:15|Synthesizing proasic3e.nand3c.syn_black_box.
Post processing for proasic3e.nand3c.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2227:10:2227:14|Synthesizing proasic3e.nand3.syn_black_box.
Post processing for proasic3e.nand3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2236:10:2236:15|Synthesizing proasic3e.nand3a.syn_black_box.
Post processing for proasic3e.nand3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":1579:10:1579:17|Synthesizing proasic3e.dfn1e1c0.syn_black_box.
Post processing for proasic3e.dfn1e1c0.syn_black_box
Post processing for work.blockram32k8.def_arch
@W: CL168 :"G:\omsai\intern_ezusbcard\M1_ExtRam\smartgen\blockram32k8\blockram32k8.vhd":2319:4:2319:25|Removing instance 	INVB_READ_EN_GATE[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"G:\omsai\intern_ezusbcard\M1_ExtRam\smartgen\blockram32k8\blockram32k8.vhd":2304:4:2304:25|Removing instance 	INVB_READ_EN_GATE[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"G:\omsai\intern_ezusbcard\M1_ExtRam\smartgen\blockram32k8\blockram32k8.vhd":2239:4:2239:25|Removing instance 	INVB_READ_EN_GATE[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"G:\omsai\intern_ezusbcard\M1_ExtRam\smartgen\blockram32k8\blockram32k8.vhd":1539:4:1539:25|Removing instance 	INVB_READ_EN_GATE[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"G:\omsai\intern_ezusbcard\M1_ExtRam\smartgen\blockram32k8\blockram32k8.vhd":1120:4:1120:25|Removing instance 	INVB_READ_EN_GATE[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\M1Proc.vhd":34:7:34:12|Synthesizing work.m1proc.rtl.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\CortexM1Top_a3pe.vhd":34:7:34:17|Synthesizing work.cortexm1top.cortexm1top_i.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":12:7:12:15|Synthesizing work.resetsync.cortexm1top_i.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":5:7:5:13|Synthesizing work.uj_jtag.cortexm1top_i10.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":66:7:66:22|Signal cortexm1top_ilol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":68:7:68:22|Signal cortexm1top_oiol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":70:7:70:22|Signal cortexm1top_liol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":72:7:72:22|Signal cortexm1top_iiol is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.uj_jtag.cortexm1top_i10
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":4118:11:4118:15|Synthesizing proasic3e.ujtag.syn_black_box.
Post processing for proasic3e.ujtag.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":3135:10:3135:15|Synthesizing proasic3e.clkint.syn_black_box.
Post processing for proasic3e.clkint.syn_black_box
Post processing for work.resetsync.cortexm1top_i
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\CortexM1Integration\M1A3PE3000\0_01_1_0_0000_0000_1_1\timingshell\vhdl\arm_synplify.vhd":126:7:126:25|Synthesizing work.cortexm1integration.synplify_timing_shell.
Post processing for work.cortexm1integration.synplify_timing_shell
Post processing for work.cortexm1top.cortexm1top_i
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd":29:7:29:15|Synthesizing coretimer_lib.coretimer.synth.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd":323:24:323:28|Removing redundant assignment.
Post processing for coretimer_lib.coretimer.synth
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":41:7:41:17|Synthesizing corememctrl_lib.corememctrl.rtl.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":759:42:759:58|Signal wr_follow_rd_next in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":759:87:759:102|Signal memdata_rd_flash in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1006:6:1006:12|Signal ihready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2080:14:2080:22|Signal iflashwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2080:24:2080:31|Signal isramwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2080:33:2080:42|Signal isramcsn_s in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:13:2278:21|Signal iflashwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:23:2278:30|Signal isramwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:33:2278:41|Signal iflashcsn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:66:2278:73|Signal haddrreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2368:18:2368:31|OTHERS clause is not synthesized.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2374:18:2374:31|OTHERS clause is not synthesized.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":302:14:302:29|Signal memdata_rd_flash is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corememctrl_lib.corememctrl.rtl
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|All reachable assignments to HselFlash_d are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Optimizing register bit HselFlashReg to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Optimizing register bit wr_follow_rd_next to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register wr_follow_rd_next. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Pruning unused register HselFlashReg. Make sure that there are no unused intermediate registers.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":29:7:29:32|Synthesizing coregpio_lib.m1proc_coregpio_0_coregpio.rtl.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":969:23:969:27|Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":373:9:373:19|Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for coregpio_lib.m1proc_coregpio_0_coregpio.rtl
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_8(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_8(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_8(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_3(0). Make sure that there are no unused intermediate registers.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":1498:41:1498:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":29:7:29:19|Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":29:7:29:31|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":28:7:28:36|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":28:7:28:30|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":342:15:342:28|OTHERS clause is not synthesized.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\coreahbsram.vhd":3:7:3:17|Synthesizing work.coreahbsram.coreahbsram_oi.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sram.vhd":3:7:3:21|Synthesizing work.coreahbsram_oii.coreahbsram_oi.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":4:7:4:21|Synthesizing work.coreahbsram_oo0.coreahbsram_oi.
@W: CG296 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":284:0:284:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":7012:6:7012:20|Referenced variable coreahbsram_io1 is not in sensitivity list.
Post processing for work.coreahbsram_oo0.coreahbsram_oi
@W: CL279 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":278:0:278:1|Pruning register bits 11 to 9 of COREAHBSRam_io1(12 downto 9). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.coreahbsram_oii.coreahbsram_oi
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbsramif.vhd":3:7:3:19|Synthesizing work.coreahbsram_o.coreahbsram_oi.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":3:7:3:20|Synthesizing work.coreahbsram_l1.coreahbsram_oi.
@N: CD233 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":24:21:24:22|Using sequential encoding for type coreahbsram_ll0.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":87:0:87:13|OTHERS clause is not synthesized.
Post processing for work.coreahbsram_l1.coreahbsram_oi
@W: CL260 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":101:0:101:1|Pruning register bit 2 of COREAHBSram_l10(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":3:7:3:20|Synthesizing work.coreahbsram_li.coreahbsram_oi.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":77:0:77:14|Removing redundant assignment.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":78:0:78:14|Removing redundant assignment.
@N: CD364 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":115:0:115:14|Removing redundant assignment.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":52:7:52:21|Signal coreahbsram_ooi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":54:7:54:21|Signal coreahbsram_loi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":56:7:56:21|Signal coreahbsram_ioi is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreahbsram_li.coreahbsram_oi
Post processing for work.coreahbsram_o.coreahbsram_oi
Post processing for work.coreahbsram.coreahbsram_oi
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":27:7:27:38|Synthesizing coreahblite_lib.m1proc_coreahblite_0_coreahblite.coreahblite_arch.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:17|Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:13|Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:8:358:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:20:358:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:8:359:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:20:359:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:8:360:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:20:360:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":361:8:361:17|Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":361:20:361:32|Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:8:362:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:20:362:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:8:363:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:20:363:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:8:364:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:20:364:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:8:365:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:20:365:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:8:366:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:20:366:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:8:367:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:20:367:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":650:12:650:25|OTHERS clause is not synthesized.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@W: CL177 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:8:358:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:20:358:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:8:359:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:20:359:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:8:360:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:20:360:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:8:362:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:20:362:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:8:363:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:20:363:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:8:364:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:20:364:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:8:365:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:20:365:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:8:366:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:20:366:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:8:367:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:20:367:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":650:12:650:25|OTHERS clause is not synthesized.
@N: CD630 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@W: CL177 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.m1proc_coreahblite_0_coreahblite.coreahblite_arch
Post processing for work.m1proc.rtl
Post processing for work.gagrettopmod.architecture_gagrettopmod
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":244:1:244:2|All reachable assignments to clock24_s are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input port bits 16 to 11 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input port bits 9 to 2 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input port bits 16 to 11 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input port bits 9 to 2 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:16|Input HRDATA_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":89:8:89:17|Input HRDATA_S16 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":90:8:90:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input SDATAREADY is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input SHRESP is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S0 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:16|Input HRDATA_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S10 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S10 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":89:8:89:17|Input HRDATA_S16 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":90:8:90:20|Input HREADYOUT_S16 is unused.
@N: CL201 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":56:8:56:16|Input HWDATA_M1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":66:8:66:16|Input HWDATA_M2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":76:8:76:16|Input HWDATA_M3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":104:8:104:16|Input HRDATA_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":105:8:105:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":106:8:106:15|Input HRESP_S2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":116:8:116:16|Input HRDATA_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":117:8:117:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":118:8:118:15|Input HRESP_S3 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":128:8:128:16|Input HRDATA_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":129:8:129:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":130:8:130:15|Input HRESP_S4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":140:8:140:16|Input HRDATA_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":141:8:141:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:15|Input HRESP_S5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":152:8:152:16|Input HRDATA_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:15|Input HRESP_S6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:16|Input HRDATA_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":178:8:178:15|Input HRESP_S8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":188:8:188:16|Input HRDATA_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":189:8:189:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":190:8:190:15|Input HRESP_S9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":212:8:212:17|Input HRDATA_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":213:8:213:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":214:8:214:16|Input HRESP_S11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":224:8:224:17|Input HRDATA_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":225:8:225:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":226:8:226:16|Input HRESP_S12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":236:8:236:17|Input HRDATA_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":237:8:237:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":238:8:238:16|Input HRESP_S13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":248:8:248:17|Input HRDATA_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":249:8:249:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":250:8:250:16|Input HRESP_S14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":260:8:260:17|Input HRDATA_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":261:8:261:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":262:8:262:16|Input HRESP_S15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":272:8:272:17|Input HRDATA_S16 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":273:8:273:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":274:8:274:16|Input HRESP_S16 is unused.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":188:0:188:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":201:0:201:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":214:0:214:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":227:0:227:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":240:0:240:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":253:0:253:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":266:0:266:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":279:0:279:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":292:0:292:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":305:0:305:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":318:0:318:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":331:0:331:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":344:0:344:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":357:0:357:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":370:0:370:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":383:0:383:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":396:0:396:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":149:0:149:7|Input HPROT_M0 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":160:0:160:7|Input HPROT_M1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":171:0:171:7|Input HPROT_M2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":182:0:182:7|Input HPROT_M3 is unused.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":8:0:8:5|Input port bit 0 of htrans(1 downto 0) is unused 
@N: CL201 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":93:0:93:1|Trying to extract state machine for register COReAhbSram_l00.
Extracted state machine for register COReAhbSram_l00
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":11:0:11:13|Input port bit 2 of coreahbsram_o1(2 downto 0) is unused 
@N: CL201 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":46:6:46:11|Input port bit 0 of htrans(1 downto 0) is unused 
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":108:0:108:7|Input PRDATAS1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":125:0:125:7|Input PREADYS1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":142:0:142:8|Input PSLVERRS1 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":174:4:174:9|Input port bits 31 to 2 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Trying to extract state machine for register MemCntlState.
Extracted state machine for register MemCntlState
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0110
   1000
   1001
   1010
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Optimizing register bit iFLASHWEN to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Optimizing register bit iFLASHOEN to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Optimizing register bit iFLASHCSN to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Optimizing register bit trans_split_count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Optimizing register bit trans_split_count(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register trans_split_count(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register iFLASHCSN. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Pruning unused register iFLASHOEN. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Pruning unused register iFLASHWEN. Make sure that there are no unused intermediate registers.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":98:8:98:12|Input REMAP is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":26:0:26:7|Input RV_NTRST is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":27:0:27:5|Input RV_TDI is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":28:0:28:5|Input RV_TMS is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":29:0:29:5|Input RV_TCK is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":32:0:32:10|Input RV_nSRST_IN is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":33:1:33:8|Input RV_DBGRQ is unused.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\CortexM1Top_a3pe.vhd":89:0:89:4|Input port bit 1 of hresp(1 downto 0) is unused 
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\CortexM1Top_a3pe.vhd":45:0:45:7|Input PORESETN is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":25:1:25:8|Input CLK48MHZ is unused.
@N: CL159 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":57:1:57:9|Input LVDSRXENB is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 13 17:14:39 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
@N: NF107 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":22:7:22:18|Selected library: work cell: gagRetTopMod view architecture_gagrettopmod as top level
@N: NF107 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":22:7:22:18|Selected library: work cell: gagRetTopMod view architecture_gagrettopmod as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 13 17:14:39 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Apr 13 17:14:39 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
@N: NF107 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":22:7:22:18|Selected library: work cell: gagRetTopMod view architecture_gagrettopmod as top level
@N: NF107 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\gagRetTopMod.vhd":22:7:22:18|Selected library: work cell: gagRetTopMod view architecture_gagrettopmod as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 13 17:14:41 2022

###########################################################]
Pre-mapping Report

# Wed Apr 13 17:14:41 2022

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod_scck.rpt 
Printing clock  summary report in "G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)

@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":427:8:427:9|Sequential instance M1Proc_0.CoreGPIO_0.gpin1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":427:8:427:9|Sequential instance M1Proc_0.CoreGPIO_0.gpin1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":424:8:424:15|Sequential instance M1Proc_0.CoreGPIO_0.gpin2[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":424:8:424:15|Sequential instance M1Proc_0.CoreGPIO_0.gpin2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Sequential instance M1Proc_0.CoreGPIO_0.gpin3[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Sequential instance M1Proc_0.CoreGPIO_0.gpin3[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":436:7:436:8|Sequential instance M1Proc_0.CoreMemCtrl_0.Busy_d is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.HWRITE_d is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.SelHaddrReg is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.Valid_d is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":738:7:738:8|Sequential instance M1Proc_0.CoreMemCtrl_0.iHready is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.iMEMDATAOEN is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1825:6:1825:7|Sequential instance M1Proc_0.CoreMemCtrl_0.iSRAMCSN[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1951:12:1951:13|Sequential instance M1Proc_0.CoreMemCtrl_0.iSRAMWEN is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.pipeline_rd_d1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.pipeline_rd_d2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.ssram_read_buzy_next is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.ssram_read_buzy_next_d is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":340:8:340:9|Sequential instance M1Proc_0.CoreTimer_0.CountIsZeroReg is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":293:8:293:9|Sequential instance M1Proc_0.CoreTimer_0.CountPulse is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":396:8:396:9|Sequential instance M1Proc_0.CoreTimer_0.IntClr is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":203:8:203:9|Sequential instance M1Proc_0.CoreTimer_0.LoadEnReg is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":367:8:367:9|Sequential instance M1Proc_0.CoreTimer_0.RawTimInt is reduced to a combinational gate by constant propagation.
@N: MO111 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\gagrettopmod.vhd":274:10:274:11|Tristate driver Unused_70_1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) on net Unused_70 (in view: work.gagRetTopMod(architecture_gagrettopmod)) has its enable tied to GND.
@N: MO111 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\gagrettopmod.vhd":275:10:275:11|Tristate driver Unused_73_1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) on net Unused_73 (in view: work.gagRetTopMod(architecture_gagrettopmod)) has its enable tied to GND.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":317:6:317:7|Sequential instance M1Proc_0.COREAHBTOAPB3_0.U_AhbToApbSM.HREADYOUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Sequential instance M1Proc_0.COREAHBTOAPB3_0.U_AhbToApbSM.PSEL is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Sequential instance M1Proc_0.COREAHBTOAPB3_0.U_AhbToApbSM.PWRITE is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":317:6:317:7|Sequential instance M1Proc_0.COREAHBTOAPB3_0.U_AhbToApbSM.errorRespState is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Sequential instance M1Proc_0.COREAHBTOAPB3_0.U_PenableScheduler.PENABLE is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Sequential instance M1Proc_0.CoreMemCtrl_0.iSRAMOEN is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":395:0:395:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CORTEXM1Top_iIL is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":366:0:366:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CORTEXM1Top_iLL is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":366:0:366:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CORTEXM1Top_oIL is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":395:0:395:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CORTexM1ToP_I0L is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":395:0:395:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CORTexM1Top_L0L is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":354:0:354:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CORtexM1ToP_LOL is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":366:0:366:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CoRTEXM1Top_llL is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":395:0:395:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CorTEXM1Top_o0L is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":385:0:385:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CortexM1TOP_Lil is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":366:0:366:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CortexM1TOP_Oll is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":344:0:344:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.CortexM1TOP_iol is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":395:0:395:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.DBGRESETn is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":366:0:366:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.HRESETn is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":344:0:344:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.SYSRESETN is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":385:0:385:1|Sequential instance M1Proc_0.CortexM1Top_0.RS.WDOGRESN is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_2.masterRegAddrSel is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_3.masterRegAddrSel is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Sequential instance M1Proc_0.CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Sequential instance M1Proc_0.CoreAhbSram_0.COREAHBSRam_i1i.Sram_bYTE2.COREAHBSRam_io1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Sequential instance M1Proc_0.CoreAhbSram_0.COREAHBSRam_i1i.Sram_bYTE3.COREAHBSRam_io1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Sequential instance M1Proc_0.CoreAhbSram_0.COREAHBSRam_i1i.Sram_byte0.COREAHBSRam_io1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_1.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_2.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_3.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHMASTLOCK (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHWRITE (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHTRANS[1:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHBURST[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHSIZE[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHADDR[31:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4543:4:4543:16|Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4618:4:4618:16|Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4693:4:4693:16|Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7660:0:7660:15|Removing sequential instance CoreAhBSRAM_lioi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7736:0:7736:15|Removing sequential instance COREAhbSram_IIOI (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7812:0:7812:15|Removing sequential instance COreAhbSrAM_O0oi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7888:0:7888:15|Removing sequential instance COreAhbSrAM_L0oi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7964:0:7964:15|Removing sequential instance CoreAhBSRAM_i0oi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8040:0:8040:15|Removing sequential instance CoreAhbSRAM_O1oi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8116:0:8116:15|Removing sequential instance CoreAhbSRAM_l1oi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8192:0:8192:15|Removing sequential instance COreAhbSrAM_I1Oi (in view: work.CoreAhbSram_OO0_3(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7660:0:7660:15|Removing sequential instance CoreAhBSRAM_lioi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7736:0:7736:15|Removing sequential instance COREAhbSram_IIOI (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7812:0:7812:15|Removing sequential instance COreAhbSrAM_O0oi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7888:0:7888:15|Removing sequential instance COreAhbSrAM_L0oi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7964:0:7964:15|Removing sequential instance CoreAhBSRAM_i0oi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8040:0:8040:15|Removing sequential instance CoreAhbSRAM_O1oi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8116:0:8116:15|Removing sequential instance CoreAhbSRAM_l1oi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8192:0:8192:15|Removing sequential instance COreAhbSrAM_I1Oi (in view: work.CoreAhbSram_OO0_2(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7660:0:7660:15|Removing sequential instance CoreAhBSRAM_lioi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7736:0:7736:15|Removing sequential instance COREAhbSram_IIOI (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7812:0:7812:15|Removing sequential instance COreAhbSrAM_O0oi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7888:0:7888:15|Removing sequential instance COreAhbSrAM_L0oi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7964:0:7964:15|Removing sequential instance CoreAhBSRAM_i0oi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8040:0:8040:15|Removing sequential instance CoreAhbSRAM_O1oi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8116:0:8116:15|Removing sequential instance CoreAhbSRAM_l1oi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8192:0:8192:15|Removing sequential instance COreAhbSrAM_I1Oi (in view: work.CoreAhbSram_OO0_1(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7660:0:7660:15|Removing sequential instance CoreAhBSRAM_lioi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7736:0:7736:15|Removing sequential instance COREAhbSram_IIOI (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7812:0:7812:15|Removing sequential instance COreAhbSrAM_O0oi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7888:0:7888:15|Removing sequential instance COreAhbSrAM_L0oi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":7964:0:7964:15|Removing sequential instance CoreAhBSRAM_i0oi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8040:0:8040:15|Removing sequential instance CoreAhbSRAM_O1oi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8116:0:8116:15|Removing sequential instance CoreAhbSRAM_l1oi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":8192:0:8192:15|Removing sequential instance COreAhbSrAM_I1Oi (in view: work.CoreAhbSram_OO0_0(coreahbsram_oi)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":228:3:228:20|Removing instance U_PenableScheduler (in view: coreahbtoapb3_lib.COREAHBTOAPB3(trans)) of type view:coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreapb3\4.2.100\rtl\vhdl\core\coreapb3.vhd":1308:4:1308:16|Removing instance u_mux_p_to_b3 (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) of type view:coreapb3_lib.COREAPB3_MUXPTOB3(coreapb3_muxptob3_arch) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":660:10:660:11|Removing sequential instance GPOUT_reg[0] (in view: coregpio_lib.M1Proc_CoreGPIO_0_CoreGPIO(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\coregpio_0\rtl\vhdl\core\coregpio.vhd":660:10:660:11|Removing sequential instance GPOUT_reg[1] (in view: coregpio_lib.M1Proc_CoreGPIO_0_CoreGPIO(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2309:6:2309:7|Removing sequential instance MEMDATAInReg[31:0] (in view: corememctrl_lib.CoreMemCtrl(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":217:8:217:9|Removing sequential instance Load[31:0] (in view: coretimer_lib.CoreTimer(synth)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":181:8:181:9|Removing sequential instance TimerPre[3:0] (in view: coretimer_lib.CoreTimer(synth)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":147:8:147:9|Removing sequential instance CtrlReg[2:0] (in view: coretimer_lib.CoreTimer(synth)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\m1proc.vhd":1589:0:1589:9|Removing instance CoreGPIO_0 (in view: work.M1Proc(rtl)) of type view:coregpio_lib.M1Proc_CoreGPIO_0_CoreGPIO(rtl) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\m1proc.vhd":1810:0:1810:10|Removing instance CoreTimer_0 (in view: work.M1Proc(rtl)) of type view:coretimer_lib.CoreTimer(synth) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\m1proc.vhd":1461:20:1461:40|Removing instance CoreAPB3_0 (in view: work.M1Proc(rtl)) of type view:coreapb3_lib.CoreAPB3(coreapb3_arch) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Removing sequential instance penableSchedulerState[0:2] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4887:4:4887:15|Removing instance slavestage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_14(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4946:4:4946:15|Removing instance slavestage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_13(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5005:4:5005:15|Removing instance slavestage_4 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_12(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5064:4:5064:15|Removing instance slavestage_5 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_11(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5123:4:5123:15|Removing instance slavestage_6 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_10(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5182:4:5182:15|Removing instance slavestage_7 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_9(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5241:4:5241:15|Removing instance slavestage_8 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_8(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5300:4:5300:15|Removing instance slavestage_9 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_7(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5418:4:5418:16|Removing instance slavestage_11 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_5(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5477:4:5477:16|Removing instance slavestage_12 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_4(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5536:4:5536:16|Removing instance slavestage_13 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_3(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5595:4:5595:16|Removing instance slavestage_14 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5654:4:5654:16|Removing instance slavestage_15 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5713:4:5713:16|Removing instance slavestage_16 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\m1proc.vhd":1433:25:1433:55|Removing instance COREAHBTOAPB3_0 (in view: work.M1Proc(rtl)) of type view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":241:3:241:15|Removing instance U_ApbAddrData (in view: coreahbtoapb3_lib.COREAHBTOAPB3(trans)) of type view:coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Removing sequential instance HSIZE_d[2:0] (in view: corememctrl_lib.CoreMemCtrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[31:0] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance hwdataReg[31:0] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":200:3:200:14|Removing instance U_AhbToApbSM (in view: coreahbtoapb3_lib.COREAHBTOAPB3(trans)) of type view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_14(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_13(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_12(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_11(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_10(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_9(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_8(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_7(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_5(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_4(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_3(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_14(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_13(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_3(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_12(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_4(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_11(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_5(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_10(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_6(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_9(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_7(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_8(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_8(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_7(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_9(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_5(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_11(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_4(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_12(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_3(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_13(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_14(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_15(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_16(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance nextHaddrReg[31:0] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_3(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_4(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_5(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_6(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_7(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_8(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_9(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_11(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_12(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_13(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_14(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_15(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_16(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock        Clock                   Clock
Clock                              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------
ResetSyNC|UDRCK_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     25   
gagRetTopMod|TCK                   100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
=========================================================================================================

@W: MT530 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":221:0:221:1|Found inferred clock gagRetTopMod|TCK which controls 1 sequential elements including M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":103:0:103:1|Found inferred clock ResetSyNC|UDRCK_inferred_clock which controls 25 sequential elements including M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine COReAhbSram_l00[0:2] (in view: work.CoreAhbSram_L1(coreahbsram_oi))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MemCntlState[0:5] (in view: corememctrl_lib.CoreMemCtrl(rtl))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0110 -> 000100
   1000 -> 001000
   1001 -> 010000
   1010 -> 100000
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":71:0:71:1|Removing sequential instance CoreAhbSraM_I0L[2] (in view: work.CoreAhBSRAM_li(coreahbsram_oi)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[1] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_6(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[2] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_6(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_6(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 17:14:42 2022

###########################################################]
Map & Optimize Report

# Wed Apr 13 17:14:42 2022

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Removing sequential instance M1Proc_0.CoreMemCtrl_0.HselSramReg because it is equivalent to instance M1Proc_0.CoreMemCtrl_0.HselReg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2277:4:2277:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2250:4:2250:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2212:4:2212:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2181:4:2181:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2150:4:2150:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2107:4:2107:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2076:4:2076:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2049:4:2049:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":2022:4:2022:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1983:4:1983:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1956:4:1956:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1925:4:1925:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1890:4:1890:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1859:4:1859:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1832:4:1832:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1805:4:1805:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1770:4:1770:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1739:4:1739:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1704:4:1704:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1669:4:1669:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1642:4:1642:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1611:4:1611:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1584:4:1584:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1553:4:1553:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1512:4:1512:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1469:4:1469:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1438:4:1438:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1411:4:1411:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1376:4:1376:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1372:4:1372:12|Removing sequential instance blockram32k8_0.\\BFF1\[1\]\\ (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1360:4:1360:12|Removing sequential instance blockram32k8_0.\\BFF1\[0\]\\ (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1329:4:1329:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1302:4:1302:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1267:4:1267:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1228:4:1228:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1193:4:1193:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1189:4:1189:12|Removing sequential instance blockram32k8_0.\\BFF1\[2\]\\ (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1162:4:1162:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1131:4:1131:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1093:4:1093:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1062:4:1062:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1031:4:1031:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":1004:4:1004:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":973:4:973:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":938:4:938:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":899:4:899:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":868:4:868:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":841:4:841:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C7 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":806:4:806:20|Removing sequential instance blockram32k8_0.blockram32k8_R0C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":779:4:779:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":748:4:748:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":721:4:721:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":690:4:690:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":659:4:659:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":632:4:632:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":601:4:601:20|Removing sequential instance blockram32k8_0.blockram32k8_R4C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":562:4:562:20|Removing sequential instance blockram32k8_0.blockram32k8_R3C0 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":535:4:535:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":500:4:500:20|Removing sequential instance blockram32k8_0.blockram32k8_R6C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":469:4:469:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":438:4:438:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C4 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":411:4:411:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C6 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":361:4:361:20|Removing sequential instance blockram32k8_0.blockram32k8_R1C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":331:4:331:20|Removing sequential instance blockram32k8_0.blockram32k8_R7C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":296:4:296:20|Removing sequential instance blockram32k8_0.blockram32k8_R5C3 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":265:4:265:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C2 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\smartgen\blockram32k8\blockram32k8.vhd":234:4:234:20|Removing sequential instance blockram32k8_0.blockram32k8_R2C5 (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] is reduced to a combinational gate by constant propagation.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5359:4:5359:16|Removing instance CoreAHBLite_0.matrix4x16.slavestage_10 (in view: work.M1Proc(rtl)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_6(trans) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\work\m1proc\m1proc.vhd":1411:0:1411:12|Removing instance CoreAhbSram_0 (in view: work.M1Proc(rtl)) of type view:work.COREAhbSram(coreahbsram_oi) because it does not drive other instances.
@N: BN115 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter (in view: work.M1Proc(rtl)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[15] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[15] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[14] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[14] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[13] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[13] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[12] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[12] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[11] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[11] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[9] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[9] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[8] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[8] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance slave_arbiter.arbRegSMCurrentState[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0] is reduced to a combinational gate by constant propagation. 
Encoding state machine MemCntlState[0:5] (in view: corememctrl_lib.CoreMemCtrl(rtl))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0110 -> 000100
   1000 -> 001000
   1001 -> 010000
   1010 -> 100000
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.next_transaction_done is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":414:8:414:9|Sequential instance M1Proc_0.CoreMemCtrl_0.HwriteReg is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Sequential instance M1Proc_0.CoreMemCtrl_0.HselReg is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.MemCntlState[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.MemCntlState[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.MemCntlState[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.MemCntlState[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.MemCntlState[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.MemCntlState[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":414:8:414:9|Removing sequential instance HsizeReg[2:0] (in view: corememctrl_lib.CoreMemCtrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":414:8:414:9|Removing sequential instance HaddrReg[27:0] (in view: corememctrl_lib.CoreMemCtrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":717:8:717:9|Found counter in view:corememctrl_lib.CoreMemCtrl(rtl) instance CurrentWait[4:0] 
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":717:8:717:9|Sequential instance M1Proc_0.CoreMemCtrl_0.CurrentWait[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":717:8:717:9|Sequential instance M1Proc_0.CoreMemCtrl_0.CurrentWait[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":717:8:717:9|Sequential instance M1Proc_0.CoreMemCtrl_0.CurrentWait[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":717:8:717:9|Sequential instance M1Proc_0.CoreMemCtrl_0.CurrentWait[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":717:8:717:9|Sequential instance M1Proc_0.CoreMemCtrl_0.CurrentWait[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.ssram_split_trans_next[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sequential instance M1Proc_0.CoreMemCtrl_0.ssram_split_trans_next[1] is reduced to a combinational gate by constant propagation.
@N: MF239 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":93:21:93:34|Found 6-bit decrementor, 'un15_cortexm1top_l0ol[5:0]'

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                      Fanout, notes                 
------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj.UJ / URSTB     26 : 25 asynchronous set/reset
==============================================================================

@W: FP157 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\cortexm1top_a3pe.vhd":283:0:283:1|Found instantiated global clock buffer in clock path for net M1Proc_0.CortexM1Top_0.RS.UDRCK. Cannot promote clock net with multiple global clock buffers in series.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)

Buffering M1Proc_0.CortexM1Top_0.URSTB, fanout 26 segments 2

Added 1 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================================================== Non-Gated/Non-Generated Clocks ============================================================
Clock Tree ID     Driving Element                         Drive Element Type     Fanout     Sample Instance                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       M1Proc_0.CortexM1Top_0.RS.Dbg_uj.UJ     UJTAG                  25         M1Proc_0.CortexM1Top_0.RS.Dbg_uj.Ujjtag.CORTEXM1Top_o0ol[4]
@K:CKID0002       TCK                                     port                   1          M1Proc_0.CortexM1Top_0.RS.Dbg_uj.UJ                        
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 121MB)

Writing Analyst data base G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\synwork\gagRetTopMod_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 121MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 121MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 121MB)

@W: MT246 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\cortexm1top_a3pe.vhd":247:0:247:1|Blackbox CortexM1Integration is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock gagRetTopMod|TCK with period 10.00ns. Please declare a user-defined clock on object "p:TCK"
@W: MT420 |Found inferred clock ResetSyNC|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M1Proc_0.CortexM1Top_0.RS.UDRCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 13 17:14:43 2022
#


Top view:               gagRetTopMod
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -8.181

                                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack      Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------
ResetSyNC|UDRCK_inferred_clock     100.0 MHz     37.9 MHz      10.000        26.361        -8.181     inferred     Inferred_clkgroup_1
gagRetTopMod|TCK                   100.0 MHz     146.4 MHz     10.000        6.829         3.172      inferred     Inferred_clkgroup_0
System                             100.0 MHz     571.4 MHz     10.000        1.750         8.250      system       system_clkgroup    
======================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
System                          ResetSyNC|UDRCK_inferred_clock  |  10.000      8.250   |  No paths    -      |  No paths    -       |  No paths    -    
gagRetTopMod|TCK                System                          |  No paths    -       |  No paths    -      |  No paths    -       |  10.000      3.172
gagRetTopMod|TCK                ResetSyNC|UDRCK_inferred_clock  |  No paths    -       |  No paths    -      |  No paths    -       |  Diff grp    -    
ResetSyNC|UDRCK_inferred_clock  System                          |  No paths    -       |  No paths    -      |  No paths    -       |  10.000      8.071
ResetSyNC|UDRCK_inferred_clock  gagRetTopMod|TCK                |  No paths    -       |  No paths    -      |  Diff grp    -       |  No paths    -    
ResetSyNC|UDRCK_inferred_clock  ResetSyNC|UDRCK_inferred_clock  |  10.000      -6.229  |  No paths    -      |  5.000       -8.181  |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ResetSyNC|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                        Arrival           
Instance                                                         Reference                          Type         Pin     Net                     Time        Slack 
                                                                 Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[2]     0.737       -8.181
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[1]     0.737       -7.772
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[0]     0.737       -7.630
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[0]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[0]                0.737       -6.785
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[2]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[2]                0.737       -6.734
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[1]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[1]                0.737       -6.728
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     Q       CORTEXM1Top_o0ol[3]     0.737       -6.390
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[3]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[3]                0.737       -5.996
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[4]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[4]                0.737       -5.028
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[5]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[5]                0.737       -3.956
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                         Required           
Instance                                                         Reference                          Type         Pin     Net                      Time         Slack 
                                                                 Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol        ResetSyNC|UDRCK_inferred_clock     DFN0C0       D       CORTExM1Top_l1ol_RNO     4.287        -8.181
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_303_mux                9.461        -6.229
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_302_mux                9.461        -5.393
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_301_mux                9.461        -5.063
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     E       N_301                    9.566        -4.157
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     E       N_301                    9.566        -4.157
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     D       N_225                    9.461        -4.055
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     D       N_218                    9.461        -4.048
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[0]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[0]               9.461        -3.511
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[1]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[1]               9.461        -3.511
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      12.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.181

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[2]                                                       Net        -        -       2.082     -           14        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[0]      NOR3C      C        In      -         2.819       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[0]      NOR3C      Y        Out     0.641     3.460       -         
CORTExM1Top_N_3_mux                                                       Net        -        -       1.639     -           8         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI8JIF1[3]                OR2        B        In      -         5.099       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI8JIF1[3]                OR2        Y        Out     0.646     5.746       -         
CORTExM1Top_l0ol_0[2]                                                     Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      A        In      -         6.067       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      Y        Out     0.627     6.695       -         
CORTExM1Top_l0ol[2]                                                       Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       B        In      -         7.878       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       Y        Out     0.646     8.525       -         
un1_cortexm1top_i0ol_2                                                    Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      B        In      -         9.331       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      Y        Out     0.624     9.955       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         11.481      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     12.147      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         12.468      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 13.181 is 5.301(40.2%) logic and 7.880(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      12.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.772

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                                       Net        -        -       1.708     -           10        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[0]      NOR3C      B        In      -         2.445       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[0]      NOR3C      Y        Out     0.607     3.052       -         
CORTExM1Top_N_3_mux                                                       Net        -        -       1.639     -           8         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI8JIF1[3]                OR2        B        In      -         4.691       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI8JIF1[3]                OR2        Y        Out     0.646     5.337       -         
CORTExM1Top_l0ol_0[2]                                                     Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      A        In      -         5.659       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      Y        Out     0.627     6.286       -         
CORTExM1Top_l0ol[2]                                                       Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       B        In      -         7.470       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       Y        Out     0.646     8.116       -         
un1_cortexm1top_i0ol_2                                                    Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      B        In      -         8.923       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      Y        Out     0.624     9.547       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         11.073      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     11.738      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         12.060      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 12.772 is 5.266(41.2%) logic and 7.506(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.917
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.630

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[0]                                                       Net        -        -       1.708     -           10        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[0]      NOR3C      A        In      -         2.445       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[0]      NOR3C      Y        Out     0.464     2.909       -         
CORTExM1Top_N_3_mux                                                       Net        -        -       1.639     -           8         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI8JIF1[3]                OR2        B        In      -         4.548       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI8JIF1[3]                OR2        Y        Out     0.646     5.195       -         
CORTExM1Top_l0ol_0[2]                                                     Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      A        In      -         5.516       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      Y        Out     0.627     6.144       -         
CORTExM1Top_l0ol[2]                                                       Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       B        In      -         7.327       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       Y        Out     0.646     7.974       -         
un1_cortexm1top_i0ol_2                                                    Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      B        In      -         8.780       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      Y        Out     0.624     9.404       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.930      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     11.596      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.917      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 12.630 is 5.123(40.6%) logic and 7.506(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.191
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.903

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[0]                                                       Net        -        -       1.708     -           10        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      B        In      -         2.445       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      Y        Out     0.627     3.073       -         
un80_cortexm1top_o0ol_1                                                   Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIKTB01[2]     NOR3B      B        In      -         4.256       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIKTB01[2]     NOR3B      Y        Out     0.607     4.863       -         
CORTEXM1Top_o0ol_RNIKTB01[2]                                              Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      B        In      -         5.184       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      Y        Out     0.407     5.591       -         
CORTExM1Top_l0ol[2]                                                       Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       B        In      -         6.775       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       Y        Out     0.514     7.289       -         
un1_cortexm1top_i0ol_2                                                    Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      B        In      -         8.095       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      Y        Out     0.607     8.702       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.228      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.641     10.869      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.191      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.903 is 4.852(40.8%) logic and 7.051(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.790

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                                       Net        -        -       1.708     -           10        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      A        In      -         2.445       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      Y        Out     0.514     2.960       -         
un80_cortexm1top_o0ol_1                                                   Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIKTB01[2]     NOR3B      B        In      -         4.143       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIKTB01[2]     NOR3B      Y        Out     0.607     4.750       -         
CORTEXM1Top_o0ol_RNIKTB01[2]                                              Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      B        In      -         5.071       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISGUF2[2]     NOR2A      Y        Out     0.407     5.478       -         
CORTExM1Top_l0ol[2]                                                       Net        -        -       1.184     -           4         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       B        In      -         6.662       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIH8FI3_0[1]              NOR2       Y        Out     0.514     7.176       -         
un1_cortexm1top_i0ol_2                                                    Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      B        In      -         7.982       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIU20A9[2]                NOR3B      Y        Out     0.607     8.589       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.115      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.641     10.756      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.078      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.790 is 4.739(40.2%) logic and 7.051(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gagRetTopMod|TCK
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival          
Instance                                 Reference            Type      Pin       Net       Time        Slack
                                         Clock                                                               
-------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ     gagRetTopMod|TCK     UJTAG     URSTB     URSTB     2.211       3.172
=============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                           Required          
Instance                      Reference            Type                    Pin       Net         Time         Slack
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1     gagRetTopMod|TCK     CortexM1Integration     nTRST     URSTB_0     10.000       3.172
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.172

    Number of logic level(s):                1
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ / URSTB
    Ending point:                            M1Proc_0.CortexM1Top_0.M1 / nTRST
    The start point is clocked by            gagRetTopMod|TCK [falling] on pin TCK
    The end   point is clocked by            System [falling]

Instance / Net                                                           Pin       Pin               Arrival     No. of    
Name                                             Type                    Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ             UJTAG                   URSTB     Out     2.211     2.211       -         
URSTB                                            Net                     -         -       2.082     -           14        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ_RNITRRA     BUFF                    A         In      -         4.293       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ_RNITRRA     BUFF                    Y         Out     0.499     4.792       -         
URSTB_0                                          Net                     -         -       2.037     -           13        
M1Proc_0.CortexM1Top_0.M1                        CortexM1Integration     nTRST     In      -         6.829       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 6.829 is 2.710(39.7%) logic and 4.119(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                         Arrival          
Instance                      Reference     Type                    Pin     Net                Time        Slack
                              Clock                                                                             
----------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     TDO     CortexM1TOP_ii     0.000       8.250
================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                      Required          
Instance                                          Reference     Type         Pin     Net        Time         Slack
                                                  Clock                                                           
------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.UTDO     System        DFN1E1C0     D       UTDO_3     9.461        8.250
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      1.211
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.250

    Number of logic level(s):                1
    Starting point:                          M1Proc_0.CortexM1Top_0.M1 / TDO
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.UTDO / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                  Type                    Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1                             CortexM1Integration     TDO      Out     0.000     0.000       -         
CortexM1TOP_ii                                        Net                     -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.UTDO_RNO     MX2                     A        In      -         0.322       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.UTDO_RNO     MX2                     Y        Out     0.568     0.890       -         
UTDO_3                                                Net                     -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.UTDO         DFN1E1C0                D        In      -         1.211       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 1.750 is 1.107(63.3%) logic and 0.643(36.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 121MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 121MB)

--------------------------------------------------------------------------------
Target Part: M1A3PE3000_PQFP208_STD
Report for cell gagRetTopMod.architecture_gagrettopmod
  Core Cell usage:
              cell count     area count*area
              AND2     1      1.0        1.0
               AO1    12      1.0       12.0
              AO1A     3      1.0        3.0
              AO1C     2      1.0        2.0
              AO1D     1      1.0        1.0
             AOI1B     3      1.0        3.0
              AX1C     1      1.0        1.0
              BUFF     1      1.0        1.0
            CLKINT     4      0.0        0.0
   CortexM1Integration     1      0.0        0.0
               GND     5      0.0        0.0
               INV     3      1.0        3.0
               MX2    11      1.0       11.0
              MX2A     1      1.0        1.0
              MX2C     1      1.0        1.0
              NOR2    11      1.0       11.0
             NOR2A    12      1.0       12.0
             NOR2B    34      1.0       34.0
              NOR3     6      1.0        6.0
             NOR3A     9      1.0        9.0
             NOR3B     7      1.0        7.0
             NOR3C    19      1.0       19.0
               OA1     3      1.0        3.0
              OA1A     2      1.0        2.0
              OA1B     3      1.0        3.0
              OAI1     1      1.0        1.0
               OR2    16      1.0       16.0
              OR2A     2      1.0        2.0
               OR3    12      1.0       12.0
              OR3A     1      1.0        1.0
               VCC     5      0.0        0.0
              XA1A     1      1.0        1.0
             XNOR2     5      1.0        5.0
              XOR2     3      1.0        3.0


            DFN0C0     2      1.0        2.0
            DFN1C0     7      1.0        7.0
          DFN1E0C0     7      1.0        7.0
          DFN1E1C0     9      1.0        9.0
                   -----          ----------
             TOTAL   227               212.0


  IO Cell usage:
              cell count
             INBUF    88
            OUTBUF    56
             UJTAG     1
                   -----
             TOTAL   145


Core Cells         : 212 of 75264 (0%)
IO Cells           : 145

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 121MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 17:14:43 2022

###########################################################]
