<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1514" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1514{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1514{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1514{left:122px;bottom:68px;letter-spacing:0.1px;}
#t4_1514{left:87px;bottom:1088px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t5_1514{left:146px;bottom:1088px;}
#t6_1514{left:154px;bottom:1088px;letter-spacing:0.12px;}
#t7_1514{left:87px;bottom:1072px;letter-spacing:-0.18px;}
#t8_1514{left:115px;bottom:1072px;}
#t9_1514{left:122px;bottom:1073px;letter-spacing:0.09px;}
#ta_1514{left:69px;bottom:1057px;letter-spacing:-0.12px;}
#tb_1514{left:196px;bottom:1057px;}
#tc_1514{left:204px;bottom:1058px;letter-spacing:0.13px;}
#td_1514{left:69px;bottom:1042px;letter-spacing:-0.12px;}
#te_1514{left:311px;bottom:1042px;}
#tf_1514{left:319px;bottom:1043px;letter-spacing:0.12px;}
#tg_1514{left:69px;bottom:1002px;}
#th_1514{left:69px;bottom:985px;letter-spacing:-0.1px;}
#ti_1514{left:87px;bottom:970px;letter-spacing:-0.12px;}
#tj_1514{left:172px;bottom:970px;}
#tk_1514{left:180px;bottom:971px;letter-spacing:0.13px;}
#tl_1514{left:197px;bottom:970px;}
#tm_1514{left:205px;bottom:971px;letter-spacing:0.12px;}
#tn_1514{left:229px;bottom:970px;}
#to_1514{left:237px;bottom:971px;letter-spacing:0.09px;}
#tp_1514{left:69px;bottom:955px;letter-spacing:-0.1px;}
#tq_1514{left:87px;bottom:939px;letter-spacing:-0.12px;}
#tr_1514{left:200px;bottom:939px;}
#ts_1514{left:208px;bottom:940px;letter-spacing:0.09px;}
#tt_1514{left:232px;bottom:939px;}
#tu_1514{left:240px;bottom:940px;letter-spacing:0.12px;}
#tv_1514{left:69px;bottom:924px;letter-spacing:-0.12px;}
#tw_1514{left:87px;bottom:909px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_1514{left:161px;bottom:909px;}
#ty_1514{left:169px;bottom:910px;letter-spacing:0.12px;}
#tz_1514{left:69px;bottom:894px;letter-spacing:-0.11px;}
#t10_1514{left:69px;bottom:878px;letter-spacing:-0.11px;}
#t11_1514{left:300px;bottom:878px;}
#t12_1514{left:308px;bottom:879px;letter-spacing:0.12px;}
#t13_1514{left:69px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_1514{left:384px;bottom:863px;}
#t15_1514{left:392px;bottom:864px;letter-spacing:0.12px;}
#t16_1514{left:69px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_1514{left:160px;bottom:848px;}
#t18_1514{left:168px;bottom:848px;letter-spacing:0.13px;}
#t19_1514{left:69px;bottom:833px;letter-spacing:-0.11px;}
#t1a_1514{left:146px;bottom:833px;}
#t1b_1514{left:153px;bottom:833px;letter-spacing:0.12px;}
#t1c_1514{left:69px;bottom:817px;letter-spacing:-0.11px;}
#t1d_1514{left:249px;bottom:817px;}
#t1e_1514{left:256px;bottom:818px;letter-spacing:0.09px;}
#t1f_1514{left:69px;bottom:802px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_1514{left:120px;bottom:802px;}
#t1h_1514{left:128px;bottom:803px;letter-spacing:0.08px;}
#t1i_1514{left:69px;bottom:787px;letter-spacing:-0.12px;}
#t1j_1514{left:178px;bottom:787px;}
#t1k_1514{left:185px;bottom:787px;letter-spacing:0.13px;}
#t1l_1514{left:203px;bottom:787px;}
#t1m_1514{left:211px;bottom:787px;letter-spacing:0.08px;}
#t1n_1514{left:228px;bottom:787px;}
#t1o_1514{left:236px;bottom:787px;letter-spacing:0.09px;}
#t1p_1514{left:69px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_1514{left:306px;bottom:771px;}
#t1r_1514{left:313px;bottom:772px;letter-spacing:0.09px;}
#t1s_1514{left:69px;bottom:756px;letter-spacing:-0.13px;}
#t1t_1514{left:270px;bottom:756px;}
#t1u_1514{left:278px;bottom:757px;letter-spacing:0.12px;}
#t1v_1514{left:309px;bottom:756px;}
#t1w_1514{left:317px;bottom:757px;letter-spacing:0.12px;}
#t1x_1514{left:69px;bottom:741px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_1514{left:87px;bottom:726px;letter-spacing:-0.12px;}
#t1z_1514{left:215px;bottom:726px;}
#t20_1514{left:222px;bottom:726px;letter-spacing:0.12px;}
#t21_1514{left:87px;bottom:710px;letter-spacing:-0.13px;}
#t22_1514{left:162px;bottom:710px;}
#t23_1514{left:170px;bottom:711px;letter-spacing:0.09px;}
#t24_1514{left:87px;bottom:695px;letter-spacing:-0.14px;}
#t25_1514{left:125px;bottom:695px;}
#t26_1514{left:132px;bottom:696px;letter-spacing:0.12px;}
#t27_1514{left:164px;bottom:695px;}
#t28_1514{left:171px;bottom:696px;letter-spacing:0.12px;}
#t29_1514{left:202px;bottom:695px;}
#t2a_1514{left:210px;bottom:696px;letter-spacing:0.12px;}
#t2b_1514{left:241px;bottom:695px;}
#t2c_1514{left:249px;bottom:696px;letter-spacing:0.09px;}
#t2d_1514{left:87px;bottom:680px;letter-spacing:-0.11px;}
#t2e_1514{left:282px;bottom:680px;}
#t2f_1514{left:290px;bottom:680px;letter-spacing:0.12px;}
#t2g_1514{left:87px;bottom:664px;letter-spacing:-0.12px;}
#t2h_1514{left:141px;bottom:664px;}
#t2i_1514{left:149px;bottom:665px;letter-spacing:0.09px;}
#t2j_1514{left:87px;bottom:649px;letter-spacing:-0.11px;}
#t2k_1514{left:238px;bottom:649px;}
#t2l_1514{left:245px;bottom:650px;letter-spacing:0.12px;}
#t2m_1514{left:69px;bottom:634px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_1514{left:69px;bottom:619px;letter-spacing:-0.11px;}
#t2o_1514{left:69px;bottom:603px;letter-spacing:-0.12px;}
#t2p_1514{left:229px;bottom:603px;}
#t2q_1514{left:237px;bottom:604px;letter-spacing:0.08px;}
#t2r_1514{left:254px;bottom:603px;}
#t2s_1514{left:262px;bottom:604px;letter-spacing:0.09px;}
#t2t_1514{left:287px;bottom:603px;}
#t2u_1514{left:294px;bottom:604px;letter-spacing:0.09px;}
#t2v_1514{left:69px;bottom:588px;letter-spacing:-0.13px;}
#t2w_1514{left:87px;bottom:573px;letter-spacing:-0.12px;}
#t2x_1514{left:179px;bottom:573px;}
#t2y_1514{left:187px;bottom:573px;letter-spacing:0.09px;}
#t2z_1514{left:87px;bottom:558px;letter-spacing:-0.11px;}
#t30_1514{left:302px;bottom:558px;}
#t31_1514{left:310px;bottom:558px;letter-spacing:0.09px;}
#t32_1514{left:87px;bottom:542px;letter-spacing:-0.11px;}
#t33_1514{left:167px;bottom:542px;}
#t34_1514{left:175px;bottom:543px;letter-spacing:0.09px;}
#t35_1514{left:87px;bottom:527px;letter-spacing:-0.12px;}
#t36_1514{left:236px;bottom:527px;}
#t37_1514{left:243px;bottom:528px;letter-spacing:0.12px;}
#t38_1514{left:87px;bottom:512px;letter-spacing:-0.14px;}
#t39_1514{left:136px;bottom:512px;}
#t3a_1514{left:144px;bottom:512px;letter-spacing:0.09px;}
#t3b_1514{left:87px;bottom:496px;letter-spacing:-0.13px;}
#t3c_1514{left:145px;bottom:496px;}
#t3d_1514{left:152px;bottom:497px;letter-spacing:0.12px;}
#t3e_1514{left:87px;bottom:481px;letter-spacing:-0.11px;}
#t3f_1514{left:181px;bottom:481px;}
#t3g_1514{left:189px;bottom:482px;letter-spacing:0.12px;}
#t3h_1514{left:213px;bottom:481px;}
#t3i_1514{left:221px;bottom:482px;letter-spacing:0.12px;}
#t3j_1514{left:87px;bottom:466px;letter-spacing:-0.12px;}
#t3k_1514{left:290px;bottom:466px;}
#t3l_1514{left:298px;bottom:467px;letter-spacing:0.09px;}
#t3m_1514{left:87px;bottom:451px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_1514{left:215px;bottom:451px;}
#t3o_1514{left:223px;bottom:451px;letter-spacing:0.09px;}
#t3p_1514{left:87px;bottom:435px;letter-spacing:-0.11px;}
#t3q_1514{left:333px;bottom:435px;}
#t3r_1514{left:340px;bottom:436px;letter-spacing:0.12px;}
#t3s_1514{left:87px;bottom:420px;letter-spacing:-0.12px;}
#t3t_1514{left:293px;bottom:420px;}
#t3u_1514{left:301px;bottom:421px;letter-spacing:0.12px;}
#t3v_1514{left:87px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3w_1514{left:106px;bottom:391px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3x_1514{left:171px;bottom:390px;}
#t3y_1514{left:179px;bottom:391px;letter-spacing:0.12px;}
#t3z_1514{left:87px;bottom:376px;letter-spacing:-0.12px;}
#t40_1514{left:106px;bottom:362px;letter-spacing:0.09px;word-spacing:0.01px;}
#t41_1514{left:171px;bottom:361px;}
#t42_1514{left:179px;bottom:362px;letter-spacing:0.12px;}
#t43_1514{left:87px;bottom:347px;letter-spacing:-0.11px;}
#t44_1514{left:268px;bottom:347px;}
#t45_1514{left:276px;bottom:347px;letter-spacing:0.09px;}
#t46_1514{left:87px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t47_1514{left:272px;bottom:331px;}
#t48_1514{left:279px;bottom:332px;letter-spacing:0.12px;}
#t49_1514{left:69px;bottom:316px;letter-spacing:-0.11px;}
#t4a_1514{left:264px;bottom:316px;}
#t4b_1514{left:271px;bottom:317px;letter-spacing:0.09px;}
#t4c_1514{left:69px;bottom:301px;letter-spacing:-0.13px;}
#t4d_1514{left:252px;bottom:301px;}
#t4e_1514{left:260px;bottom:302px;letter-spacing:0.12px;}
#t4f_1514{left:69px;bottom:286px;letter-spacing:-0.12px;}
#t4g_1514{left:178px;bottom:286px;}
#t4h_1514{left:185px;bottom:286px;letter-spacing:0.12px;}
#t4i_1514{left:69px;bottom:270px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4j_1514{left:268px;bottom:270px;}
#t4k_1514{left:275px;bottom:271px;letter-spacing:0.09px;}
#t4l_1514{left:300px;bottom:270px;}
#t4m_1514{left:308px;bottom:271px;letter-spacing:0.09px;}
#t4n_1514{left:69px;bottom:255px;letter-spacing:-0.11px;}
#t4o_1514{left:158px;bottom:255px;}
#t4p_1514{left:166px;bottom:256px;letter-spacing:0.13px;}
#t4q_1514{left:69px;bottom:240px;letter-spacing:-0.11px;}
#t4r_1514{left:87px;bottom:224px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4s_1514{left:204px;bottom:224px;}
#t4t_1514{left:212px;bottom:225px;letter-spacing:0.12px;}
#t4u_1514{left:69px;bottom:209px;letter-spacing:-0.12px;}
#t4v_1514{left:87px;bottom:194px;letter-spacing:-0.11px;}
#t4w_1514{left:167px;bottom:194px;}
#t4x_1514{left:175px;bottom:195px;letter-spacing:0.09px;}
#t4y_1514{left:87px;bottom:179px;letter-spacing:-0.12px;}
#t4z_1514{left:136px;bottom:179px;}
#t50_1514{left:144px;bottom:179px;letter-spacing:0.12px;}
#t51_1514{left:175px;bottom:179px;}
#t52_1514{left:183px;bottom:179px;letter-spacing:0.12px;}
#t53_1514{left:214px;bottom:179px;}
#t54_1514{left:221px;bottom:179px;letter-spacing:0.12px;}
#t55_1514{left:253px;bottom:179px;}
#t56_1514{left:260px;bottom:179px;letter-spacing:0.12px;}
#t57_1514{left:292px;bottom:179px;}
#t58_1514{left:299px;bottom:179px;letter-spacing:0.12px;}
#t59_1514{left:330px;bottom:179px;}
#t5a_1514{left:338px;bottom:179px;letter-spacing:0.12px;}
#t5b_1514{left:87px;bottom:163px;letter-spacing:-0.12px;}
#t5c_1514{left:106px;bottom:150px;letter-spacing:0.12px;}
#t5d_1514{left:223px;bottom:149px;}
#t5e_1514{left:231px;bottom:150px;letter-spacing:0.12px;}
#t5f_1514{left:106px;bottom:136px;letter-spacing:0.12px;}
#t5g_1514{left:223px;bottom:135px;}
#t5h_1514{left:231px;bottom:136px;letter-spacing:0.12px;}
#t5i_1514{left:262px;bottom:135px;}
#t5j_1514{left:270px;bottom:136px;letter-spacing:0.12px;}
#t5k_1514{left:301px;bottom:135px;}
#t5l_1514{left:308px;bottom:136px;letter-spacing:0.12px;}
#t5m_1514{left:69px;bottom:121px;letter-spacing:-0.11px;}
#t5n_1514{left:159px;bottom:121px;}
#t5o_1514{left:167px;bottom:121px;letter-spacing:0.13px;}
#t5p_1514{left:472px;bottom:1088px;letter-spacing:-0.13px;}
#t5q_1514{left:490px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5r_1514{left:570px;bottom:1072px;}
#t5s_1514{left:577px;bottom:1073px;letter-spacing:0.12px;}
#t5t_1514{left:490px;bottom:1057px;letter-spacing:-0.11px;}
#t5u_1514{left:576px;bottom:1057px;}
#t5v_1514{left:584px;bottom:1058px;letter-spacing:0.12px;}
#t5w_1514{left:615px;bottom:1057px;}
#t5x_1514{left:623px;bottom:1058px;letter-spacing:0.12px;}
#t5y_1514{left:490px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5z_1514{left:547px;bottom:1042px;}
#t60_1514{left:555px;bottom:1043px;letter-spacing:0.12px;}
#t61_1514{left:490px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t62_1514{left:549px;bottom:1027px;}
#t63_1514{left:556px;bottom:1027px;letter-spacing:0.12px;}
#t64_1514{left:490px;bottom:1011px;letter-spacing:-0.11px;}
#t65_1514{left:560px;bottom:1011px;}
#t66_1514{left:568px;bottom:1012px;letter-spacing:0.09px;}
#t67_1514{left:599px;bottom:1011px;}
#t68_1514{left:606px;bottom:1012px;letter-spacing:0.09px;}
#t69_1514{left:638px;bottom:1011px;}
#t6a_1514{left:645px;bottom:1012px;letter-spacing:0.09px;}
#t6b_1514{left:472px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6c_1514{left:561px;bottom:996px;}
#t6d_1514{left:568px;bottom:997px;letter-spacing:0.13px;}
#t6e_1514{left:472px;bottom:981px;letter-spacing:-0.11px;}
#t6f_1514{left:490px;bottom:965px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6g_1514{left:568px;bottom:965px;}
#t6h_1514{left:575px;bottom:966px;letter-spacing:0.12px;}
#t6i_1514{left:490px;bottom:950px;letter-spacing:-0.13px;}
#t6j_1514{left:508px;bottom:937px;letter-spacing:0.11px;}
#t6k_1514{left:638px;bottom:936px;}
#t6l_1514{left:645px;bottom:937px;letter-spacing:0.09px;}
#t6m_1514{left:490px;bottom:921px;letter-spacing:-0.11px;}
#t6n_1514{left:576px;bottom:921px;}
#t6o_1514{left:584px;bottom:922px;letter-spacing:0.12px;}
#t6p_1514{left:490px;bottom:906px;letter-spacing:-0.12px;}
#t6q_1514{left:616px;bottom:906px;}
#t6r_1514{left:623px;bottom:907px;letter-spacing:0.09px;}
#t6s_1514{left:490px;bottom:891px;letter-spacing:-0.11px;}
#t6t_1514{left:715px;bottom:891px;}
#t6u_1514{left:723px;bottom:891px;letter-spacing:0.12px;}
#t6v_1514{left:472px;bottom:875px;letter-spacing:-0.15px;}
#t6w_1514{left:586px;bottom:875px;}
#t6x_1514{left:594px;bottom:876px;letter-spacing:0.12px;}
#t6y_1514{left:472px;bottom:860px;letter-spacing:-0.1px;}
#t6z_1514{left:490px;bottom:845px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t70_1514{left:570px;bottom:845px;}
#t71_1514{left:577px;bottom:845px;letter-spacing:0.12px;}
#t72_1514{left:490px;bottom:829px;letter-spacing:-0.13px;}
#t73_1514{left:555px;bottom:829px;}
#t74_1514{left:562px;bottom:830px;letter-spacing:0.12px;}
#t75_1514{left:472px;bottom:814px;letter-spacing:-0.14px;}
#t76_1514{left:490px;bottom:799px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t77_1514{left:640px;bottom:799px;}
#t78_1514{left:647px;bottom:800px;letter-spacing:0.12px;}
#t79_1514{left:490px;bottom:784px;letter-spacing:-0.12px;}
#t7a_1514{left:515px;bottom:784px;}
#t7b_1514{left:522px;bottom:784px;letter-spacing:0.09px;}
#t7c_1514{left:490px;bottom:768px;letter-spacing:-0.11px;}
#t7d_1514{left:530px;bottom:768px;}
#t7e_1514{left:538px;bottom:769px;letter-spacing:0.08px;}
#t7f_1514{left:555px;bottom:768px;}
#t7g_1514{left:563px;bottom:769px;letter-spacing:0.12px;}
#t7h_1514{left:472px;bottom:753px;letter-spacing:-0.12px;}
#t7i_1514{left:534px;bottom:753px;}
#t7j_1514{left:542px;bottom:754px;letter-spacing:0.13px;}
#t7k_1514{left:472px;bottom:713px;}
#t7l_1514{left:472px;bottom:697px;letter-spacing:-0.11px;}
#t7m_1514{left:700px;bottom:697px;}
#t7n_1514{left:708px;bottom:697px;letter-spacing:0.12px;}
#t7o_1514{left:472px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7p_1514{left:642px;bottom:681px;}
#t7q_1514{left:650px;bottom:682px;letter-spacing:0.12px;}
#t7r_1514{left:674px;bottom:681px;}
#t7s_1514{left:682px;bottom:682px;letter-spacing:0.12px;}
#t7t_1514{left:472px;bottom:666px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7u_1514{left:642px;bottom:666px;}
#t7v_1514{left:650px;bottom:667px;letter-spacing:0.12px;}
#t7w_1514{left:472px;bottom:651px;letter-spacing:-0.12px;}
#t7x_1514{left:550px;bottom:651px;}
#t7y_1514{left:558px;bottom:651px;letter-spacing:0.12px;}
#t7z_1514{left:490px;bottom:635px;letter-spacing:-0.12px;}
#t80_1514{left:665px;bottom:635px;}
#t81_1514{left:673px;bottom:636px;letter-spacing:0.12px;}
#t82_1514{left:490px;bottom:620px;letter-spacing:-0.12px;}
#t83_1514{left:675px;bottom:620px;}
#t84_1514{left:682px;bottom:621px;letter-spacing:0.12px;}
#t85_1514{left:714px;bottom:620px;}
#t86_1514{left:721px;bottom:621px;letter-spacing:0.12px;}
#t87_1514{left:490px;bottom:605px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t88_1514{left:713px;bottom:605px;}
#t89_1514{left:721px;bottom:606px;letter-spacing:0.12px;}
#t8a_1514{left:490px;bottom:590px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8b_1514{left:607px;bottom:590px;}
#t8c_1514{left:614px;bottom:590px;letter-spacing:0.12px;}
#t8d_1514{left:490px;bottom:574px;letter-spacing:-0.11px;}
#t8e_1514{left:654px;bottom:574px;}
#t8f_1514{left:662px;bottom:575px;letter-spacing:0.09px;}
#t8g_1514{left:693px;bottom:574px;}
#t8h_1514{left:701px;bottom:575px;letter-spacing:0.09px;}
#t8i_1514{left:490px;bottom:559px;letter-spacing:-0.13px;}
#t8j_1514{left:633px;bottom:559px;}
#t8k_1514{left:640px;bottom:560px;letter-spacing:0.12px;}
#t8l_1514{left:490px;bottom:544px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8m_1514{left:598px;bottom:544px;}
#t8n_1514{left:605px;bottom:544px;letter-spacing:0.12px;}
#t8o_1514{left:490px;bottom:529px;letter-spacing:-0.11px;}
#t8p_1514{left:578px;bottom:529px;}
#t8q_1514{left:585px;bottom:529px;letter-spacing:0.12px;}
#t8r_1514{left:490px;bottom:513px;letter-spacing:-0.12px;}
#t8s_1514{left:569px;bottom:513px;}
#t8t_1514{left:576px;bottom:514px;letter-spacing:0.12px;}
#t8u_1514{left:490px;bottom:498px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8v_1514{left:508px;bottom:484px;letter-spacing:0.09px;}
#t8w_1514{left:624px;bottom:484px;}
#t8x_1514{left:631px;bottom:484px;letter-spacing:0.09px;}
#t8y_1514{left:508px;bottom:471px;letter-spacing:0.09px;}
#t8z_1514{left:603px;bottom:470px;}
#t90_1514{left:610px;bottom:471px;letter-spacing:0.09px;}
#t91_1514{left:490px;bottom:455px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t92_1514{left:577px;bottom:455px;}
#t93_1514{left:585px;bottom:456px;letter-spacing:0.12px;}
#t94_1514{left:490px;bottom:440px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t95_1514{left:627px;bottom:440px;}
#t96_1514{left:635px;bottom:441px;letter-spacing:0.12px;}
#t97_1514{left:490px;bottom:425px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t98_1514{left:626px;bottom:425px;}
#t99_1514{left:634px;bottom:425px;letter-spacing:0.09px;}
#t9a_1514{left:490px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9b_1514{left:569px;bottom:409px;}
#t9c_1514{left:577px;bottom:410px;letter-spacing:0.09px;}
#t9d_1514{left:601px;bottom:409px;}
#t9e_1514{left:609px;bottom:410px;letter-spacing:0.09px;}
#t9f_1514{left:490px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9g_1514{left:657px;bottom:394px;}
#t9h_1514{left:665px;bottom:395px;letter-spacing:0.12px;}
#t9i_1514{left:490px;bottom:379px;letter-spacing:-0.11px;}
#t9j_1514{left:598px;bottom:379px;}
#t9k_1514{left:605px;bottom:379px;letter-spacing:0.12px;}
#t9l_1514{left:490px;bottom:364px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9m_1514{left:601px;bottom:364px;}
#t9n_1514{left:609px;bottom:364px;letter-spacing:0.12px;}
#t9o_1514{left:490px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9p_1514{left:617px;bottom:348px;}
#t9q_1514{left:624px;bottom:349px;letter-spacing:0.12px;}
#t9r_1514{left:490px;bottom:333px;letter-spacing:-0.12px;}
#t9s_1514{left:685px;bottom:333px;}
#t9t_1514{left:693px;bottom:334px;letter-spacing:0.12px;}
#t9u_1514{left:490px;bottom:318px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9v_1514{left:658px;bottom:318px;}
#t9w_1514{left:666px;bottom:318px;letter-spacing:0.09px;}
#t9x_1514{left:697px;bottom:318px;}
#t9y_1514{left:705px;bottom:318px;letter-spacing:0.12px;}
#t9z_1514{left:490px;bottom:302px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta0_1514{left:587px;bottom:302px;}
#ta1_1514{left:595px;bottom:303px;letter-spacing:0.12px;}
#ta2_1514{left:490px;bottom:287px;letter-spacing:-0.13px;}
#ta3_1514{left:560px;bottom:287px;}
#ta4_1514{left:568px;bottom:288px;letter-spacing:0.09px;}
#ta5_1514{left:490px;bottom:272px;letter-spacing:-0.12px;}
#ta6_1514{left:642px;bottom:272px;}
#ta7_1514{left:649px;bottom:273px;letter-spacing:0.12px;}
#ta8_1514{left:490px;bottom:257px;letter-spacing:-0.12px;}
#ta9_1514{left:508px;bottom:243px;letter-spacing:0.09px;}
#taa_1514{left:612px;bottom:242px;}
#tab_1514{left:620px;bottom:243px;letter-spacing:0.12px;}
#tac_1514{left:508px;bottom:229px;letter-spacing:0.09px;}
#tad_1514{left:624px;bottom:229px;}
#tae_1514{left:631px;bottom:229px;letter-spacing:0.09px;}
#taf_1514{left:662px;bottom:229px;}
#tag_1514{left:670px;bottom:229px;letter-spacing:0.09px;}
#tah_1514{left:508px;bottom:216px;letter-spacing:0.09px;}
#tai_1514{left:603px;bottom:215px;}
#taj_1514{left:610px;bottom:215px;letter-spacing:0.09px;}
#tak_1514{left:642px;bottom:215px;}
#tal_1514{left:649px;bottom:215px;letter-spacing:0.09px;}
#tam_1514{left:490px;bottom:200px;letter-spacing:-0.11px;}
#tan_1514{left:780px;bottom:200px;}
#tao_1514{left:788px;bottom:201px;letter-spacing:0.12px;}
#tap_1514{left:490px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taq_1514{left:623px;bottom:185px;}
#tar_1514{left:631px;bottom:185px;letter-spacing:0.12px;}
#tas_1514{left:490px;bottom:169px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tat_1514{left:600px;bottom:169px;}
#tau_1514{left:608px;bottom:170px;letter-spacing:0.12px;}
#tav_1514{left:490px;bottom:154px;letter-spacing:-0.12px;}
#taw_1514{left:538px;bottom:154px;}
#tax_1514{left:545px;bottom:155px;letter-spacing:0.12px;}
#tay_1514{left:490px;bottom:139px;letter-spacing:-0.13px;word-spacing:0.01px;}
#taz_1514{left:508px;bottom:125px;letter-spacing:0.09px;}
#tb0_1514{left:612px;bottom:125px;}
#tb1_1514{left:620px;bottom:125px;letter-spacing:0.12px;}
#tb2_1514{left:508px;bottom:112px;letter-spacing:0.09px;}
#tb3_1514{left:624px;bottom:111px;}
#tb4_1514{left:631px;bottom:112px;letter-spacing:0.09px;}

.s1_1514{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1514{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1514{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1514{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1514{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1514{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1514" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1514Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1514" style="-webkit-user-select: none;"><object width="935" height="1210" data="1514/1514.svg" type="image/svg+xml" id="pdf1514" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1514" class="t s1_1514">INDEX </span>
<span id="t2_1514" class="t s2_1514">INDEX-2 </span><span id="t3_1514" class="t s2_1514">Vol. 3D </span>
<span id="t4_1514" class="t s3_1514">field, SMM</span><span id="t5_1514" class="t s4_1514">, </span><span id="t6_1514" class="t s5_1514">32-14 </span>
<span id="t7_1514" class="t s3_1514">SMM</span><span id="t8_1514" class="t s4_1514">, </span><span id="t9_1514" class="t s5_1514">32-14 </span>
<span id="ta_1514" class="t s3_1514">Automatic bus locking</span><span id="tb_1514" class="t s4_1514">, </span><span id="tc_1514" class="t s5_1514">9-3 </span>
<span id="td_1514" class="t s3_1514">Automatic thermal monitoring mechanism</span><span id="te_1514" class="t s4_1514">, </span><span id="tf_1514" class="t s5_1514">15-36 </span>
<span id="tg_1514" class="t s6_1514">B </span>
<span id="th_1514" class="t s3_1514">B (busy) flag </span>
<span id="ti_1514" class="t s3_1514">TSS descriptor</span><span id="tj_1514" class="t s4_1514">, </span><span id="tk_1514" class="t s5_1514">8-5</span><span id="tl_1514" class="t s4_1514">, </span><span id="tm_1514" class="t s5_1514">8-11</span><span id="tn_1514" class="t s4_1514">, </span><span id="to_1514" class="t s5_1514">8-16 </span>
<span id="tp_1514" class="t s3_1514">B (default stack size) flag </span>
<span id="tq_1514" class="t s3_1514">segment descriptor</span><span id="tr_1514" class="t s4_1514">, </span><span id="ts_1514" class="t s5_1514">22-1</span><span id="tt_1514" class="t s4_1514">, </span><span id="tu_1514" class="t s5_1514">23-33 </span>
<span id="tv_1514" class="t s3_1514">B0-B3 (BP condition detected) flags </span>
<span id="tw_1514" class="t s3_1514">DR6 register</span><span id="tx_1514" class="t s4_1514">, </span><span id="ty_1514" class="t s5_1514">18-4 </span>
<span id="tz_1514" class="t s3_1514">Backlink (see Previous task link) </span>
<span id="t10_1514" class="t s3_1514">Base address fields, segment descriptor</span><span id="t11_1514" class="t s4_1514">, </span><span id="t12_1514" class="t s5_1514">3-10 </span>
<span id="t13_1514" class="t s3_1514">BD (debug register access detected) flag, DR6 register</span><span id="t14_1514" class="t s4_1514">, </span><span id="t15_1514" class="t s5_1514">18-11 </span>
<span id="t16_1514" class="t s3_1514">Binary numbers</span><span id="t17_1514" class="t s4_1514">, </span><span id="t18_1514" class="t s5_1514">1-8 </span>
<span id="t19_1514" class="t s3_1514">BINIT# signal</span><span id="t1a_1514" class="t s4_1514">, </span><span id="t1b_1514" class="t s5_1514">2-26 </span>
<span id="t1c_1514" class="t s3_1514">BIOS role in microcode updates</span><span id="t1d_1514" class="t s4_1514">, </span><span id="t1e_1514" class="t s5_1514">10-38 </span>
<span id="t1f_1514" class="t s3_1514">Bit order</span><span id="t1g_1514" class="t s4_1514">, </span><span id="t1h_1514" class="t s5_1514">1-7 </span>
<span id="t1i_1514" class="t s3_1514">BOUND instruction</span><span id="t1j_1514" class="t s4_1514">, </span><span id="t1k_1514" class="t s5_1514">2-5</span><span id="t1l_1514" class="t s4_1514">, </span><span id="t1m_1514" class="t s5_1514">6-4</span><span id="t1n_1514" class="t s4_1514">, </span><span id="t1o_1514" class="t s5_1514">6-30 </span>
<span id="t1p_1514" class="t s3_1514">BOUND range exceeded exception (#BR)</span><span id="t1q_1514" class="t s4_1514">, </span><span id="t1r_1514" class="t s5_1514">6-30 </span>
<span id="t1s_1514" class="t s3_1514">BP0#, BP1#, BP2#, and BP3# pins</span><span id="t1t_1514" class="t s4_1514">, </span><span id="t1u_1514" class="t s5_1514">18-39</span><span id="t1v_1514" class="t s4_1514">, </span><span id="t1w_1514" class="t s5_1514">18-41 </span>
<span id="t1x_1514" class="t s3_1514">Branch record </span>
<span id="t1y_1514" class="t s3_1514">branch trace message</span><span id="t1z_1514" class="t s4_1514">, </span><span id="t20_1514" class="t s5_1514">18-15 </span>
<span id="t21_1514" class="t s3_1514">IA-32e mode</span><span id="t22_1514" class="t s4_1514">, </span><span id="t23_1514" class="t s5_1514">18-23 </span>
<span id="t24_1514" class="t s3_1514">saving</span><span id="t25_1514" class="t s4_1514">, </span><span id="t26_1514" class="t s5_1514">18-17</span><span id="t27_1514" class="t s4_1514">, </span><span id="t28_1514" class="t s5_1514">18-27</span><span id="t29_1514" class="t s4_1514">, </span><span id="t2a_1514" class="t s5_1514">18-28</span><span id="t2b_1514" class="t s4_1514">, </span><span id="t2c_1514" class="t s5_1514">18-36 </span>
<span id="t2d_1514" class="t s3_1514">saving as a branch trace message</span><span id="t2e_1514" class="t s4_1514">, </span><span id="t2f_1514" class="t s5_1514">18-15 </span>
<span id="t2g_1514" class="t s3_1514">structure</span><span id="t2h_1514" class="t s4_1514">, </span><span id="t2i_1514" class="t s5_1514">18-37 </span>
<span id="t2j_1514" class="t s3_1514">structure of in BTS buffer</span><span id="t2k_1514" class="t s4_1514">, </span><span id="t2l_1514" class="t s5_1514">18-21 </span>
<span id="t2m_1514" class="t s3_1514">Branch trace message (see BTM) </span>
<span id="t2n_1514" class="t s3_1514">Branch trace store (see BTS) </span>
<span id="t2o_1514" class="t s3_1514">Breakpoint exception (#BP)</span><span id="t2p_1514" class="t s4_1514">, </span><span id="t2q_1514" class="t s5_1514">6-4</span><span id="t2r_1514" class="t s4_1514">, </span><span id="t2s_1514" class="t s5_1514">6-28</span><span id="t2t_1514" class="t s4_1514">, </span><span id="t2u_1514" class="t s5_1514">18-11 </span>
<span id="t2v_1514" class="t s3_1514">Breakpoints </span>
<span id="t2w_1514" class="t s3_1514">data breakpoint</span><span id="t2x_1514" class="t s4_1514">, </span><span id="t2y_1514" class="t s5_1514">18-6 </span>
<span id="t2z_1514" class="t s3_1514">data breakpoint exception conditions</span><span id="t30_1514" class="t s4_1514">, </span><span id="t31_1514" class="t s5_1514">18-10 </span>
<span id="t32_1514" class="t s3_1514">description of</span><span id="t33_1514" class="t s4_1514">, </span><span id="t34_1514" class="t s5_1514">18-1 </span>
<span id="t35_1514" class="t s3_1514">DR0-DR3 debug registers</span><span id="t36_1514" class="t s4_1514">, </span><span id="t37_1514" class="t s5_1514">18-4 </span>
<span id="t38_1514" class="t s3_1514">example</span><span id="t39_1514" class="t s4_1514">, </span><span id="t3a_1514" class="t s5_1514">18-6 </span>
<span id="t3b_1514" class="t s3_1514">exception</span><span id="t3c_1514" class="t s4_1514">, </span><span id="t3d_1514" class="t s5_1514">6-28 </span>
<span id="t3e_1514" class="t s3_1514">field recognition</span><span id="t3f_1514" class="t s4_1514">, </span><span id="t3g_1514" class="t s5_1514">18-6</span><span id="t3h_1514" class="t s4_1514">, </span><span id="t3i_1514" class="t s5_1514">18-7 </span>
<span id="t3j_1514" class="t s3_1514">general-detect exception condition</span><span id="t3k_1514" class="t s4_1514">, </span><span id="t3l_1514" class="t s5_1514">18-10 </span>
<span id="t3m_1514" class="t s3_1514">instruction breakpoint</span><span id="t3n_1514" class="t s4_1514">, </span><span id="t3o_1514" class="t s5_1514">18-6 </span>
<span id="t3p_1514" class="t s3_1514">instruction breakpoint exception condition</span><span id="t3q_1514" class="t s4_1514">, </span><span id="t3r_1514" class="t s5_1514">18-9 </span>
<span id="t3s_1514" class="t s3_1514">I/O breakpoint exception conditions</span><span id="t3t_1514" class="t s4_1514">, </span><span id="t3u_1514" class="t s5_1514">18-10 </span>
<span id="t3v_1514" class="t s3_1514">LEN0 - LEN3 (Length) fields </span>
<span id="t3w_1514" class="t s2_1514">DR7 register</span><span id="t3x_1514" class="t s4_1514">, </span><span id="t3y_1514" class="t s5_1514">18-6 </span>
<span id="t3z_1514" class="t s3_1514">R/W0-R/W3 (read/write) fields </span>
<span id="t40_1514" class="t s2_1514">DR7 register</span><span id="t41_1514" class="t s4_1514">, </span><span id="t42_1514" class="t s5_1514">18-5 </span>
<span id="t43_1514" class="t s3_1514">single-step exception condition</span><span id="t44_1514" class="t s4_1514">, </span><span id="t45_1514" class="t s5_1514">18-11 </span>
<span id="t46_1514" class="t s3_1514">task-switch exception condition</span><span id="t47_1514" class="t s4_1514">, </span><span id="t48_1514" class="t s5_1514">18-11 </span>
<span id="t49_1514" class="t s3_1514">BS (single step) flag, DR6 register</span><span id="t4a_1514" class="t s4_1514">, </span><span id="t4b_1514" class="t s5_1514">18-4 </span>
<span id="t4c_1514" class="t s3_1514">BSP flag, IA32_APIC_BASE MSR</span><span id="t4d_1514" class="t s4_1514">, </span><span id="t4e_1514" class="t s5_1514">11-8 </span>
<span id="t4f_1514" class="t s3_1514">BSWAP instruction</span><span id="t4g_1514" class="t s4_1514">, </span><span id="t4h_1514" class="t s5_1514">23-4 </span>
<span id="t4i_1514" class="t s3_1514">BT (task switch) flag, DR6 register</span><span id="t4j_1514" class="t s4_1514">, </span><span id="t4k_1514" class="t s5_1514">18-4</span><span id="t4l_1514" class="t s4_1514">, </span><span id="t4m_1514" class="t s5_1514">18-11 </span>
<span id="t4n_1514" class="t s3_1514">BTC instruction</span><span id="t4o_1514" class="t s4_1514">, </span><span id="t4p_1514" class="t s5_1514">9-4 </span>
<span id="t4q_1514" class="t s3_1514">BTF (single-step on branches) flag </span>
<span id="t4r_1514" class="t s3_1514">DEBUGCTLMSR MSR</span><span id="t4s_1514" class="t s4_1514">, </span><span id="t4t_1514" class="t s5_1514">18-41 </span>
<span id="t4u_1514" class="t s3_1514">BTMs (branch trace messages) </span>
<span id="t4v_1514" class="t s3_1514">description of</span><span id="t4w_1514" class="t s4_1514">, </span><span id="t4x_1514" class="t s5_1514">18-15 </span>
<span id="t4y_1514" class="t s3_1514">enabling</span><span id="t4z_1514" class="t s4_1514">, </span><span id="t50_1514" class="t s5_1514">18-13</span><span id="t51_1514" class="t s4_1514">, </span><span id="t52_1514" class="t s5_1514">18-25</span><span id="t53_1514" class="t s4_1514">, </span><span id="t54_1514" class="t s5_1514">18-26</span><span id="t55_1514" class="t s4_1514">, </span><span id="t56_1514" class="t s5_1514">18-36</span><span id="t57_1514" class="t s4_1514">, </span><span id="t58_1514" class="t s5_1514">18-38</span><span id="t59_1514" class="t s4_1514">, </span><span id="t5a_1514" class="t s5_1514">18-39 </span>
<span id="t5b_1514" class="t s3_1514">TR (trace message enable) flag </span>
<span id="t5c_1514" class="t s2_1514">MSR_DEBUGCTLA MSR</span><span id="t5d_1514" class="t s4_1514">, </span><span id="t5e_1514" class="t s5_1514">18-36 </span>
<span id="t5f_1514" class="t s2_1514">MSR_DEBUGCTLB MSR</span><span id="t5g_1514" class="t s4_1514">, </span><span id="t5h_1514" class="t s5_1514">18-13</span><span id="t5i_1514" class="t s4_1514">, </span><span id="t5j_1514" class="t s5_1514">18-38</span><span id="t5k_1514" class="t s4_1514">, </span><span id="t5l_1514" class="t s5_1514">18-39 </span>
<span id="t5m_1514" class="t s3_1514">BTR instruction</span><span id="t5n_1514" class="t s4_1514">, </span><span id="t5o_1514" class="t s5_1514">9-4 </span>
<span id="t5p_1514" class="t s3_1514">BTS buffer </span>
<span id="t5q_1514" class="t s3_1514">description of</span><span id="t5r_1514" class="t s4_1514">, </span><span id="t5s_1514" class="t s5_1514">18-20 </span>
<span id="t5t_1514" class="t s3_1514">introduction to</span><span id="t5u_1514" class="t s4_1514">, </span><span id="t5v_1514" class="t s5_1514">18-12</span><span id="t5w_1514" class="t s4_1514">, </span><span id="t5x_1514" class="t s5_1514">18-15 </span>
<span id="t5y_1514" class="t s3_1514">records in</span><span id="t5z_1514" class="t s4_1514">, </span><span id="t60_1514" class="t s5_1514">18-21 </span>
<span id="t61_1514" class="t s3_1514">setting up</span><span id="t62_1514" class="t s4_1514">, </span><span id="t63_1514" class="t s5_1514">18-25 </span>
<span id="t64_1514" class="t s3_1514">structure of</span><span id="t65_1514" class="t s4_1514">, </span><span id="t66_1514" class="t s5_1514">18-21</span><span id="t67_1514" class="t s4_1514">, </span><span id="t68_1514" class="t s5_1514">18-23</span><span id="t69_1514" class="t s4_1514">, </span><span id="t6a_1514" class="t s5_1514">20-21 </span>
<span id="t6b_1514" class="t s3_1514">BTS instruction</span><span id="t6c_1514" class="t s4_1514">, </span><span id="t6d_1514" class="t s5_1514">9-4 </span>
<span id="t6e_1514" class="t s3_1514">BTS (branch trace store) facilities </span>
<span id="t6f_1514" class="t s3_1514">availability of</span><span id="t6g_1514" class="t s4_1514">, </span><span id="t6h_1514" class="t s5_1514">18-35 </span>
<span id="t6i_1514" class="t s3_1514">BTS_UNAVAILABLE flag, </span>
<span id="t6j_1514" class="t s2_1514">IA32_MISC_ENABLE MSR</span><span id="t6k_1514" class="t s4_1514">, </span><span id="t6l_1514" class="t s5_1514">18-20 </span>
<span id="t6m_1514" class="t s3_1514">introduction to</span><span id="t6n_1514" class="t s4_1514">, </span><span id="t6o_1514" class="t s5_1514">18-12 </span>
<span id="t6p_1514" class="t s3_1514">setting up BTS buffer</span><span id="t6q_1514" class="t s4_1514">, </span><span id="t6r_1514" class="t s5_1514">18-25 </span>
<span id="t6s_1514" class="t s3_1514">writing an interrupt service routine for</span><span id="t6t_1514" class="t s4_1514">, </span><span id="t6u_1514" class="t s5_1514">18-26 </span>
<span id="t6v_1514" class="t s3_1514">BTS_UNAVAILABLE</span><span id="t6w_1514" class="t s4_1514">, </span><span id="t6x_1514" class="t s5_1514">18-20 </span>
<span id="t6y_1514" class="t s3_1514">Built-in self-test (BIST) </span>
<span id="t6z_1514" class="t s3_1514">description of</span><span id="t70_1514" class="t s4_1514">, </span><span id="t71_1514" class="t s5_1514">10-1 </span>
<span id="t72_1514" class="t s3_1514">performing</span><span id="t73_1514" class="t s4_1514">, </span><span id="t74_1514" class="t s5_1514">10-5 </span>
<span id="t75_1514" class="t s3_1514">Bus </span>
<span id="t76_1514" class="t s3_1514">errors detected with MCA</span><span id="t77_1514" class="t s4_1514">, </span><span id="t78_1514" class="t s5_1514">16-27 </span>
<span id="t79_1514" class="t s3_1514">hold</span><span id="t7a_1514" class="t s4_1514">, </span><span id="t7b_1514" class="t s5_1514">23-35 </span>
<span id="t7c_1514" class="t s3_1514">locking</span><span id="t7d_1514" class="t s4_1514">, </span><span id="t7e_1514" class="t s5_1514">9-3</span><span id="t7f_1514" class="t s4_1514">, </span><span id="t7g_1514" class="t s5_1514">23-35 </span>
<span id="t7h_1514" class="t s3_1514">Byte order</span><span id="t7i_1514" class="t s4_1514">, </span><span id="t7j_1514" class="t s5_1514">1-7 </span>
<span id="t7k_1514" class="t s6_1514">C </span>
<span id="t7l_1514" class="t s3_1514">C (conforming) flag, segment descriptor</span><span id="t7m_1514" class="t s4_1514">, </span><span id="t7n_1514" class="t s5_1514">5-11 </span>
<span id="t7o_1514" class="t s3_1514">C1 flag, x87 FPU status word</span><span id="t7p_1514" class="t s4_1514">, </span><span id="t7q_1514" class="t s5_1514">23-8</span><span id="t7r_1514" class="t s4_1514">, </span><span id="t7s_1514" class="t s5_1514">23-14 </span>
<span id="t7t_1514" class="t s3_1514">C2 flag, x87 FPU status word</span><span id="t7u_1514" class="t s4_1514">, </span><span id="t7v_1514" class="t s5_1514">23-8 </span>
<span id="t7w_1514" class="t s3_1514">Cache control</span><span id="t7x_1514" class="t s4_1514">, </span><span id="t7y_1514" class="t s5_1514">12-20 </span>
<span id="t7z_1514" class="t s3_1514">adaptive mode, L1 Data Cache</span><span id="t80_1514" class="t s4_1514">, </span><span id="t81_1514" class="t s5_1514">12-18 </span>
<span id="t82_1514" class="t s3_1514">cache management instructions</span><span id="t83_1514" class="t s4_1514">, </span><span id="t84_1514" class="t s5_1514">12-17</span><span id="t85_1514" class="t s4_1514">, </span><span id="t86_1514" class="t s5_1514">12-18 </span>
<span id="t87_1514" class="t s3_1514">cache mechanisms in IA-32 processors</span><span id="t88_1514" class="t s4_1514">, </span><span id="t89_1514" class="t s5_1514">23-30 </span>
<span id="t8a_1514" class="t s3_1514">caching terminology</span><span id="t8b_1514" class="t s4_1514">, </span><span id="t8c_1514" class="t s5_1514">12-5 </span>
<span id="t8d_1514" class="t s3_1514">CD flag, CR0 control register</span><span id="t8e_1514" class="t s4_1514">, </span><span id="t8f_1514" class="t s5_1514">12-10</span><span id="t8g_1514" class="t s4_1514">, </span><span id="t8h_1514" class="t s5_1514">23-19 </span>
<span id="t8i_1514" class="t s3_1514">choosing a memory type</span><span id="t8j_1514" class="t s4_1514">, </span><span id="t8k_1514" class="t s5_1514">12-8 </span>
<span id="t8l_1514" class="t s3_1514">CPUID feature flag</span><span id="t8m_1514" class="t s4_1514">, </span><span id="t8n_1514" class="t s5_1514">12-18 </span>
<span id="t8o_1514" class="t s3_1514">flags and fields</span><span id="t8p_1514" class="t s4_1514">, </span><span id="t8q_1514" class="t s5_1514">12-10 </span>
<span id="t8r_1514" class="t s3_1514">flushing TLBs</span><span id="t8s_1514" class="t s4_1514">, </span><span id="t8t_1514" class="t s5_1514">12-19 </span>
<span id="t8u_1514" class="t s3_1514">G (global) flag </span>
<span id="t8v_1514" class="t s2_1514">page-directory entries</span><span id="t8w_1514" class="t s4_1514">, </span><span id="t8x_1514" class="t s5_1514">12-13 </span>
<span id="t8y_1514" class="t s2_1514">page-table entries</span><span id="t8z_1514" class="t s4_1514">, </span><span id="t90_1514" class="t s5_1514">12-13 </span>
<span id="t91_1514" class="t s3_1514">internal caches</span><span id="t92_1514" class="t s4_1514">, </span><span id="t93_1514" class="t s5_1514">12-1 </span>
<span id="t94_1514" class="t s3_1514">MemTypeGet() function</span><span id="t95_1514" class="t s4_1514">, </span><span id="t96_1514" class="t s5_1514">12-29 </span>
<span id="t97_1514" class="t s3_1514">MemTypeSet() function</span><span id="t98_1514" class="t s4_1514">, </span><span id="t99_1514" class="t s5_1514">12-31 </span>
<span id="t9a_1514" class="t s3_1514">MESI protocol</span><span id="t9b_1514" class="t s4_1514">, </span><span id="t9c_1514" class="t s5_1514">12-5</span><span id="t9d_1514" class="t s4_1514">, </span><span id="t9e_1514" class="t s5_1514">12-9 </span>
<span id="t9f_1514" class="t s3_1514">methods of caching available</span><span id="t9g_1514" class="t s4_1514">, </span><span id="t9h_1514" class="t s5_1514">12-6 </span>
<span id="t9i_1514" class="t s3_1514">MTRR initialization</span><span id="t9j_1514" class="t s4_1514">, </span><span id="t9k_1514" class="t s5_1514">12-29 </span>
<span id="t9l_1514" class="t s3_1514">MTRR precedences</span><span id="t9m_1514" class="t s4_1514">, </span><span id="t9n_1514" class="t s5_1514">12-28 </span>
<span id="t9o_1514" class="t s3_1514">MTRRs, description of</span><span id="t9p_1514" class="t s4_1514">, </span><span id="t9q_1514" class="t s5_1514">12-20 </span>
<span id="t9r_1514" class="t s3_1514">multiple-processor considerations</span><span id="t9s_1514" class="t s4_1514">, </span><span id="t9t_1514" class="t s5_1514">12-32 </span>
<span id="t9u_1514" class="t s3_1514">NW flag, CR0 control register</span><span id="t9v_1514" class="t s4_1514">, </span><span id="t9w_1514" class="t s5_1514">12-13</span><span id="t9x_1514" class="t s4_1514">, </span><span id="t9y_1514" class="t s5_1514">23-19 </span>
<span id="t9z_1514" class="t s3_1514">operating modes</span><span id="ta0_1514" class="t s4_1514">, </span><span id="ta1_1514" class="t s5_1514">12-12 </span>
<span id="ta2_1514" class="t s3_1514">overview of</span><span id="ta3_1514" class="t s4_1514">, </span><span id="ta4_1514" class="t s5_1514">12-1 </span>
<span id="ta5_1514" class="t s3_1514">page attribute table (PAT)</span><span id="ta6_1514" class="t s4_1514">, </span><span id="ta7_1514" class="t s5_1514">12-33 </span>
<span id="ta8_1514" class="t s3_1514">PCD flag </span>
<span id="ta9_1514" class="t s2_1514">CR3 control register</span><span id="taa_1514" class="t s4_1514">, </span><span id="tab_1514" class="t s5_1514">12-13 </span>
<span id="tac_1514" class="t s2_1514">page-directory entries</span><span id="tad_1514" class="t s4_1514">, </span><span id="tae_1514" class="t s5_1514">12-13</span><span id="taf_1514" class="t s4_1514">, </span><span id="tag_1514" class="t s5_1514">12-33 </span>
<span id="tah_1514" class="t s2_1514">page-table entries</span><span id="tai_1514" class="t s4_1514">, </span><span id="taj_1514" class="t s5_1514">12-13</span><span id="tak_1514" class="t s4_1514">, </span><span id="tal_1514" class="t s5_1514">12-33 </span>
<span id="tam_1514" class="t s3_1514">PGE (page global enable) flag, CR4 control register</span><span id="tan_1514" class="t s4_1514">, </span><span id="tao_1514" class="t s5_1514">12-13 </span>
<span id="tap_1514" class="t s3_1514">precedence of controls</span><span id="taq_1514" class="t s4_1514">, </span><span id="tar_1514" class="t s5_1514">12-13 </span>
<span id="tas_1514" class="t s3_1514">preventing caching</span><span id="tat_1514" class="t s4_1514">, </span><span id="tau_1514" class="t s5_1514">12-16 </span>
<span id="tav_1514" class="t s3_1514">protocol</span><span id="taw_1514" class="t s4_1514">, </span><span id="tax_1514" class="t s5_1514">12-9 </span>
<span id="tay_1514" class="t s3_1514">PWT flag </span>
<span id="taz_1514" class="t s2_1514">CR3 control register</span><span id="tb0_1514" class="t s4_1514">, </span><span id="tb1_1514" class="t s5_1514">12-13 </span>
<span id="tb2_1514" class="t s2_1514">page-directory entries</span><span id="tb3_1514" class="t s4_1514">, </span><span id="tb4_1514" class="t s5_1514">12-33 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
