0.6
2016.4
Dec 14 2016
22:58:16
E:/MIA701SRC/MIA701_DDR/imports/ddr3_model.sv,1506154341,systemVerilog,,,E:/MIA701SRC/MIA701_DDR/imports/ddr3_model_parameters.vh,ddr3_model,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/imports/ddr3_model_parameters.vh,1506154341,verilog,,,,,,,,,,,,
E:/MIA701SRC/MIA701_DDR/imports/example_top.v,1506231314,verilog,,,,example_top,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/imports/sim_tb_top.v,1506216939,verilog,,,,sim_tb_top,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/imports/wiredly.v,1506154341,verilog,,,,WireDelay,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1506164929,verilog,,,,clk_wiz_0,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1506164929,verilog,,,,clk_wiz_0_clk_wiz,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v,1506164339,verilog,,,,mig_7series_v4_0_clk_ibuf,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v,1506164339,verilog,,,,mig_7series_v4_0_infrastructure,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v,1506164339,verilog,,,,mig_7series_v4_0_iodelay_ctrl,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v,1506164339,verilog,,,,mig_7series_v4_0_tempmon,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v,1506164339,verilog,,,,mig_7series_v4_0_arb_mux,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v,1506164339,verilog,,,,mig_7series_v4_0_arb_row_col,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v,1506164339,verilog,,,,mig_7series_v4_0_arb_select,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v,1506164339,verilog,,,,mig_7series_v4_0_bank_cntrl,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v,1506164339,verilog,,,,mig_7series_v4_0_bank_common,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v,1506164339,verilog,,,,mig_7series_v4_0_bank_compare,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v,1506164339,verilog,,,,mig_7series_v4_0_bank_mach,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v,1506164339,verilog,,,,mig_7series_v4_0_bank_queue,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v,1506164339,verilog,,,,mig_7series_v4_0_bank_state,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v,1506164339,verilog,,,,mig_7series_v4_0_col_mach,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v,1506164339,verilog,,,,mig_7series_v4_0_mc,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v,1506164339,verilog,,,,mig_7series_v4_0_rank_cntrl,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v,1506164339,verilog,,,,mig_7series_v4_0_rank_common,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v,1506164339,verilog,,,,mig_7series_v4_0_rank_mach,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v,1506164339,verilog,,,,mig_7series_v4_0_round_robin_arb,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v,1506164339,verilog,,,,mig_7series_v4_0_ecc_buf,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v,1506164339,verilog,,,,mig_7series_v4_0_ecc_dec_fix,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v,1506164339,verilog,,,,mig_7series_v4_0_ecc_gen,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v,1506164339,verilog,,,,mig_7series_v4_0_ecc_merge_enc,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v,1506164339,verilog,,,,mig_7series_v4_0_fi_xor,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v,1506164339,verilog,,,,mig_7series_v4_0_mem_intfc,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v,1506164339,verilog,,,,mig_7series_v4_0_memc_ui_top_std,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1506164339,verilog,,,,mig_7series_0,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1506164340,verilog,,,,mig_7series_0_mig,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_byte_group_io,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_byte_lane,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_calib_top,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_if_post_fifo,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_mc_phy,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_mc_phy_wrapper,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_of_pre_fifo,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_4lanes,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_dqs_found_cal,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_dqs_found_cal_hr,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_init,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_cntlr,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_data,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_edge,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_lim,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_mux,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_po_cntlr,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_ocd_samp,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_oclkdelay_cal,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_prbs_rdlvl,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_rdlvl,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_tempmon,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_top,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_wrcal,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_wrlvl,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_phy_wrlvl_off_delay,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_prbs_gen,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v,1506164339,verilog,,,,mig_7series_v4_0_ddr_skip_calib_tap,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v,1506164339,verilog,,,,mig_7series_v4_0_poc_cc,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v,1506164339,verilog,,,,mig_7series_v4_0_poc_edge_store,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v,1506164339,verilog,,,,mig_7series_v4_0_poc_meta,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v,1506164339,verilog,,,,mig_7series_v4_0_poc_pd,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v,1506164339,verilog,,,,mig_7series_v4_0_poc_tap_base,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v,1506164339,verilog,,,,mig_7series_v4_0_poc_top,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v,1506164339,verilog,,,,mig_7series_v4_0_ui_cmd,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v,1506164339,verilog,,,,mig_7series_v4_0_ui_rd_data,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v,1506164339,verilog,,,,mig_7series_v4_0_ui_top,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/MIA701SRC/MIA701_DDR/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v,1506164339,verilog,,,,mig_7series_v4_0_ui_wr_data,,,../../../imports;../../../mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0,,,,,
