{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497300101426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497300101428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 16:41:40 2017 " "Processing started: Mon Jun 12 16:41:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497300101428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497300101428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G_ChipControl -c C5G_ChipControl " "Command: quartus_sta C5G_ChipControl -c C5G_ChipControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497300101428 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1497300101959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "C5G_Default " "Ignored assignments for entity \"C5G_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497300102971 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1497300102971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497300103108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497300103163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497300103163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G_ChipControl.sdc " "Synopsys Design Constraints File file not found: 'C5G_ChipControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1497300104949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1497300104950 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_B5B CLOCK_50_B5B " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_B5B CLOCK_50_B5B" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 240.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 240.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 120.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 120.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1497300104963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Gen_CLK:Gen_CLK_inst\|CLKreg Gen_CLK:Gen_CLK_inst\|CLKreg " "create_clock -period 1.000 -name Gen_CLK:Gen_CLK_inst\|CLKreg Gen_CLK:Gen_CLK_inst\|CLKreg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triggerupdate:triggerupdate_inst\|clockdiv\[0\] triggerupdate:triggerupdate_inst\|clockdiv\[0\] " "create_clock -period 1.000 -name triggerupdate:triggerupdate_inst\|clockdiv\[0\] triggerupdate:triggerupdate_inst\|clockdiv\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104966 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104980 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497300104980 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1497300104992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497300104993 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1497300104996 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1497300105019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497300105199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497300105199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.047 " "Worst-case setup slack is -5.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.047       -33.035 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -5.047       -33.035 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430      -197.219 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -2.430      -197.219 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366       -75.918 CLOCK_50_B5B  " "   -1.366       -75.918 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300105205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.476 " "Worst-case hold slack is -2.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.476       -59.286 CLOCK_50_B5B  " "   -2.476       -59.286 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653       -47.251 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.653       -47.251 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    1.147         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300105238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.041 " "Worst-case recovery slack is 17.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.041         0.000 CLOCK_50_B5B  " "   17.041         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300105251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.732 " "Worst-case removal slack is 1.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732         0.000 CLOCK_50_B5B  " "    1.732         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300105264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538      -101.829 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.538      -101.829 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538        -6.670 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -0.538        -6.670 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.194         0.000 CLOCK_50_B5B  " "    9.194         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300105269 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1497300105445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1497300105506 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1497300105507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1497300116182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116575 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497300116575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497300116661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497300116661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.368 " "Worst-case setup slack is -5.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.368       -35.150 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -5.368       -35.150 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.450      -198.857 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -2.450      -198.857 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076       -48.527 CLOCK_50_B5B  " "   -1.076       -48.527 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300116667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.597 " "Worst-case hold slack is -2.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.597      -108.620 CLOCK_50_B5B  " "   -2.597      -108.620 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507       -32.090 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.507       -32.090 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    1.093         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300116705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.153 " "Worst-case recovery slack is 17.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.153         0.000 CLOCK_50_B5B  " "   17.153         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300116720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.650 " "Worst-case removal slack is 1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.650         0.000 CLOCK_50_B5B  " "    1.650         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300116734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538      -100.279 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.538      -100.279 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538        -6.924 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -0.538        -6.924 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.127         0.000 CLOCK_50_B5B  " "    9.127         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300116740 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1497300116890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1497300117135 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1497300117135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1497300122639 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122931 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497300122931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497300122961 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497300122961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.619 " "Worst-case setup slack is -2.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.619       -17.319 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -2.619       -17.319 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.839       -56.240 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.839       -56.240 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 CLOCK_50_B5B  " "    0.013         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300122969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300122969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.558 " "Worst-case hold slack is -1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558       -57.042 CLOCK_50_B5B  " "   -1.558       -57.042 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442       -36.229 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.442       -36.229 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.536         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300123008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.256 " "Worst-case recovery slack is 18.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.256         0.000 CLOCK_50_B5B  " "   18.256         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300123023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.810 " "Worst-case removal slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810         0.000 CLOCK_50_B5B  " "    0.810         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300123041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.006 " "Worst-case minimum pulse width slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.030 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -0.006        -0.030 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg  " "    0.057         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.093         0.000 CLOCK_50_B5B  " "    9.093         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300123049 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1497300123199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124282 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497300124282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497300124313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497300124313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.591 " "Worst-case setup slack is -2.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591       -17.213 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -2.591       -17.213 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674       -42.016 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.674       -42.016 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 CLOCK_50_B5B  " "    0.037         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300124323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.568 " "Worst-case hold slack is -1.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568       -76.927 CLOCK_50_B5B  " "   -1.568       -76.927 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377       -30.118 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.377       -30.118 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.480         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300124364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.452 " "Worst-case recovery slack is 18.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.452         0.000 CLOCK_50_B5B  " "   18.452         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300124381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.742 " "Worst-case removal slack is 0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742         0.000 CLOCK_50_B5B  " "    0.742         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300124397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.012 " "Worst-case minimum pulse width slack is 0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.012         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg  " "    0.083         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.087         0.000 CLOCK_50_B5B  " "    9.087         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497300124406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497300127712 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497300127714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1127 " "Peak virtual memory: 1127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497300127943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 16:42:07 2017 " "Processing ended: Mon Jun 12 16:42:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497300127943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497300127943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497300127943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497300127943 ""}
