$date
	Sat Sep  6 18:32:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux2to1 $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
0#
1"
1$
#20
1!
1#
0$
#30
1$
#40
