<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICD_SETSPI_NSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICD_SETSPI_NSR, Set Non-secure SPI Pending Register</h1><p>The GICD_SETSPI_NSR characteristics are:</p><h2>Purpose</h2>
        <p>Adds the pending state to a valid SPI if permitted by the Security state of the access and the <a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n&gt;</a> value for that SPI.</p>

      
        <p>A write to this register changes the state of an inactive SPI to pending, and the state of an active SPI to active and pending.</p>
      <h2>Configuration</h2>
        <p>If <a href="ext-gicd_typer.html">GICD_TYPER</a>.MBIS == 0, this register is reserved.</p>

      
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, this register provides functionality for all SPIs.</p>
      <h2>Attributes</h2>
        <p>GICD_SETSPI_NSR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="19"><a href="#fieldset_0-31_13">RES0</a></td><td class="lr" colspan="13"><a href="#fieldset_0-12_0">INTID</a></td></tr></tbody></table><h4 id="fieldset_0-31_13">Bits [31:13]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_0">INTID, bits [12:0]</h4><div class="field">
      <p>The INTID of the SPI.</p>
    </div><div class="text_after_fields"><p>The function of this register depends on whether the targeted SPI is configured to be an edge-triggered or level-sensitive interrupt:</p>
<ul>
<li>For an edge-triggered interrupt, a write to GICD_SETSPI_NSR or <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a> adds the pending state to the targeted interrupt. It will stop being pending on activation, or if the pending state is removed by a write to <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a>, <a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a>, or <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a>.
</li><li>For a level-sensitive interrupt, a write to GICD_SETSPI_NSR or <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a> adds the pending state to the targeted interrupt. It will remain pending until it is deasserted by a write to <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a> or <a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a>. If the interrupt is activated between having the pending state added and being deactivated, then the interrupt will be active and pending.
</li></ul></div><h2>Accessing GICD_SETSPI_NSR</h2>
        <p>Writes to this register have no effect if:</p>

      
        <ul>
<li>The value written specifies a Secure SPI, the value is written by a Non-secure access, and the value of the corresponding <a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n&gt;</a> register is 0.
</li><li>The value written specifies an invalid SPI.
</li><li>The SPI is already pending.
</li></ul>

      
        <p>16-bit accesses to bits [15:0] of this register must be supported.</p>

      
        <div class="note"><span class="note-header">Note</span><p>A Secure access to this register can set the pending state of any valid SPI.</p></div>
      <h4>GICD_SETSPI_NSR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td>Dist_base</td><td><span class="hexnumber">0x0040</span></td><td>GICD_SETSPI_NSR</td></tr></table><p>Accesses on this interface are <span class="access_level">WO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
