

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out791'
================================================================
* Date:           Thu Jun 10 11:52:37 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.103 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6151|     6151| 20.501 us | 20.501 us |  6151|  6151|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- Loop 2  |     5122|     5122|         4|          1|          1|  5120|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      293|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      225|     -|
|Register             |        0|      -|      500|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      500|      582|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary666_local_C_V  |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln2222_fu_252_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln2255_fu_364_p2              |     +    |      0|  0|  13|          13|           1|
    |add_ln2257_fu_470_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln321_fu_498_p2               |     +    |      0|  0|  11|          11|          11|
    |c4_V_fu_370_p2                    |     +    |      0|  0|   6|           4|           1|
    |c5_V_fu_436_p2                    |     +    |      0|  0|   6|           5|           1|
    |c6_V_6_fu_464_p2                  |     +    |      0|  0|   6|           6|           1|
    |c6_V_fu_258_p2                    |     +    |      0|  0|   7|           1|           7|
    |c7_V_fu_313_p2                    |     +    |      0|  0|   6|           1|           5|
    |and_ln879_fu_422_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op82_read_state8     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln2222_fu_246_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln2224_fu_264_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln2255_fu_358_p2             |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln2257_fu_376_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln2259_fu_416_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln87941_fu_396_p2            |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_fu_390_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_442_p2                |    or    |      0|  0|   2|           1|           1|
    |buf_data_split_1_V_69_fu_337_p3   |  select  |      0|  0|  32|           1|          32|
    |buf_data_split_1_V_70_fu_344_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln1371_14_fu_278_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln1371_fu_270_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln2255_fu_428_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln2257_fu_476_p3           |  select  |      0|  0|  11|           1|           1|
    |select_ln544_17_fu_456_p3         |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_448_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln879_5_fu_402_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln879_fu_382_p3            |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln879_fu_410_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 293|         143|         183|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3              |   9|          2|    1|          2|
    |ap_phi_mux_p_0122_0_i_phi_fu_163_p4  |   9|          2|    7|         14|
    |ap_phi_mux_p_041_0_i_phi_fu_218_p4   |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter3_tmp_V_reg_236   |  15|          3|   64|        192|
    |fifo_C_drain_in_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten20_reg_181             |   9|          2|   13|         26|
    |indvar_flatten6_reg_203              |   9|          2|   11|         22|
    |indvar_flatten_reg_148               |   9|          2|   11|         22|
    |local_C_V_address0                   |  15|          3|    9|         27|
    |p_0122_0_i_reg_159                   |   9|          2|    7|         14|
    |p_041_0_i_reg_214                    |   9|          2|    5|         10|
    |p_04_0_i_reg_192                     |   9|          2|    4|          8|
    |p_068_0_i_reg_225                    |   9|          2|    6|         12|
    |p_071_0_i_reg_170                    |   9|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 225|         48|  156|        389|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_tmp_V_reg_236      |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_tmp_V_reg_236      |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_tmp_V_reg_236      |  64|   0|   64|          0|
    |buf_data_split_1_V_69_reg_540           |  32|   0|   32|          0|
    |buf_data_split_1_V_70_reg_545           |  32|   0|   32|          0|
    |icmp_ln2222_reg_509                     |   1|   0|    1|          0|
    |icmp_ln2222_reg_509_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln2255_reg_550                     |   1|   0|    1|          0|
    |indvar_flatten20_reg_181                |  13|   0|   13|          0|
    |indvar_flatten6_reg_203                 |  11|   0|   11|          0|
    |indvar_flatten_reg_148                  |  11|   0|   11|          0|
    |local_C_V_addr_3_reg_529                |   9|   0|    9|          0|
    |local_C_V_addr_3_reg_529_pp0_iter1_reg  |   9|   0|    9|          0|
    |p_0122_0_i_reg_159                      |   7|   0|    7|          0|
    |p_041_0_i_reg_214                       |   5|   0|    5|          0|
    |p_04_0_i_reg_192                        |   4|   0|    4|          0|
    |p_068_0_i_reg_225                       |   6|   0|    6|          0|
    |p_071_0_i_reg_170                       |   5|   0|    5|          0|
    |select_ln1371_14_reg_518                |   7|   0|    7|          0|
    |select_ln544_17_reg_573                 |   5|   0|    5|          0|
    |select_ln544_reg_568                    |   6|   0|    6|          0|
    |select_ln879_5_reg_559                  |   1|   0|    1|          0|
    |trunc_ln1371_reg_523                    |   1|   0|    1|          0|
    |icmp_ln2255_reg_550                     |  64|  32|    1|          0|
    |select_ln879_5_reg_559                  |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 500|  64|  374|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out791  | return value |
|fifo_C_drain_in_V_V_dout         |  in |   64|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_empty_n      |  in |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_read         | out |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_out_V_V_din         | out |   64|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.15ns)   --->   "%local_C_V = alloca [512 x i64], align 8" [src/kernel_kernel_new.cpp:2302]   --->   Operation 14 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %local_C_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel_new.cpp:2303]   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel_new.cpp:2222->src/kernel_kernel_new.cpp:2309]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln2222, %hls_label_15 ]" [src/kernel_kernel_new.cpp:2222->src/kernel_kernel_new.cpp:2309]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_0122_0_i = phi i7 [ 0, %0 ], [ %select_ln1371_14, %hls_label_15 ]" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 18 'phi' 'p_0122_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_071_0_i = phi i5 [ 0, %0 ], [ %c7_V, %hls_label_15 ]"   --->   Operation 19 'phi' 'p_071_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln2222 = icmp eq i11 %indvar_flatten, -1024" [src/kernel_kernel_new.cpp:2222->src/kernel_kernel_new.cpp:2309]   --->   Operation 20 'icmp' 'icmp_ln2222' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.53ns)   --->   "%add_ln2222 = add i11 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:2222->src/kernel_kernel_new.cpp:2309]   --->   Operation 21 'add' 'add_ln2222' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2222, label %.preheader.i4.preheader, label %hls_label_15" [src/kernel_kernel_new.cpp:2222->src/kernel_kernel_new.cpp:2309]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.40ns)   --->   "%c6_V = add i7 1, %p_0122_0_i" [src/kernel_kernel_new.cpp:2222->src/kernel_kernel_new.cpp:2309]   --->   Operation 23 'add' 'c6_V' <Predicate = (!icmp_ln2222)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.63ns)   --->   "%icmp_ln2224 = icmp eq i5 %p_071_0_i, -16" [src/kernel_kernel_new.cpp:2224->src/kernel_kernel_new.cpp:2309]   --->   Operation 24 'icmp' 'icmp_ln2224' <Predicate = (!icmp_ln2222)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln1371 = select i1 %icmp_ln2224, i5 0, i5 %p_071_0_i" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 25 'select' 'select_ln1371' <Predicate = (!icmp_ln2222)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.30ns)   --->   "%select_ln1371_14 = select i1 %icmp_ln2224, i7 %c6_V, i7 %p_0122_0_i" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 26 'select' 'select_ln1371_14' <Predicate = (!icmp_ln2222)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln544_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %select_ln1371_14, i32 1, i32 5)" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 27 'partselect' 'zext_ln544_mid2_v' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1371 = trunc i7 %select_ln1371_14 to i1" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 28 'trunc' 'trunc_ln1371' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln1371, i5 %zext_ln544_mid2_v)" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 29 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i10 %tmp_35 to i64" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 30 'zext' 'zext_ln321' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%local_C_V_addr_3 = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 31 'getelementptr' 'local_C_V_addr_3' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.15ns)   --->   "%buf_data_V = load i64* %local_C_V_addr_3, align 8" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 32 'load' 'buf_data_V' <Predicate = (!icmp_ln2222)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 33 [1/1] (0.34ns)   --->   "%c7_V = add i5 1, %select_ln1371" [src/kernel_kernel_new.cpp:2224->src/kernel_kernel_new.cpp:2309]   --->   Operation 33 'add' 'c7_V' <Predicate = (!icmp_ln2222)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 34 [1/2] (1.15ns)   --->   "%buf_data_V = load i64* %local_C_V_addr_3, align 8" [src/kernel_kernel_new.cpp:2229->src/kernel_kernel_new.cpp:2309]   --->   Operation 34 'load' 'buf_data_V' <Predicate = (!icmp_ln2222)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%buf_data_split_0_V = trunc i64 %buf_data_V to i32" [src/kernel_kernel_new.cpp:2232->src/kernel_kernel_new.cpp:2309]   --->   Operation 35 'trunc' 'buf_data_split_0_V' <Predicate = (!icmp_ln2222 & trunc_ln1371)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_data_split_1_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buf_data_V, i32 32, i32 63)" [src/kernel_kernel_new.cpp:2232->src/kernel_kernel_new.cpp:2309]   --->   Operation 36 'partselect' 'buf_data_split_1_V' <Predicate = (!icmp_ln2222 & !trunc_ln1371)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.21ns)   --->   "%tmp_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_C_drain_local_in_V)" [src/kernel_kernel_new.cpp:2236->src/kernel_kernel_new.cpp:2309]   --->   Operation 37 'read' 'tmp_13' <Predicate = (!icmp_ln2222)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buf_data_split_1_V_66 = bitcast float %tmp_13 to i32" [src/kernel_kernel_new.cpp:2238->src/kernel_kernel_new.cpp:2309]   --->   Operation 38 'bitcast' 'buf_data_split_1_V_66' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.22ns)   --->   "%buf_data_split_1_V_69 = select i1 %trunc_ln1371, i32 %buf_data_split_1_V_66, i32 %buf_data_split_1_V" [src/kernel_kernel_new.cpp:2239->src/kernel_kernel_new.cpp:2309]   --->   Operation 39 'select' 'buf_data_split_1_V_69' <Predicate = (!icmp_ln2222)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.22ns)   --->   "%buf_data_split_1_V_70 = select i1 %trunc_ln1371, i32 %buf_data_split_0_V, i32 %buf_data_split_1_V_66" [src/kernel_kernel_new.cpp:2239->src/kernel_kernel_new.cpp:2309]   --->   Operation 40 'select' 'buf_data_split_1_V_70' <Predicate = (!icmp_ln2222)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [src/kernel_kernel_new.cpp:2224->src/kernel_kernel_new.cpp:2309]   --->   Operation 42 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:2225->src/kernel_kernel_new.cpp:2309]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %buf_data_split_1_V_69, i32 %buf_data_split_1_V_70)" [src/kernel_kernel_new.cpp:2240->src/kernel_kernel_new.cpp:2309]   --->   Operation 44 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.15ns)   --->   "store i64 %p_Result_s, i64* %local_C_V_addr_3, align 8" [src/kernel_kernel_new.cpp:2241->src/kernel_kernel_new.cpp:2309]   --->   Operation 45 'store' <Predicate = (!icmp_ln2222)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_695 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_s)" [src/kernel_kernel_new.cpp:2242->src/kernel_kernel_new.cpp:2309]   --->   Operation 46 'specregionend' 'empty_695' <Predicate = (!icmp_ln2222)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel_new.cpp:2224->src/kernel_kernel_new.cpp:2309]   --->   Operation 47 'br' <Predicate = (!icmp_ln2222)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.60>
ST_5 : Operation 48 [1/1] (0.60ns)   --->   "br label %.preheader.i4" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 3> <Delay = 1.51>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i13 [ %add_ln2255, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 49 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i4 [ %select_ln2255, %hls_label_17_end ], [ 3, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 50 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %select_ln2257, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 51 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_041_0_i = phi i5 [ %select_ln544_17, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 52 'phi' 'p_041_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_068_0_i = phi i6 [ %c6_V_6, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 53 'phi' 'p_068_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.64ns)   --->   "%icmp_ln2255 = icmp eq i13 %indvar_flatten20, -3072" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 54 'icmp' 'icmp_ln2255' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.54ns)   --->   "%add_ln2255 = add i13 %indvar_flatten20, 1" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 55 'add' 'add_ln2255' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2255, label %C_drain_IO_L1_out_inter_trans.exit, label %hls_label_17_begin" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.33ns)   --->   "%c4_V = add i4 %p_04_0_i, 1" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 57 'add' 'c4_V' <Predicate = (!icmp_ln2255)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln2257 = icmp eq i11 %indvar_flatten6, 512" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 58 'icmp' 'icmp_ln2257' <Predicate = (!icmp_ln2255)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.27ns)   --->   "%select_ln879 = select i1 %icmp_ln2257, i5 0, i5 %p_041_0_i" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 59 'select' 'select_ln879' <Predicate = (!icmp_ln2255)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %c4_V, 3" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 60 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln2255)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.65ns)   --->   "%icmp_ln87941 = icmp eq i4 %p_04_0_i, 3" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 61 'icmp' 'icmp_ln87941' <Predicate = (!icmp_ln2255)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.27ns)   --->   "%select_ln879_5 = select i1 %icmp_ln2257, i1 %icmp_ln879, i1 %icmp_ln87941" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 62 'select' 'select_ln879_5' <Predicate = (!icmp_ln2255)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln2257, true" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 63 'xor' 'xor_ln879' <Predicate = (!icmp_ln2255)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.61ns)   --->   "%icmp_ln2259 = icmp eq i6 %p_068_0_i, -32" [src/kernel_kernel_new.cpp:2259->src/kernel_kernel_new.cpp:2315]   --->   Operation 64 'icmp' 'icmp_ln2259' <Predicate = (!icmp_ln2255)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln2259, %xor_ln879" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 65 'and' 'and_ln879' <Predicate = (!icmp_ln2255)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.35ns)   --->   "%select_ln2255 = select i1 %icmp_ln2257, i4 %c4_V, i4 %p_04_0_i" [src/kernel_kernel_new.cpp:2255->src/kernel_kernel_new.cpp:2315]   --->   Operation 66 'select' 'select_ln2255' <Predicate = (!icmp_ln2255)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.34ns)   --->   "%c5_V = add i5 %select_ln879, 1" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 67 'add' 'c5_V' <Predicate = (!icmp_ln2255)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln544)   --->   "%or_ln544 = or i1 %and_ln879, %icmp_ln2257" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 68 'or' 'or_ln544' <Predicate = (!icmp_ln2255)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln544 = select i1 %or_ln544, i6 0, i6 %p_068_0_i" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 69 'select' 'select_ln544' <Predicate = (!icmp_ln2255)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.27ns)   --->   "%select_ln544_17 = select i1 %and_ln879, i5 %c5_V, i5 %select_ln879" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 70 'select' 'select_ln544_17' <Predicate = (!icmp_ln2255)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %select_ln879_5, label %1, label %2" [src/kernel_kernel_new.cpp:2262->src/kernel_kernel_new.cpp:2315]   --->   Operation 71 'br' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.43ns)   --->   "%c6_V_6 = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:2259->src/kernel_kernel_new.cpp:2315]   --->   Operation 72 'add' 'c6_V_6' <Predicate = (!icmp_ln2255)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.53ns)   --->   "%add_ln2257 = add i11 %indvar_flatten6, 1" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 73 'add' 'add_ln2257' <Predicate = (!icmp_ln2255)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.30ns)   --->   "%select_ln2257 = select i1 %icmp_ln2257, i11 1, i11 %add_ln2257" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 74 'select' 'select_ln2257' <Predicate = (!icmp_ln2255)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.70>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln544_17, i5 0)" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln2257 = zext i10 %tmp to i11" [src/kernel_kernel_new.cpp:2257->src/kernel_kernel_new.cpp:2315]   --->   Operation 76 'zext' 'zext_ln2257' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln321_27 = zext i6 %select_ln544 to i11" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 77 'zext' 'zext_ln321_27' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.54ns)   --->   "%add_ln321 = add i11 %zext_ln2257, %zext_ln321_27" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 78 'add' 'add_ln321' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln321_28 = zext i11 %add_ln321 to i64" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 79 'zext' 'zext_ln321_28' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321_28" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 80 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (1.15ns)   --->   "%fifo_data_V = load i64* %local_C_V_addr, align 8" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 81 'load' 'fifo_data_V' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 1.21>
ST_8 : Operation 82 [1/1] (1.21ns)   --->   "%tmp_V_30 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_in_V_V)" [src/kernel_kernel_new.cpp:2265->src/kernel_kernel_new.cpp:2315]   --->   Operation 82 'read' 'tmp_V_30' <Predicate = (!icmp_ln2255 & !select_ln879_5)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_8 : Operation 83 [1/1] (0.60ns)   --->   "br label %hls_label_17_end"   --->   Operation 83 'br' <Predicate = (!icmp_ln2255 & !select_ln879_5)> <Delay = 0.60>
ST_8 : Operation 84 [1/2] (1.15ns)   --->   "%fifo_data_V = load i64* %local_C_V_addr, align 8" [src/kernel_kernel_new.cpp:2263->src/kernel_kernel_new.cpp:2315]   --->   Operation 84 'load' 'fifo_data_V' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 85 [1/1] (0.60ns)   --->   "br label %hls_label_17_end" [src/kernel_kernel_new.cpp:2264->src/kernel_kernel_new.cpp:2315]   --->   Operation 85 'br' <Predicate = (!icmp_ln2255 & select_ln879_5)> <Delay = 0.60>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%empty_697 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)"   --->   Operation 86 'speclooptripcount' 'empty_697' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [src/kernel_kernel_new.cpp:2259->src/kernel_kernel_new.cpp:2315]   --->   Operation 87 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:2260->src/kernel_kernel_new.cpp:2315]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V = phi i64 [ %fifo_data_V, %1 ], [ %tmp_V_30, %2 ]"   --->   Operation 89 'phi' 'tmp_V' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_C_drain_out_V_V, i64 %tmp_V)" [src/kernel_kernel_new.cpp:2267->src/kernel_kernel_new.cpp:2315]   --->   Operation 90 'write' <Predicate = (!icmp_ln2255)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_696 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_23)" [src/kernel_kernel_new.cpp:2268->src/kernel_kernel_new.cpp:2315]   --->   Operation 91 'specregionend' 'empty_696' <Predicate = (!icmp_ln2255)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [src/kernel_kernel_new.cpp:2259->src/kernel_kernel_new.cpp:2315]   --->   Operation 92 'br' <Predicate = (!icmp_ln2255)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:2322]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
local_C_V             (alloca           ) [ 00111111110]
specmemcore_ln2303    (specmemcore      ) [ 00000000000]
br_ln2222             (br               ) [ 01111000000]
indvar_flatten        (phi              ) [ 00100000000]
p_0122_0_i            (phi              ) [ 00100000000]
p_071_0_i             (phi              ) [ 00100000000]
icmp_ln2222           (icmp             ) [ 00111000000]
add_ln2222            (add              ) [ 01111000000]
br_ln2222             (br               ) [ 00000000000]
c6_V                  (add              ) [ 00000000000]
icmp_ln2224           (icmp             ) [ 00000000000]
select_ln1371         (select           ) [ 00000000000]
select_ln1371_14      (select           ) [ 01111000000]
zext_ln544_mid2_v     (partselect       ) [ 00000000000]
trunc_ln1371          (trunc            ) [ 00110000000]
tmp_35                (bitconcatenate   ) [ 00000000000]
zext_ln321            (zext             ) [ 00000000000]
local_C_V_addr_3      (getelementptr    ) [ 00111000000]
c7_V                  (add              ) [ 01111000000]
buf_data_V            (load             ) [ 00000000000]
buf_data_split_0_V    (trunc            ) [ 00000000000]
buf_data_split_1_V    (partselect       ) [ 00000000000]
tmp_13                (read             ) [ 00000000000]
buf_data_split_1_V_66 (bitcast          ) [ 00000000000]
buf_data_split_1_V_69 (select           ) [ 00101000000]
buf_data_split_1_V_70 (select           ) [ 00101000000]
empty                 (speclooptripcount) [ 00000000000]
tmp_s                 (specregionbegin  ) [ 00000000000]
specpipeline_ln2225   (specpipeline     ) [ 00000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000]
store_ln2241          (store            ) [ 00000000000]
empty_695             (specregionend    ) [ 00000000000]
br_ln2224             (br               ) [ 01111000000]
br_ln2257             (br               ) [ 00000111110]
indvar_flatten20      (phi              ) [ 00000010000]
p_04_0_i              (phi              ) [ 00000010000]
indvar_flatten6       (phi              ) [ 00000010000]
p_041_0_i             (phi              ) [ 00000010000]
p_068_0_i             (phi              ) [ 00000010000]
icmp_ln2255           (icmp             ) [ 00000011110]
add_ln2255            (add              ) [ 00000111110]
br_ln2255             (br               ) [ 00000000000]
c4_V                  (add              ) [ 00000000000]
icmp_ln2257           (icmp             ) [ 00000000000]
select_ln879          (select           ) [ 00000000000]
icmp_ln879            (icmp             ) [ 00000000000]
icmp_ln87941          (icmp             ) [ 00000000000]
select_ln879_5        (select           ) [ 00000011110]
xor_ln879             (xor              ) [ 00000000000]
icmp_ln2259           (icmp             ) [ 00000000000]
and_ln879             (and              ) [ 00000000000]
select_ln2255         (select           ) [ 00000111110]
c5_V                  (add              ) [ 00000000000]
or_ln544              (or               ) [ 00000000000]
select_ln544          (select           ) [ 00000011000]
select_ln544_17       (select           ) [ 00000111110]
br_ln2262             (br               ) [ 00000000000]
c6_V_6                (add              ) [ 00000111110]
add_ln2257            (add              ) [ 00000000000]
select_ln2257         (select           ) [ 00000111110]
tmp                   (bitconcatenate   ) [ 00000000000]
zext_ln2257           (zext             ) [ 00000000000]
zext_ln321_27         (zext             ) [ 00000000000]
add_ln321             (add              ) [ 00000000000]
zext_ln321_28         (zext             ) [ 00000000000]
local_C_V_addr        (getelementptr    ) [ 00000010100]
tmp_V_30              (read             ) [ 00000011110]
br_ln0                (br               ) [ 00000011110]
fifo_data_V           (load             ) [ 00000011110]
br_ln2264             (br               ) [ 00000011110]
empty_697             (speclooptripcount) [ 00000000000]
tmp_23                (specregionbegin  ) [ 00000000000]
specpipeline_ln2260   (specpipeline     ) [ 00000000000]
tmp_V                 (phi              ) [ 00000010010]
write_ln2267          (write            ) [ 00000000000]
empty_696             (specregionend    ) [ 00000000000]
br_ln2259             (br               ) [ 00000111110]
ret_ln2322            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="local_C_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_13_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_30_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_30/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln2267_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2267/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="local_C_V_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2"/>
<pin id="137" dir="0" index="4" bw="9" slack="0"/>
<pin id="138" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="64" slack="0"/>
<pin id="140" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln2241/4 fifo_data_V/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="local_C_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/7 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_0122_0_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="1"/>
<pin id="161" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0122_0_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_0122_0_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0122_0_i/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_071_0_i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_071_0_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_071_0_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_0_i/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten20_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="1"/>
<pin id="183" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten20_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_04_0_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_04_0_i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="3" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten6_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="1"/>
<pin id="205" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten6_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/6 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_041_0_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_041_0_i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_041_0_i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_041_0_i/6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_068_0_i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_068_0_i (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_068_0_i_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_068_0_i/6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_V_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="64" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln2222_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2222/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln2222_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2222/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="c6_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln2224_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2224/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln1371_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln1371_14_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371_14/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln544_mid2_v_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="0" index="3" bw="4" slack="0"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln544_mid2_v/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln1371_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1371/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_35_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln321_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="c7_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="buf_data_split_0_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="buf_data_split_0_V/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="buf_data_split_1_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="buf_data_split_1_V/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="buf_data_split_1_V_66_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_data_split_1_V_66/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="buf_data_split_1_V_69_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_data_split_1_V_69/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="buf_data_split_1_V_70_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_data_split_1_V_70/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="0" index="2" bw="32" slack="1"/>
<pin id="355" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln2255_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="0" index="1" bw="13" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2255/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln2255_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2255/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="c4_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln2257_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2257/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln879_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln879_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln87941_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87941/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln879_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_5/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln879_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln2259_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="6" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2259/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln879_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln2255_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2255/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="c5_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln544_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln544_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln544_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_17/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="c6_V_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6_V_6/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln2257_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2257/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln2257_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="0" index="2" bw="11" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2257/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln2257_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2257/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln321_27_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="1"/>
<pin id="497" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_27/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln321_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="6" slack="0"/>
<pin id="501" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln321_28_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_28/7 "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln2222_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2222 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln2222_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln2222 "/>
</bind>
</comp>

<comp id="518" class="1005" name="select_ln1371_14_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1371_14 "/>
</bind>
</comp>

<comp id="523" class="1005" name="trunc_ln1371_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1371 "/>
</bind>
</comp>

<comp id="529" class="1005" name="local_C_V_addr_3_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="1"/>
<pin id="531" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_3 "/>
</bind>
</comp>

<comp id="535" class="1005" name="c7_V_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="buf_data_split_1_V_69_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_split_1_V_69 "/>
</bind>
</comp>

<comp id="545" class="1005" name="buf_data_split_1_V_70_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_split_1_V_70 "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln2255_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2255 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln2255_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln2255 "/>
</bind>
</comp>

<comp id="559" class="1005" name="select_ln879_5_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln879_5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="select_ln2255_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln2255 "/>
</bind>
</comp>

<comp id="568" class="1005" name="select_ln544_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="573" class="1005" name="select_ln544_17_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_17 "/>
</bind>
</comp>

<comp id="579" class="1005" name="c6_V_6_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c6_V_6 "/>
</bind>
</comp>

<comp id="584" class="1005" name="select_ln2257_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="0"/>
<pin id="586" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln2257 "/>
</bind>
</comp>

<comp id="589" class="1005" name="local_C_V_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="1"/>
<pin id="591" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_V_30_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_30 "/>
</bind>
</comp>

<comp id="599" class="1005" name="fifo_data_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="94" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="100" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="76" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="78" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="245"><net_src comp="239" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="250"><net_src comp="152" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="152" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="163" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="174" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="174" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="264" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="258" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="163" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="278" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="278" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="270" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="286" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="270" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="131" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="131" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="106" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="323" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="319" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="333" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="351" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="362"><net_src comp="185" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="185" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="196" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="207" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="218" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="370" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="196" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="376" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="376" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="88" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="229" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="410" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="376" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="370" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="196" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="382" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="50" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="422" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="376" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="229" pin="4"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="422" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="436" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="382" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="448" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="92" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="207" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="376" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="470" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="491" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="512"><net_src comp="246" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="252" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="521"><net_src comp="278" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="526"><net_src comp="296" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="532"><net_src comp="125" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="538"><net_src comp="313" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="543"><net_src comp="337" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="548"><net_src comp="344" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="553"><net_src comp="358" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="364" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="562"><net_src comp="402" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="428" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="571"><net_src comp="448" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="576"><net_src comp="456" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="582"><net_src comp="464" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="587"><net_src comp="476" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="592"><net_src comp="141" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="597"><net_src comp="112" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="602"><net_src comp="131" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {9 }
 - Input state : 
	Port: C_drain_IO_L1_out791 : fifo_C_drain_in_V_V | {8 }
	Port: C_drain_IO_L1_out791 : fifo_C_drain_local_in_V | {3 }
  - Chain level:
	State 1
		specmemcore_ln2303 : 1
	State 2
		icmp_ln2222 : 1
		add_ln2222 : 1
		br_ln2222 : 2
		c6_V : 1
		icmp_ln2224 : 1
		select_ln1371 : 2
		select_ln1371_14 : 2
		zext_ln544_mid2_v : 3
		trunc_ln1371 : 3
		tmp_35 : 4
		zext_ln321 : 5
		local_C_V_addr_3 : 6
		buf_data_V : 7
		c7_V : 3
	State 3
		buf_data_split_0_V : 1
		buf_data_split_1_V : 1
		buf_data_split_1_V_69 : 1
		buf_data_split_1_V_70 : 1
	State 4
		store_ln2241 : 1
		empty_695 : 1
	State 5
	State 6
		icmp_ln2255 : 1
		add_ln2255 : 1
		br_ln2255 : 2
		c4_V : 1
		icmp_ln2257 : 1
		select_ln879 : 2
		icmp_ln879 : 2
		icmp_ln87941 : 1
		select_ln879_5 : 3
		xor_ln879 : 2
		icmp_ln2259 : 1
		and_ln879 : 2
		select_ln2255 : 2
		c5_V : 3
		or_ln544 : 2
		select_ln544 : 2
		select_ln544_17 : 2
		br_ln2262 : 4
		c6_V_6 : 3
		add_ln2257 : 1
		select_ln2257 : 2
	State 7
		zext_ln2257 : 1
		add_ln321 : 2
		zext_ln321_28 : 3
		local_C_V_addr : 4
		fifo_data_V : 5
	State 8
	State 9
		write_ln2267 : 1
		empty_696 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |     select_ln1371_fu_270     |    0    |    5    |
|          |    select_ln1371_14_fu_278   |    0    |    7    |
|          | buf_data_split_1_V_69_fu_337 |    0    |    32   |
|          | buf_data_split_1_V_70_fu_344 |    0    |    32   |
|  select  |      select_ln879_fu_382     |    0    |    5    |
|          |     select_ln879_5_fu_402    |    0    |    2    |
|          |     select_ln2255_fu_428     |    0    |    4    |
|          |      select_ln544_fu_448     |    0    |    6    |
|          |    select_ln544_17_fu_456    |    0    |    5    |
|          |     select_ln2257_fu_476     |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |      icmp_ln2222_fu_246      |    0    |    13   |
|          |      icmp_ln2224_fu_264      |    0    |    11   |
|          |      icmp_ln2255_fu_358      |    0    |    13   |
|   icmp   |      icmp_ln2257_fu_376      |    0    |    13   |
|          |       icmp_ln879_fu_390      |    0    |    9    |
|          |      icmp_ln87941_fu_396     |    0    |    9    |
|          |      icmp_ln2259_fu_416      |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |       add_ln2222_fu_252      |    0    |    11   |
|          |          c6_V_fu_258         |    0    |    7    |
|          |          c7_V_fu_313         |    0    |    6    |
|          |       add_ln2255_fu_364      |    0    |    13   |
|    add   |          c4_V_fu_370         |    0    |    6    |
|          |          c5_V_fu_436         |    0    |    6    |
|          |         c6_V_6_fu_464        |    0    |    6    |
|          |       add_ln2257_fu_470      |    0    |    11   |
|          |       add_ln321_fu_498       |    0    |    10   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln879_fu_410       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln879_fu_422       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln544_fu_442       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |      tmp_13_read_fu_106      |    0    |    0    |
|          |     tmp_V_30_read_fu_112     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln2267_write_fu_118  |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|   zext_ln544_mid2_v_fu_286   |    0    |    0    |
|          |   buf_data_split_1_V_fu_323  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln1371_fu_296     |    0    |    0    |
|          |   buf_data_split_0_V_fu_319  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_35_fu_300        |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_351      |    0    |    0    |
|          |          tmp_fu_484          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln321_fu_308      |    0    |    0    |
|   zext   |      zext_ln2257_fu_491      |    0    |    0    |
|          |     zext_ln321_27_fu_495     |    0    |    0    |
|          |     zext_ln321_28_fu_504     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   270   |
|----------|------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|local_C_V|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln2222_reg_513     |   11   |
|      add_ln2255_reg_554     |   13   |
|buf_data_split_1_V_69_reg_540|   32   |
|buf_data_split_1_V_70_reg_545|   32   |
|        c6_V_6_reg_579       |    6   |
|         c7_V_reg_535        |    5   |
|     fifo_data_V_reg_599     |   64   |
|     icmp_ln2222_reg_509     |    1   |
|     icmp_ln2255_reg_550     |    1   |
|   indvar_flatten20_reg_181  |   13   |
|   indvar_flatten6_reg_203   |   11   |
|    indvar_flatten_reg_148   |   11   |
|   local_C_V_addr_3_reg_529  |    9   |
|    local_C_V_addr_reg_589   |    9   |
|      p_0122_0_i_reg_159     |    7   |
|      p_041_0_i_reg_214      |    5   |
|       p_04_0_i_reg_192      |    4   |
|      p_068_0_i_reg_225      |    6   |
|      p_071_0_i_reg_170      |    5   |
|   select_ln1371_14_reg_518  |    7   |
|    select_ln2255_reg_563    |    4   |
|    select_ln2257_reg_584    |   11   |
|   select_ln544_17_reg_573   |    5   |
|     select_ln544_reg_568    |    6   |
|    select_ln879_5_reg_559   |    1   |
|       tmp_V_30_reg_594      |   64   |
|        tmp_V_reg_236        |   64   |
|     trunc_ln1371_reg_523    |    1   |
+-----------------------------+--------+
|            Total            |   408  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   4  |   9  |   36   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  0.6315 ||    21   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   270  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   21   |    -   |
|  Register |    -   |    -   |   408  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   408  |   291  |    0   |
+-----------+--------+--------+--------+--------+--------+
