# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Driver_IIC.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Driver_MIPI.v" \
"../../../../Camera_Demo.srcs/sources_1/new/OV5647_Init.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Trigger_Generator.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Camera_Demo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
