

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Tue Jan 18 00:19:32 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.747 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.210 us | 0.210 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1_VITIS_LOOP_35_2  |       19|       19|         5|          1|          1|    16|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      115|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      659|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      300|    -|
|Register             |        -|     -|      343|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      343|     1138|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_9s_9s_9_1_1_U21  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mul_9s_9s_9_1_1_U22  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mux_42_1_1_1_U25     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U27     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U29     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U31     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U33     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U34     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U37     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U39     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U40     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U42     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U44     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U46     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U49     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U51     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U53     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U55     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U23     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U24     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U26     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U28     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U30     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U32     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U35     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U36     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U38     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U41     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U43     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U45     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U47     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U48     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U50     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U52     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U54     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 659|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------+------------------------------------+---------------------+
    |                Instance                |               Module               |      Expression     |
    +----------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_U56  |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1  | i0 + i1 * (i2 + i3) |
    +----------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln33_1_fu_537_p2     |     +    |   0|  0|  11|           1|           3|
    |add_ln33_fu_517_p2       |     +    |   0|  0|  15|           5|           1|
    |add_ln35_fu_578_p2       |     +    |   0|  0|  11|           3|           1|
    |add_ln42_fu_563_p2       |     +    |   0|  0|  23|           9|           9|
    |mul_ln42_fu_573_p1       |     +    |   0|  0|  23|           9|           9|
    |icmp_ln33_fu_511_p2      |   icmp   |   0|  0|  11|           5|           6|
    |icmp_ln35_fu_523_p2      |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln33_1_fu_543_p3  |  select  |   0|  0|   3|           1|           3|
    |select_ln33_fu_529_p3    |  select  |   0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 115|          41|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_ki_phi_fu_343_p4  |   9|          2|    3|          6|
    |ci_reg_350                   |   9|          2|    3|          6|
    |co_1_blk_n                   |   9|          2|    1|          2|
    |empty_14_blk_n               |   9|          2|    1|          2|
    |empty_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_328       |   9|          2|    5|         10|
    |ki_reg_339                   |   9|          2|    3|          6|
    |ko_2_blk_n                   |   9|          2|    1|          2|
    |r_blk_n                      |   9|          2|    1|          2|
    |r_out_blk_n                  |   9|          2|    1|          2|
    |s_blk_n                      |   9|          2|    1|          2|
    |s_out_blk_n                  |   9|          2|    1|          2|
    |write_flag12_1_fu_196        |   9|          2|    1|          2|
    |write_flag15_1_fu_220        |   9|          2|    1|          2|
    |write_flag18_1_fu_212        |   9|          2|    1|          2|
    |write_flag21_1_fu_200        |   9|          2|    1|          2|
    |write_flag24_1_fu_188        |   9|          2|    1|          2|
    |write_flag27_1_fu_176        |   9|          2|    1|          2|
    |write_flag30_1_fu_164        |   9|          2|    1|          2|
    |write_flag33_1_fu_152        |   9|          2|    1|          2|
    |write_flag36_1_fu_140        |   9|          2|    1|          2|
    |write_flag39_1_fu_128        |   9|          2|    1|          2|
    |write_flag3_1_fu_124         |   9|          2|    1|          2|
    |write_flag42_1_fu_116        |   9|          2|    1|          2|
    |write_flag45_1_fu_104        |   9|          2|    1|          2|
    |write_flag6_1_fu_148         |   9|          2|    1|          2|
    |write_flag9_1_fu_172         |   9|          2|    1|          2|
    |write_flag_1_fu_100          |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 300|         66|   42|         86|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ci_reg_350                   |   3|   0|    3|          0|
    |empty_26_reg_1545            |   9|   0|    9|          0|
    |icmp_ln33_reg_1566           |   1|   0|    1|          0|
    |indvar_flatten_reg_328       |   5|   0|    5|          0|
    |ki_reg_339                   |   3|   0|    3|          0|
    |mul2_i_i_reg_1556            |   7|   0|    9|          2|
    |mul4_i_i_reg_1561            |   9|   0|    9|          0|
    |select_ln33_1_reg_1575       |   3|   0|    3|          0|
    |tmp_2_reg_1550               |   9|   0|    9|          0|
    |trunc_ln26_reg_1540          |   9|   0|    9|          0|
    |trunc_ln33_reg_1580          |   2|   0|    2|          0|
    |trunc_ln39_reg_1585          |   2|   0|    2|          0|
    |weight_regfile_0_0_1_fu_112  |   8|   0|    8|          0|
    |weight_regfile_0_1_1_fu_136  |   8|   0|    8|          0|
    |weight_regfile_0_2_1_fu_160  |   8|   0|    8|          0|
    |weight_regfile_0_3_1_fu_184  |   8|   0|    8|          0|
    |weight_regfile_1_0_1_fu_208  |   8|   0|    8|          0|
    |weight_regfile_1_1_1_fu_216  |   8|   0|    8|          0|
    |weight_regfile_1_2_1_fu_204  |   8|   0|    8|          0|
    |weight_regfile_1_3_1_fu_192  |   8|   0|    8|          0|
    |weight_regfile_2_0_1_fu_180  |   8|   0|    8|          0|
    |weight_regfile_2_1_1_fu_168  |   8|   0|    8|          0|
    |weight_regfile_2_2_1_fu_156  |   8|   0|    8|          0|
    |weight_regfile_2_3_1_fu_144  |   8|   0|    8|          0|
    |weight_regfile_3_0_1_fu_132  |   8|   0|    8|          0|
    |weight_regfile_3_1_1_fu_120  |   8|   0|    8|          0|
    |weight_regfile_3_2_1_fu_108  |   8|   0|    8|          0|
    |weight_regfile_3_3_1_fu_96   |   8|   0|    8|          0|
    |write_flag12_1_fu_196        |   1|   0|    1|          0|
    |write_flag15_1_fu_220        |   1|   0|    1|          0|
    |write_flag18_1_fu_212        |   1|   0|    1|          0|
    |write_flag21_1_fu_200        |   1|   0|    1|          0|
    |write_flag24_1_fu_188        |   1|   0|    1|          0|
    |write_flag27_1_fu_176        |   1|   0|    1|          0|
    |write_flag30_1_fu_164        |   1|   0|    1|          0|
    |write_flag33_1_fu_152        |   1|   0|    1|          0|
    |write_flag36_1_fu_140        |   1|   0|    1|          0|
    |write_flag39_1_fu_128        |   1|   0|    1|          0|
    |write_flag3_1_fu_124         |   1|   0|    1|          0|
    |write_flag42_1_fu_116        |   1|   0|    1|          0|
    |write_flag45_1_fu_104        |   1|   0|    1|          0|
    |write_flag6_1_fu_148         |   1|   0|    1|          0|
    |write_flag9_1_fu_172         |   1|   0|    1|          0|
    |write_flag_1_fu_100          |   1|   0|    1|          0|
    |trunc_ln33_reg_1580          |  64|  32|    2|          0|
    |trunc_ln39_reg_1585          |  64|  32|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 343|  64|  221|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_start              |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_done               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_idle               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_ready              | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_0           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_1           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_2           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_3           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_4           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_5           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_6           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_7           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_8           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_9           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_10          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_11          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_12          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_13          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_14          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_15          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|weight_l2_0_address0  | out |    9|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_1_address0  | out |    9|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_2_address0  | out |    9|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_3_address0  | out |    9|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |  weight_l2_3  |     array    |
|empty_14_dout         |  in |    9|   ap_fifo  |    empty_14   |    pointer   |
|empty_14_empty_n      |  in |    1|   ap_fifo  |    empty_14   |    pointer   |
|empty_14_read         | out |    1|   ap_fifo  |    empty_14   |    pointer   |
|empty_dout            |  in |    9|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n         |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read            | out |    1|   ap_fifo  |     empty     |    pointer   |
|ko_2_dout             |  in |    9|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_empty_n          |  in |    1|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_read             | out |    1|   ap_fifo  |      ko_2     |    pointer   |
|co_1_dout             |  in |    7|   ap_fifo  |      co_1     |    pointer   |
|co_1_empty_n          |  in |    1|   ap_fifo  |      co_1     |    pointer   |
|co_1_read             | out |    1|   ap_fifo  |      co_1     |    pointer   |
|r_dout                |  in |   32|   ap_fifo  |       r       |    pointer   |
|r_empty_n             |  in |    1|   ap_fifo  |       r       |    pointer   |
|r_read                | out |    1|   ap_fifo  |       r       |    pointer   |
|s_dout                |  in |   32|   ap_fifo  |       s       |    pointer   |
|s_empty_n             |  in |    1|   ap_fifo  |       s       |    pointer   |
|s_read                | out |    1|   ap_fifo  |       s       |    pointer   |
|r_out_din             | out |   32|   ap_fifo  |     r_out     |    pointer   |
|r_out_full_n          |  in |    1|   ap_fifo  |     r_out     |    pointer   |
|r_out_write           | out |    1|   ap_fifo  |     r_out     |    pointer   |
|s_out_din             | out |   32|   ap_fifo  |     s_out     |    pointer   |
|s_out_full_n          |  in |    1|   ap_fifo  |     s_out     |    pointer   |
|s_out_write           | out |    1|   ap_fifo  |     s_out     |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1 = alloca i32"   --->   Operation 8 'alloca' 'weight_regfile_3_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_flag_1 = alloca i32"   --->   Operation 9 'alloca' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_flag45_1 = alloca i32"   --->   Operation 10 'alloca' 'write_flag45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1 = alloca i32"   --->   Operation 11 'alloca' 'weight_regfile_3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1 = alloca i32"   --->   Operation 12 'alloca' 'weight_regfile_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag42_1 = alloca i32"   --->   Operation 13 'alloca' 'write_flag42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1 = alloca i32"   --->   Operation 14 'alloca' 'weight_regfile_3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag3_1 = alloca i32"   --->   Operation 15 'alloca' 'write_flag3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag39_1 = alloca i32"   --->   Operation 16 'alloca' 'write_flag39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1 = alloca i32"   --->   Operation 17 'alloca' 'weight_regfile_3_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag36_1 = alloca i32"   --->   Operation 19 'alloca' 'write_flag36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1 = alloca i32"   --->   Operation 20 'alloca' 'weight_regfile_2_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_flag6_1 = alloca i32"   --->   Operation 21 'alloca' 'write_flag6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_flag33_1 = alloca i32"   --->   Operation 22 'alloca' 'write_flag33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1 = alloca i32"   --->   Operation 23 'alloca' 'weight_regfile_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag30_1 = alloca i32"   --->   Operation 25 'alloca' 'write_flag30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1 = alloca i32"   --->   Operation 26 'alloca' 'weight_regfile_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_flag9_1 = alloca i32"   --->   Operation 27 'alloca' 'write_flag9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag27_1 = alloca i32"   --->   Operation 28 'alloca' 'write_flag27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1 = alloca i32"   --->   Operation 29 'alloca' 'weight_regfile_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag24_1 = alloca i32"   --->   Operation 31 'alloca' 'write_flag24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1 = alloca i32"   --->   Operation 32 'alloca' 'weight_regfile_1_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_flag12_1 = alloca i32"   --->   Operation 33 'alloca' 'write_flag12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_flag21_1 = alloca i32"   --->   Operation 34 'alloca' 'write_flag21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1 = alloca i32"   --->   Operation 35 'alloca' 'weight_regfile_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag18_1 = alloca i32"   --->   Operation 37 'alloca' 'write_flag18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1 = alloca i32"   --->   Operation 38 'alloca' 'weight_regfile_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag15_1 = alloca i32"   --->   Operation 39 'alloca' 'write_flag15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i7 %co_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty_14, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%ko_tmp = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 46 'read' 'ko_tmp' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.45ns)   --->   "%co_1_read = read i7 @_ssdm_op_Read.ap_fifo.i7P, i7 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 47 'read' 'co_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.45ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 48 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 49 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.45ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 50 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %s_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 51 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.45ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %r_out, i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 53 'write' 'write_ln368' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %s_out, i32 %s_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 55 'write' 'write_ln368' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%tmp_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty_14"   --->   Operation 56 'read' 'tmp_1' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%tmp_2 = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty"   --->   Operation 57 'read' 'tmp_2' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mul2_i_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %co_1_read, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 58 'bitconcatenate' 'mul2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.46ns)   --->   "%mul4_i_i = mul i9 %tmp_1, i9 %ko_tmp"   --->   Operation 59 'mul' 'mul4_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 60 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag18_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 61 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag21_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 62 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 63 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag24_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 64 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag27_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 65 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 66 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag30_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 67 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag33_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 68 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 69 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag36_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 70 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag39_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 71 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 72 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag42_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 73 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag45_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 74 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln33 = store i1, i1 %write_flag_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 75 'store' 'store_ln33' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln33 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 76 'br' 'br_ln33' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5, void %entry, i5 %add_ln33, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 77 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ki = phi i3, void %entry, i3 %select_ln33_1, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 78 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln35, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:35->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 79 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.63ns)   --->   "%icmp_ln33 = icmp_eq  i5 %indvar_flatten, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 80 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln33 = add i5 %indvar_flatten, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 81 'add' 'add_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 82 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.49ns)   --->   "%icmp_ln35 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:35->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 83 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln33 = select i1 %icmp_ln35, i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 84 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.57ns)   --->   "%add_ln33_1 = add i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 85 'add' 'add_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln33_1 = select i1 %icmp_ln35, i3 %add_ln33_1, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 86 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i3 %select_ln33_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 87 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i3 %select_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 88 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 89 'zext' 'zext_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i9 %mul4_i_i, i9 %zext_ln42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 90 'add' 'add_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 91 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln42_1 = add i9 %add_ln42, i9 %mul2_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 91 'add' 'add_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 92 [1/1] (1.46ns)   --->   "%mul_ln42 = mul i9 %tmp_2, i9 %add_ln42_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 92 'mul' 'mul_ln42' <Predicate = (!icmp_ln33)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.69ns) (grouped into DSP with root node add_ln42_3)   --->   "%add_ln42_2 = add i9 %trunc_ln26, i9 %mul_ln42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 93 'add' 'add_ln42_2' <Predicate = (!icmp_ln33)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_1 = mul i9 %tmp_2, i9 %add_ln42_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 94 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.65ns)   --->   "%switch_ln43 = switch i2 %trunc_ln33, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 95 'switch' 'switch_ln43' <Predicate = (!icmp_ln33)> <Delay = 0.65>
ST_2 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln35 = add i3 %select_ln33, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:35->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 96 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_1 = mul i9 %tmp_2, i9 %add_ln42_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 98 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_1 = mul i9 %tmp_2, i9 %add_ln42_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 99 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln42_3 = add i9 %empty_26, i9 %mul_ln42_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 100 'add' 'add_ln42_3' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.80>
ST_5 : Operation 101 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln42_3 = add i9 %empty_26, i9 %mul_ln42_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 101 'add' 'add_ln42_3' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %add_ln42_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 102 'zext' 'zext_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 103 'getelementptr' 'weight_l2_0_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 104 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 105 'getelementptr' 'weight_l2_1_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 106 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 107 'getelementptr' 'weight_l2_2_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 108 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 109 'getelementptr' 'weight_l2_3_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 110 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 1.94>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_1_VITIS_LOOP_35_2_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:35->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 113 'specpipeline' 'specpipeline_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:35->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 114 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 115 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 116 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 116 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 117 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 117 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 118 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 118 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln33)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 119 [1/1] (0.39ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i2 %trunc_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 119 'mux' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1_load_1 = load i8 %weight_regfile_2_3_1"   --->   Operation 120 'load' 'weight_regfile_2_3_1_load_1' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%write_flag33_1_load = load i1 %write_flag33_1, void %store_ln33"   --->   Operation 121 'load' 'write_flag33_1_load' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1_load_1 = load i8 %weight_regfile_2_2_1"   --->   Operation 122 'load' 'weight_regfile_2_2_1_load_1' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%write_flag30_1_load = load i1 %write_flag30_1, void %store_ln33"   --->   Operation 123 'load' 'write_flag30_1_load' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1_load_1 = load i8 %weight_regfile_2_1_1"   --->   Operation 124 'load' 'weight_regfile_2_1_1_load_1' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%write_flag27_1_load = load i1 %write_flag27_1, void %store_ln33"   --->   Operation 125 'load' 'write_flag27_1_load' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1_load_1 = load i8 %weight_regfile_2_0_1"   --->   Operation 126 'load' 'weight_regfile_2_0_1_load_1' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%write_flag24_1_load = load i1 %write_flag24_1, void %store_ln33"   --->   Operation 127 'load' 'write_flag24_1_load' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.39ns)   --->   "%weight_regfile_2_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_2_3_1_load_1, i8 %tmp, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 128 'mux' 'weight_regfile_2_3_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 129 'mux' 'write_flag33_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.39ns)   --->   "%weight_regfile_2_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_2_1_load_1, i8 %weight_regfile_2_2_1_load_1, i8 %tmp, i8 %weight_regfile_2_2_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 130 'mux' 'weight_regfile_2_2_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1, i1 %write_flag30_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 131 'mux' 'write_flag30_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.39ns)   --->   "%weight_regfile_2_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_1_1_load_1, i8 %tmp, i8 %weight_regfile_2_1_1_load_1, i8 %weight_regfile_2_1_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 132 'mux' 'weight_regfile_2_1_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_1_load, i1, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 133 'mux' 'write_flag27_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.39ns)   --->   "%weight_regfile_2_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %tmp, i8 %weight_regfile_2_0_1_load_1, i8 %weight_regfile_2_0_1_load_1, i8 %weight_regfile_2_0_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 134 'mux' 'weight_regfile_2_0_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 135 'mux' 'write_flag24_3' <Predicate = (trunc_ln33 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag24_3, i1 %write_flag24_1, i1 %write_flag24_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 136 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.60>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_2_0_3, i8 %weight_regfile_2_0_1, i8 %weight_regfile_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 137 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag27_3, i1 %write_flag27_1, i1 %write_flag27_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 138 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.60>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_2_1_3, i8 %weight_regfile_2_1_1, i8 %weight_regfile_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 139 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag30_3, i1 %write_flag30_1, i1 %write_flag30_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 140 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.60>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_2_2_3, i8 %weight_regfile_2_2_1, i8 %weight_regfile_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 141 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag33_3, i1 %write_flag33_1, i1 %write_flag33_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 142 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.60>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_2_3_3, i8 %weight_regfile_2_3_1, i8 %weight_regfile_2_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 143 'store' 'store_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln43 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 144 'br' 'br_ln43' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1_load_1 = load i8 %weight_regfile_1_3_1"   --->   Operation 145 'load' 'weight_regfile_1_3_1_load_1' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%write_flag12_1_load = load i1 %write_flag12_1, void %store_ln33"   --->   Operation 146 'load' 'write_flag12_1_load' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%write_flag21_1_load = load i1 %write_flag21_1, void %store_ln33"   --->   Operation 147 'load' 'write_flag21_1_load' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1_load_1 = load i8 %weight_regfile_1_2_1"   --->   Operation 148 'load' 'weight_regfile_1_2_1_load_1' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1_load_1 = load i8 %weight_regfile_1_0_1"   --->   Operation 149 'load' 'weight_regfile_1_0_1_load_1' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%write_flag18_1_load = load i1 %write_flag18_1, void %store_ln33"   --->   Operation 150 'load' 'write_flag18_1_load' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1_load_1 = load i8 %weight_regfile_1_1_1"   --->   Operation 151 'load' 'weight_regfile_1_1_1_load_1' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%write_flag15_1_load = load i1 %write_flag15_1, void %store_ln33"   --->   Operation 152 'load' 'write_flag15_1_load' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.39ns)   --->   "%weight_regfile_1_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_3_1_load_1, i8 %tmp, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 153 'mux' 'weight_regfile_1_3_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 154 'mux' 'write_flag12_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 155 'mux' 'write_flag21_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.39ns)   --->   "%weight_regfile_1_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_2_1_load_1, i8 %weight_regfile_1_2_1_load_1, i8 %tmp, i8 %weight_regfile_1_2_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 156 'mux' 'weight_regfile_1_2_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.39ns)   --->   "%weight_regfile_1_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %tmp, i8 %weight_regfile_1_0_1_load_1, i8 %weight_regfile_1_0_1_load_1, i8 %weight_regfile_1_0_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 157 'mux' 'weight_regfile_1_0_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1, i1 %write_flag18_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 158 'mux' 'write_flag18_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.39ns)   --->   "%weight_regfile_1_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1_1_load_1, i8 %tmp, i8 %weight_regfile_1_1_1_load_1, i8 %weight_regfile_1_1_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 159 'mux' 'weight_regfile_1_1_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_1_load, i1, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 160 'mux' 'write_flag15_3' <Predicate = (trunc_ln33 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag15_3, i1 %write_flag15_1, i1 %write_flag15_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 161 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.60>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_1_1_3, i8 %weight_regfile_1_1_1, i8 %weight_regfile_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 162 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag18_3, i1 %write_flag18_1, i1 %write_flag18_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 163 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.60>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_1_0_3, i8 %weight_regfile_1_0_1, i8 %weight_regfile_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 164 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_1_2_3, i8 %weight_regfile_1_2_1, i8 %weight_regfile_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 165 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag21_3, i1 %write_flag21_1, i1 %write_flag21_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 166 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.60>
ST_6 : Operation 167 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag12_3, i1 %write_flag12_1, i1 %write_flag12_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 167 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.60>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_1_3_3, i8 %weight_regfile_1_3_1, i8 %weight_regfile_1_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 168 'store' 'store_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln43 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 169 'br' 'br_ln43' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%write_flag_1_load = load i1 %write_flag_1, void %store_ln33"   --->   Operation 170 'load' 'write_flag_1_load' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1_load_1 = load i8 %weight_regfile_0_0_1"   --->   Operation 171 'load' 'weight_regfile_0_0_1_load_1' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%write_flag3_1_load = load i1 %write_flag3_1, void %store_ln33"   --->   Operation 172 'load' 'write_flag3_1_load' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1_load_1 = load i8 %weight_regfile_0_1_1"   --->   Operation 173 'load' 'weight_regfile_0_1_1_load_1' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%write_flag6_1_load = load i1 %write_flag6_1, void %store_ln33"   --->   Operation 174 'load' 'write_flag6_1_load' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1_load_1 = load i8 %weight_regfile_0_2_1"   --->   Operation 175 'load' 'weight_regfile_0_2_1_load_1' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%write_flag9_1_load = load i1 %write_flag9_1, void %store_ln33"   --->   Operation 176 'load' 'write_flag9_1_load' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1_load_1 = load i8 %weight_regfile_0_3_1"   --->   Operation 177 'load' 'weight_regfile_0_3_1_load_1' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 178 'mux' 'write_flag_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.39ns)   --->   "%weight_regfile_0_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %tmp, i8 %weight_regfile_0_0_1_load_1, i8 %weight_regfile_0_0_1_load_1, i8 %weight_regfile_0_0_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 179 'mux' 'weight_regfile_0_0_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_1_load, i1, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 180 'mux' 'write_flag3_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.39ns)   --->   "%weight_regfile_0_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_1_1_load_1, i8 %tmp, i8 %weight_regfile_0_1_1_load_1, i8 %weight_regfile_0_1_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 181 'mux' 'weight_regfile_0_1_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1, i1 %write_flag6_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 182 'mux' 'write_flag6_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.39ns)   --->   "%weight_regfile_0_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_2_1_load_1, i8 %weight_regfile_0_2_1_load_1, i8 %tmp, i8 %weight_regfile_0_2_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 183 'mux' 'weight_regfile_0_2_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 184 'mux' 'write_flag9_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.39ns)   --->   "%weight_regfile_0_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_0_3_1_load_1, i8 %tmp, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 185 'mux' 'weight_regfile_0_3_3' <Predicate = (trunc_ln33 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_0_3_3, i8 %weight_regfile_0_3_1, i8 %weight_regfile_0_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 186 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag9_3, i1 %write_flag9_1, i1 %write_flag9_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 187 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.60>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_0_2_3, i8 %weight_regfile_0_2_1, i8 %weight_regfile_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 188 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag6_3, i1 %write_flag6_1, i1 %write_flag6_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 189 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.60>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_0_1_3, i8 %weight_regfile_0_1_1, i8 %weight_regfile_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 190 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag3_3, i1 %write_flag3_1, i1 %write_flag3_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 191 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.60>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_0_0_3, i8 %weight_regfile_0_0_1, i8 %weight_regfile_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 192 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag_3, i1 %write_flag_1, i1 %write_flag_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 193 'store' 'store_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.60>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln43 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 194 'br' 'br_ln43' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1_load_1 = load i8 %weight_regfile_3_3_1"   --->   Operation 195 'load' 'weight_regfile_3_3_1_load_1' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%write_flag45_1_load = load i1 %write_flag45_1, void %store_ln33"   --->   Operation 196 'load' 'write_flag45_1_load' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1_load_1 = load i8 %weight_regfile_3_2_1"   --->   Operation 197 'load' 'weight_regfile_3_2_1_load_1' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%write_flag42_1_load = load i1 %write_flag42_1, void %store_ln33"   --->   Operation 198 'load' 'write_flag42_1_load' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1_load_1 = load i8 %weight_regfile_3_1_1"   --->   Operation 199 'load' 'weight_regfile_3_1_1_load_1' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%write_flag39_1_load = load i1 %write_flag39_1, void %store_ln33"   --->   Operation 200 'load' 'write_flag39_1_load' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1_load_1 = load i8 %weight_regfile_3_0_1"   --->   Operation 201 'load' 'weight_regfile_3_0_1_load_1' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%write_flag36_1_load = load i1 %write_flag36_1, void %store_ln33"   --->   Operation 202 'load' 'write_flag36_1_load' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.39ns)   --->   "%weight_regfile_3_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_3_3_1_load_1, i8 %tmp, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 203 'mux' 'weight_regfile_3_3_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 204 'mux' 'write_flag45_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.39ns)   --->   "%weight_regfile_3_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_2_1_load_1, i8 %weight_regfile_3_2_1_load_1, i8 %tmp, i8 %weight_regfile_3_2_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 205 'mux' 'weight_regfile_3_2_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1, i1 %write_flag42_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 206 'mux' 'write_flag42_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.39ns)   --->   "%weight_regfile_3_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_1_1_load_1, i8 %tmp, i8 %weight_regfile_3_1_1_load_1, i8 %weight_regfile_3_1_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 207 'mux' 'weight_regfile_3_1_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_1_load, i1, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 208 'mux' 'write_flag39_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.39ns)   --->   "%weight_regfile_3_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %tmp, i8 %weight_regfile_3_0_1_load_1, i8 %weight_regfile_3_0_1_load_1, i8 %weight_regfile_3_0_1_load_1, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 209 'mux' 'weight_regfile_3_0_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i2 %trunc_ln39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 210 'mux' 'write_flag36_3' <Predicate = (trunc_ln33 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag36_3, i1 %write_flag36_1, i1 %write_flag36_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 211 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.60>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_3_0_3, i8 %weight_regfile_3_0_1, i8 %weight_regfile_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 212 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag39_3, i1 %write_flag39_1, i1 %write_flag39_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 213 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.60>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_3_1_3, i8 %weight_regfile_3_1_1, i8 %weight_regfile_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 214 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag42_3, i1 %write_flag42_1, i1 %write_flag42_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 215 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.60>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_3_2_3, i8 %weight_regfile_3_2_1, i8 %weight_regfile_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 216 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.60ns)   --->   "%store_ln43 = store i1 %write_flag45_3, i1 %write_flag45_1, i1 %write_flag45_1_load, void %store_ln33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 217 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.60>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln43 = store i8 %weight_regfile_3_3_3, i8 %weight_regfile_3_3_1, i8 %weight_regfile_3_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 218 'store' 'store_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln43 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:43->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 219 'br' 'br_ln43' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1_load = load i8 %weight_regfile_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 220 'load' 'weight_regfile_3_3_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1_load = load i8 %weight_regfile_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 221 'load' 'weight_regfile_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1_load = load i8 %weight_regfile_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 222 'load' 'weight_regfile_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1_load = load i8 %weight_regfile_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 223 'load' 'weight_regfile_3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1_load = load i8 %weight_regfile_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 224 'load' 'weight_regfile_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1_load = load i8 %weight_regfile_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 225 'load' 'weight_regfile_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1_load = load i8 %weight_regfile_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 226 'load' 'weight_regfile_2_3_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1_load = load i8 %weight_regfile_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 227 'load' 'weight_regfile_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1_load = load i8 %weight_regfile_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 228 'load' 'weight_regfile_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1_load = load i8 %weight_regfile_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 229 'load' 'weight_regfile_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1_load = load i8 %weight_regfile_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 230 'load' 'weight_regfile_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1_load = load i8 %weight_regfile_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 231 'load' 'weight_regfile_0_3_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1_load = load i8 %weight_regfile_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 232 'load' 'weight_regfile_1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1_load = load i8 %weight_regfile_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 233 'load' 'weight_regfile_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1_load = load i8 %weight_regfile_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 234 'load' 'weight_regfile_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1_load = load i8 %weight_regfile_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 235 'load' 'weight_regfile_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 236 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 237 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 238 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 239 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 240 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 241 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 242 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 243 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 244 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 245 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 246 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 247 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 248 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 249 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 250 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 251 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 252 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_3_1        (alloca           ) [ 00111111]
write_flag_1                (alloca           ) [ 01111110]
write_flag45_1              (alloca           ) [ 01111110]
weight_regfile_3_2_1        (alloca           ) [ 00111111]
weight_regfile_0_0_1        (alloca           ) [ 00111111]
write_flag42_1              (alloca           ) [ 01111110]
weight_regfile_3_1_1        (alloca           ) [ 00111111]
write_flag3_1               (alloca           ) [ 01111110]
write_flag39_1              (alloca           ) [ 01111110]
weight_regfile_3_0_1        (alloca           ) [ 00111111]
weight_regfile_0_1_1        (alloca           ) [ 00111111]
write_flag36_1              (alloca           ) [ 01111110]
weight_regfile_2_3_1        (alloca           ) [ 00111111]
write_flag6_1               (alloca           ) [ 01111110]
write_flag33_1              (alloca           ) [ 01111110]
weight_regfile_2_2_1        (alloca           ) [ 00111111]
weight_regfile_0_2_1        (alloca           ) [ 00111111]
write_flag30_1              (alloca           ) [ 01111110]
weight_regfile_2_1_1        (alloca           ) [ 00111111]
write_flag9_1               (alloca           ) [ 01111110]
write_flag27_1              (alloca           ) [ 01111110]
weight_regfile_2_0_1        (alloca           ) [ 00111111]
weight_regfile_0_3_1        (alloca           ) [ 00111111]
write_flag24_1              (alloca           ) [ 01111110]
weight_regfile_1_3_1        (alloca           ) [ 00111111]
write_flag12_1              (alloca           ) [ 01111110]
write_flag21_1              (alloca           ) [ 01111110]
weight_regfile_1_2_1        (alloca           ) [ 00111111]
weight_regfile_1_0_1        (alloca           ) [ 00111111]
write_flag18_1              (alloca           ) [ 01111110]
weight_regfile_1_1_1        (alloca           ) [ 00111111]
write_flag15_1              (alloca           ) [ 01111110]
specinterface_ln0           (specinterface    ) [ 00000000]
specinterface_ln0           (specinterface    ) [ 00000000]
specinterface_ln0           (specinterface    ) [ 00000000]
specinterface_ln0           (specinterface    ) [ 00000000]
specinterface_ln0           (specinterface    ) [ 00000000]
specinterface_ln0           (specinterface    ) [ 00000000]
ko_tmp                      (read             ) [ 00000000]
co_1_read                   (read             ) [ 00000000]
r_read                      (read             ) [ 00000000]
trunc_ln26                  (trunc            ) [ 00111110]
s_read                      (read             ) [ 00000000]
empty_26                    (trunc            ) [ 00111110]
specinterface_ln0           (specinterface    ) [ 00000000]
write_ln368                 (write            ) [ 00000000]
specinterface_ln0           (specinterface    ) [ 00000000]
write_ln368                 (write            ) [ 00000000]
tmp_1                       (read             ) [ 00000000]
tmp_2                       (read             ) [ 00111110]
mul2_i_i                    (bitconcatenate   ) [ 00111110]
mul4_i_i                    (mul              ) [ 00111110]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
store_ln33                  (store            ) [ 00000000]
br_ln33                     (br               ) [ 01111110]
indvar_flatten              (phi              ) [ 00111110]
ki                          (phi              ) [ 00111110]
ci                          (phi              ) [ 00111110]
icmp_ln33                   (icmp             ) [ 00111110]
add_ln33                    (add              ) [ 01111110]
br_ln33                     (br               ) [ 00000000]
icmp_ln35                   (icmp             ) [ 00000000]
select_ln33                 (select           ) [ 00000000]
add_ln33_1                  (add              ) [ 00000000]
select_ln33_1               (select           ) [ 01111110]
trunc_ln33                  (trunc            ) [ 00111110]
trunc_ln39                  (trunc            ) [ 00111110]
zext_ln42                   (zext             ) [ 00000000]
add_ln42                    (add              ) [ 00000000]
add_ln42_1                  (add              ) [ 00000000]
mul_ln42                    (mul              ) [ 00000000]
add_ln42_2                  (add              ) [ 00111000]
switch_ln43                 (switch           ) [ 00000000]
add_ln35                    (add              ) [ 01111110]
br_ln0                      (br               ) [ 01111110]
mul_ln42_1                  (mul              ) [ 00100100]
add_ln42_3                  (add              ) [ 00000000]
zext_ln41                   (zext             ) [ 00000000]
weight_l2_0_addr            (getelementptr    ) [ 00100010]
weight_l2_1_addr            (getelementptr    ) [ 00100010]
weight_l2_2_addr            (getelementptr    ) [ 00100010]
weight_l2_3_addr            (getelementptr    ) [ 00100010]
specloopname_ln0            (specloopname     ) [ 00000000]
speclooptripcount_ln0       (speclooptripcount) [ 00000000]
specpipeline_ln35           (specpipeline     ) [ 00000000]
specloopname_ln35           (specloopname     ) [ 00000000]
weight_l2_0_load            (load             ) [ 00000000]
weight_l2_1_load            (load             ) [ 00000000]
weight_l2_2_load            (load             ) [ 00000000]
weight_l2_3_load            (load             ) [ 00000000]
tmp                         (mux              ) [ 00000000]
weight_regfile_2_3_1_load_1 (load             ) [ 00000000]
write_flag33_1_load         (load             ) [ 00000000]
weight_regfile_2_2_1_load_1 (load             ) [ 00000000]
write_flag30_1_load         (load             ) [ 00000000]
weight_regfile_2_1_1_load_1 (load             ) [ 00000000]
write_flag27_1_load         (load             ) [ 00000000]
weight_regfile_2_0_1_load_1 (load             ) [ 00000000]
write_flag24_1_load         (load             ) [ 00000000]
weight_regfile_2_3_3        (mux              ) [ 00000000]
write_flag33_3              (mux              ) [ 00000000]
weight_regfile_2_2_3        (mux              ) [ 00000000]
write_flag30_3              (mux              ) [ 00000000]
weight_regfile_2_1_3        (mux              ) [ 00000000]
write_flag27_3              (mux              ) [ 00000000]
weight_regfile_2_0_3        (mux              ) [ 00000000]
write_flag24_3              (mux              ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
br_ln43                     (br               ) [ 00000000]
weight_regfile_1_3_1_load_1 (load             ) [ 00000000]
write_flag12_1_load         (load             ) [ 00000000]
write_flag21_1_load         (load             ) [ 00000000]
weight_regfile_1_2_1_load_1 (load             ) [ 00000000]
weight_regfile_1_0_1_load_1 (load             ) [ 00000000]
write_flag18_1_load         (load             ) [ 00000000]
weight_regfile_1_1_1_load_1 (load             ) [ 00000000]
write_flag15_1_load         (load             ) [ 00000000]
weight_regfile_1_3_3        (mux              ) [ 00000000]
write_flag12_3              (mux              ) [ 00000000]
write_flag21_3              (mux              ) [ 00000000]
weight_regfile_1_2_3        (mux              ) [ 00000000]
weight_regfile_1_0_3        (mux              ) [ 00000000]
write_flag18_3              (mux              ) [ 00000000]
weight_regfile_1_1_3        (mux              ) [ 00000000]
write_flag15_3              (mux              ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
br_ln43                     (br               ) [ 00000000]
write_flag_1_load           (load             ) [ 00000000]
weight_regfile_0_0_1_load_1 (load             ) [ 00000000]
write_flag3_1_load          (load             ) [ 00000000]
weight_regfile_0_1_1_load_1 (load             ) [ 00000000]
write_flag6_1_load          (load             ) [ 00000000]
weight_regfile_0_2_1_load_1 (load             ) [ 00000000]
write_flag9_1_load          (load             ) [ 00000000]
weight_regfile_0_3_1_load_1 (load             ) [ 00000000]
write_flag_3                (mux              ) [ 00000000]
weight_regfile_0_0_3        (mux              ) [ 00000000]
write_flag3_3               (mux              ) [ 00000000]
weight_regfile_0_1_3        (mux              ) [ 00000000]
write_flag6_3               (mux              ) [ 00000000]
weight_regfile_0_2_3        (mux              ) [ 00000000]
write_flag9_3               (mux              ) [ 00000000]
weight_regfile_0_3_3        (mux              ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
br_ln43                     (br               ) [ 00000000]
weight_regfile_3_3_1_load_1 (load             ) [ 00000000]
write_flag45_1_load         (load             ) [ 00000000]
weight_regfile_3_2_1_load_1 (load             ) [ 00000000]
write_flag42_1_load         (load             ) [ 00000000]
weight_regfile_3_1_1_load_1 (load             ) [ 00000000]
write_flag39_1_load         (load             ) [ 00000000]
weight_regfile_3_0_1_load_1 (load             ) [ 00000000]
write_flag36_1_load         (load             ) [ 00000000]
weight_regfile_3_3_3        (mux              ) [ 00000000]
write_flag45_3              (mux              ) [ 00000000]
weight_regfile_3_2_3        (mux              ) [ 00000000]
write_flag42_3              (mux              ) [ 00000000]
weight_regfile_3_1_3        (mux              ) [ 00000000]
write_flag39_3              (mux              ) [ 00000000]
weight_regfile_3_0_3        (mux              ) [ 00000000]
write_flag36_3              (mux              ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
store_ln43                  (store            ) [ 00000000]
br_ln43                     (br               ) [ 00000000]
weight_regfile_3_3_1_load   (load             ) [ 00000000]
weight_regfile_3_2_1_load   (load             ) [ 00000000]
weight_regfile_0_0_1_load   (load             ) [ 00000000]
weight_regfile_3_1_1_load   (load             ) [ 00000000]
weight_regfile_3_0_1_load   (load             ) [ 00000000]
weight_regfile_0_1_1_load   (load             ) [ 00000000]
weight_regfile_2_3_1_load   (load             ) [ 00000000]
weight_regfile_2_2_1_load   (load             ) [ 00000000]
weight_regfile_0_2_1_load   (load             ) [ 00000000]
weight_regfile_2_1_1_load   (load             ) [ 00000000]
weight_regfile_2_0_1_load   (load             ) [ 00000000]
weight_regfile_0_3_1_load   (load             ) [ 00000000]
weight_regfile_1_3_1_load   (load             ) [ 00000000]
weight_regfile_1_2_1_load   (load             ) [ 00000000]
weight_regfile_1_0_1_load   (load             ) [ 00000000]
weight_regfile_1_1_1_load   (load             ) [ 00000000]
mrv                         (insertvalue      ) [ 00000000]
mrv_1                       (insertvalue      ) [ 00000000]
mrv_2                       (insertvalue      ) [ 00000000]
mrv_3                       (insertvalue      ) [ 00000000]
mrv_4                       (insertvalue      ) [ 00000000]
mrv_5                       (insertvalue      ) [ 00000000]
mrv_6                       (insertvalue      ) [ 00000000]
mrv_7                       (insertvalue      ) [ 00000000]
mrv_8                       (insertvalue      ) [ 00000000]
mrv_9                       (insertvalue      ) [ 00000000]
mrv_s                       (insertvalue      ) [ 00000000]
mrv_10                      (insertvalue      ) [ 00000000]
mrv_11                      (insertvalue      ) [ 00000000]
mrv_12                      (insertvalue      ) [ 00000000]
mrv_13                      (insertvalue      ) [ 00000000]
mrv_14                      (insertvalue      ) [ 00000000]
ret_ln368                   (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_l2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="co_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="r_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i7P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_33_1_VITIS_LOOP_35_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="weight_regfile_3_3_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_3_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_flag_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_flag45_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag45_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weight_regfile_3_2_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_2_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weight_regfile_0_0_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_0_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_flag42_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag42_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="weight_regfile_3_1_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_1_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_flag3_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_flag39_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag39_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="weight_regfile_3_0_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_0_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="weight_regfile_0_1_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_1_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_flag36_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag36_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight_regfile_2_3_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_3_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_flag6_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_flag33_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag33_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weight_regfile_2_2_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_2_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_regfile_0_2_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_2_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_flag30_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag30_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="weight_regfile_2_1_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_1_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_flag9_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_flag27_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag27_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="weight_regfile_2_0_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_0_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="weight_regfile_0_3_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_3_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_flag24_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag24_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="weight_regfile_1_3_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_3_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_flag12_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag12_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_flag21_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag21_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="weight_regfile_1_2_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_2_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weight_regfile_1_0_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_0_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_flag18_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag18_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="weight_regfile_1_1_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_1_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_flag15_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag15_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ko_tmp_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_tmp/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="co_1_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="r_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="s_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln368_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln368/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln368_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln368/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_2_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="9" slack="0"/>
<pin id="273" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weight_l2_0_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_0_load/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="weight_l2_1_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_1_load/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="weight_l2_2_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="9" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_2_load/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="weight_l2_3_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_3_load/5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="1"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="ki_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="1"/>
<pin id="341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="ki_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="ci_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="ci_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_3_1_load_1/6 weight_regfile_2_3_1_load/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_2_1_load_1/6 weight_regfile_2_2_1_load/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_1_1_load_1/6 weight_regfile_2_1_1_load/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_0_1_load_1/6 weight_regfile_2_0_1_load/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_3_1_load_1/6 weight_regfile_1_3_1_load/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_2_1_load_1/6 weight_regfile_1_2_1_load/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_0_1_load_1/6 weight_regfile_1_0_1_load/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_1_1_load_1/6 weight_regfile_1_1_1_load/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_0_1_load_1/6 weight_regfile_0_0_1_load/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_1_1_load_1/6 weight_regfile_0_1_1_load/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_2_1_load_1/6 weight_regfile_0_2_1_load/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_3_1_load_1/6 weight_regfile_0_3_1_load/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_3_1_load_1/6 weight_regfile_3_3_1_load/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_2_1_load_1/6 weight_regfile_3_2_1_load/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="2"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_1_1_load_1/6 weight_regfile_3_1_1_load/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_0_1_load_1/6 weight_regfile_3_0_1_load/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln26_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="empty_26_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul2_i_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="7" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul2_i_i/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mul4_i_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4_i_i/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln33_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln33_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln33_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln33_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln33_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln33_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln33_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln33_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln33_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln33_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln33_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln33_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln33_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln33_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln33_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln33_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln33_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln33_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln35_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln33_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="3" slack="0"/>
<pin id="532" dir="0" index="2" bw="3" slack="0"/>
<pin id="533" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln33_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="0"/>
<pin id="540" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln33_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="3" slack="0"/>
<pin id="546" dir="0" index="2" bw="3" slack="0"/>
<pin id="547" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln33_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln39_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln42_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln42_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="1"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln42_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="0" index="1" bw="9" slack="1"/>
<pin id="571" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mul_ln42_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="1"/>
<pin id="575" dir="0" index="1" bw="9" slack="0"/>
<pin id="576" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln35_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln41_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="0" index="3" bw="8" slack="0"/>
<pin id="596" dir="0" index="4" bw="8" slack="0"/>
<pin id="597" dir="0" index="5" bw="2" slack="4"/>
<pin id="598" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="write_flag33_1_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="5"/>
<pin id="606" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag33_1_load/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="write_flag30_1_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="5"/>
<pin id="609" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag30_1_load/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="write_flag27_1_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="5"/>
<pin id="612" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag27_1_load/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="write_flag24_1_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="5"/>
<pin id="615" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag24_1_load/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="weight_regfile_2_3_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="8" slack="0"/>
<pin id="621" dir="0" index="4" bw="8" slack="0"/>
<pin id="622" dir="0" index="5" bw="2" slack="4"/>
<pin id="623" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_3_3/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="write_flag33_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="0" index="3" bw="1" slack="0"/>
<pin id="634" dir="0" index="4" bw="1" slack="0"/>
<pin id="635" dir="0" index="5" bw="2" slack="4"/>
<pin id="636" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag33_3/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="weight_regfile_2_2_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="0" index="2" bw="8" slack="0"/>
<pin id="646" dir="0" index="3" bw="8" slack="0"/>
<pin id="647" dir="0" index="4" bw="8" slack="0"/>
<pin id="648" dir="0" index="5" bw="2" slack="4"/>
<pin id="649" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_2_3/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="write_flag30_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="0" index="3" bw="1" slack="0"/>
<pin id="660" dir="0" index="4" bw="1" slack="0"/>
<pin id="661" dir="0" index="5" bw="2" slack="4"/>
<pin id="662" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag30_3/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="weight_regfile_2_1_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="8" slack="0"/>
<pin id="672" dir="0" index="3" bw="8" slack="0"/>
<pin id="673" dir="0" index="4" bw="8" slack="0"/>
<pin id="674" dir="0" index="5" bw="2" slack="4"/>
<pin id="675" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_1_3/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="write_flag27_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="0" index="3" bw="1" slack="0"/>
<pin id="686" dir="0" index="4" bw="1" slack="0"/>
<pin id="687" dir="0" index="5" bw="2" slack="4"/>
<pin id="688" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag27_3/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="weight_regfile_2_0_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="0" index="3" bw="8" slack="0"/>
<pin id="699" dir="0" index="4" bw="8" slack="0"/>
<pin id="700" dir="0" index="5" bw="2" slack="4"/>
<pin id="701" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_0_3/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="write_flag24_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="0" index="3" bw="1" slack="0"/>
<pin id="712" dir="0" index="4" bw="1" slack="0"/>
<pin id="713" dir="0" index="5" bw="2" slack="4"/>
<pin id="714" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag24_3/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="store_ln43_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="5"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln43_store_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="5"/>
<pin id="728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln43_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="5"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln43_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="5"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln43_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="5"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln43_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="5"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln43_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="5"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="store_ln43_store_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="5"/>
<pin id="758" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="write_flag12_1_load_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="5"/>
<pin id="762" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag12_1_load/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="write_flag21_1_load_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="5"/>
<pin id="765" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag21_1_load/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="write_flag18_1_load_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="5"/>
<pin id="768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag18_1_load/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="write_flag15_1_load_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="5"/>
<pin id="771" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag15_1_load/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="weight_regfile_1_3_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="8" slack="0"/>
<pin id="776" dir="0" index="3" bw="8" slack="0"/>
<pin id="777" dir="0" index="4" bw="8" slack="0"/>
<pin id="778" dir="0" index="5" bw="2" slack="4"/>
<pin id="779" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_3_3/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="write_flag12_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="0" index="3" bw="1" slack="0"/>
<pin id="790" dir="0" index="4" bw="1" slack="0"/>
<pin id="791" dir="0" index="5" bw="2" slack="4"/>
<pin id="792" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag12_3/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="write_flag21_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="0" index="3" bw="1" slack="0"/>
<pin id="803" dir="0" index="4" bw="1" slack="0"/>
<pin id="804" dir="0" index="5" bw="2" slack="4"/>
<pin id="805" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag21_3/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="weight_regfile_1_2_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="0" index="2" bw="8" slack="0"/>
<pin id="815" dir="0" index="3" bw="8" slack="0"/>
<pin id="816" dir="0" index="4" bw="8" slack="0"/>
<pin id="817" dir="0" index="5" bw="2" slack="4"/>
<pin id="818" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_2_3/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="weight_regfile_1_0_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="0"/>
<pin id="828" dir="0" index="3" bw="8" slack="0"/>
<pin id="829" dir="0" index="4" bw="8" slack="0"/>
<pin id="830" dir="0" index="5" bw="2" slack="4"/>
<pin id="831" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_0_3/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="write_flag18_3_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="0" index="4" bw="1" slack="0"/>
<pin id="843" dir="0" index="5" bw="2" slack="4"/>
<pin id="844" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag18_3/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="weight_regfile_1_1_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="0" index="3" bw="8" slack="0"/>
<pin id="855" dir="0" index="4" bw="8" slack="0"/>
<pin id="856" dir="0" index="5" bw="2" slack="4"/>
<pin id="857" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1_3/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="write_flag15_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="0" index="3" bw="1" slack="0"/>
<pin id="868" dir="0" index="4" bw="1" slack="0"/>
<pin id="869" dir="0" index="5" bw="2" slack="4"/>
<pin id="870" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag15_3/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln43_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="5"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln43_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="5"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln43_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="5"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln43_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="5"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln43_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="5"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln43_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="5"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln43_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="5"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="store_ln43_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="5"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="write_flag_1_load_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="5"/>
<pin id="918" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_1_load/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="write_flag3_1_load_load_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="5"/>
<pin id="921" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_1_load/6 "/>
</bind>
</comp>

<comp id="922" class="1004" name="write_flag6_1_load_load_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="5"/>
<pin id="924" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_1_load/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="write_flag9_1_load_load_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="5"/>
<pin id="927" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_1_load/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="write_flag_3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="0" index="3" bw="1" slack="0"/>
<pin id="933" dir="0" index="4" bw="1" slack="0"/>
<pin id="934" dir="0" index="5" bw="2" slack="4"/>
<pin id="935" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_3/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="weight_regfile_0_0_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="8" slack="0"/>
<pin id="944" dir="0" index="2" bw="8" slack="0"/>
<pin id="945" dir="0" index="3" bw="8" slack="0"/>
<pin id="946" dir="0" index="4" bw="8" slack="0"/>
<pin id="947" dir="0" index="5" bw="2" slack="4"/>
<pin id="948" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_0_3/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="write_flag3_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="0" index="3" bw="1" slack="0"/>
<pin id="959" dir="0" index="4" bw="1" slack="0"/>
<pin id="960" dir="0" index="5" bw="2" slack="4"/>
<pin id="961" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag3_3/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="weight_regfile_0_1_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="0" index="2" bw="8" slack="0"/>
<pin id="971" dir="0" index="3" bw="8" slack="0"/>
<pin id="972" dir="0" index="4" bw="8" slack="0"/>
<pin id="973" dir="0" index="5" bw="2" slack="4"/>
<pin id="974" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_1_3/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="write_flag6_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="0" index="3" bw="1" slack="0"/>
<pin id="985" dir="0" index="4" bw="1" slack="0"/>
<pin id="986" dir="0" index="5" bw="2" slack="4"/>
<pin id="987" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag6_3/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="weight_regfile_0_2_3_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="0" index="2" bw="8" slack="0"/>
<pin id="997" dir="0" index="3" bw="8" slack="0"/>
<pin id="998" dir="0" index="4" bw="8" slack="0"/>
<pin id="999" dir="0" index="5" bw="2" slack="4"/>
<pin id="1000" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_2_3/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="write_flag9_3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="0" index="3" bw="1" slack="0"/>
<pin id="1011" dir="0" index="4" bw="1" slack="0"/>
<pin id="1012" dir="0" index="5" bw="2" slack="4"/>
<pin id="1013" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag9_3/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="weight_regfile_0_3_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="0" index="2" bw="8" slack="0"/>
<pin id="1023" dir="0" index="3" bw="8" slack="0"/>
<pin id="1024" dir="0" index="4" bw="8" slack="0"/>
<pin id="1025" dir="0" index="5" bw="2" slack="4"/>
<pin id="1026" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_3_3/6 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="store_ln43_store_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="8" slack="5"/>
<pin id="1035" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="store_ln43_store_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="5"/>
<pin id="1040" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln43_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="5"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="store_ln43_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="5"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="store_ln43_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="5"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="store_ln43_store_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="5"/>
<pin id="1060" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="store_ln43_store_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="5"/>
<pin id="1065" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="store_ln43_store_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="5"/>
<pin id="1070" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="write_flag45_1_load_load_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="5"/>
<pin id="1074" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag45_1_load/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="write_flag42_1_load_load_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="5"/>
<pin id="1077" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag42_1_load/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="write_flag39_1_load_load_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="5"/>
<pin id="1080" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag39_1_load/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="write_flag36_1_load_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="5"/>
<pin id="1083" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag36_1_load/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="weight_regfile_3_3_3_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="8" slack="0"/>
<pin id="1088" dir="0" index="3" bw="8" slack="0"/>
<pin id="1089" dir="0" index="4" bw="8" slack="0"/>
<pin id="1090" dir="0" index="5" bw="2" slack="4"/>
<pin id="1091" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_3_3/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="write_flag45_3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="0" index="3" bw="1" slack="0"/>
<pin id="1102" dir="0" index="4" bw="1" slack="0"/>
<pin id="1103" dir="0" index="5" bw="2" slack="4"/>
<pin id="1104" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag45_3/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="weight_regfile_3_2_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="0" index="2" bw="8" slack="0"/>
<pin id="1114" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115" dir="0" index="4" bw="8" slack="0"/>
<pin id="1116" dir="0" index="5" bw="2" slack="4"/>
<pin id="1117" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_2_3/6 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="write_flag42_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="0" index="2" bw="1" slack="0"/>
<pin id="1127" dir="0" index="3" bw="1" slack="0"/>
<pin id="1128" dir="0" index="4" bw="1" slack="0"/>
<pin id="1129" dir="0" index="5" bw="2" slack="4"/>
<pin id="1130" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag42_3/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="weight_regfile_3_1_3_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="0" index="2" bw="8" slack="0"/>
<pin id="1140" dir="0" index="3" bw="8" slack="0"/>
<pin id="1141" dir="0" index="4" bw="8" slack="0"/>
<pin id="1142" dir="0" index="5" bw="2" slack="4"/>
<pin id="1143" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_1_3/6 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="write_flag39_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="0" index="2" bw="1" slack="0"/>
<pin id="1153" dir="0" index="3" bw="1" slack="0"/>
<pin id="1154" dir="0" index="4" bw="1" slack="0"/>
<pin id="1155" dir="0" index="5" bw="2" slack="4"/>
<pin id="1156" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag39_3/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="weight_regfile_3_0_3_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="0"/>
<pin id="1165" dir="0" index="2" bw="8" slack="0"/>
<pin id="1166" dir="0" index="3" bw="8" slack="0"/>
<pin id="1167" dir="0" index="4" bw="8" slack="0"/>
<pin id="1168" dir="0" index="5" bw="2" slack="4"/>
<pin id="1169" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_0_3/6 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="write_flag36_3_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="1" slack="0"/>
<pin id="1179" dir="0" index="3" bw="1" slack="0"/>
<pin id="1180" dir="0" index="4" bw="1" slack="0"/>
<pin id="1181" dir="0" index="5" bw="2" slack="4"/>
<pin id="1182" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag36_3/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="store_ln43_store_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="1" slack="5"/>
<pin id="1191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="store_ln43_store_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="8" slack="5"/>
<pin id="1196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="store_ln43_store_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="5"/>
<pin id="1201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="store_ln43_store_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="0" index="1" bw="8" slack="5"/>
<pin id="1206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="store_ln43_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="5"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="store_ln43_store_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="0"/>
<pin id="1215" dir="0" index="1" bw="8" slack="5"/>
<pin id="1216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="store_ln43_store_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="5"/>
<pin id="1221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="store_ln43_store_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="0" index="1" bw="8" slack="5"/>
<pin id="1226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="mrv_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="128" slack="0"/>
<pin id="1230" dir="0" index="1" bw="8" slack="0"/>
<pin id="1231" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="mrv_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="128" slack="0"/>
<pin id="1236" dir="0" index="1" bw="8" slack="0"/>
<pin id="1237" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="mrv_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="128" slack="0"/>
<pin id="1242" dir="0" index="1" bw="8" slack="0"/>
<pin id="1243" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="mrv_3_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="128" slack="0"/>
<pin id="1248" dir="0" index="1" bw="8" slack="0"/>
<pin id="1249" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/7 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="mrv_4_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="128" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="mrv_5_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="128" slack="0"/>
<pin id="1260" dir="0" index="1" bw="8" slack="0"/>
<pin id="1261" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="mrv_6_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="128" slack="0"/>
<pin id="1266" dir="0" index="1" bw="8" slack="0"/>
<pin id="1267" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/7 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="mrv_7_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="128" slack="0"/>
<pin id="1272" dir="0" index="1" bw="8" slack="0"/>
<pin id="1273" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/7 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="mrv_8_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="128" slack="0"/>
<pin id="1278" dir="0" index="1" bw="8" slack="0"/>
<pin id="1279" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/7 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="mrv_9_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="128" slack="0"/>
<pin id="1284" dir="0" index="1" bw="8" slack="0"/>
<pin id="1285" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/7 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="mrv_s_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="128" slack="0"/>
<pin id="1290" dir="0" index="1" bw="8" slack="0"/>
<pin id="1291" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/7 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="mrv_10_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="128" slack="0"/>
<pin id="1296" dir="0" index="1" bw="8" slack="0"/>
<pin id="1297" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/7 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="mrv_11_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="128" slack="0"/>
<pin id="1302" dir="0" index="1" bw="8" slack="0"/>
<pin id="1303" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/7 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="mrv_12_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="128" slack="0"/>
<pin id="1308" dir="0" index="1" bw="8" slack="0"/>
<pin id="1309" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/7 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="mrv_13_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="128" slack="0"/>
<pin id="1314" dir="0" index="1" bw="8" slack="0"/>
<pin id="1315" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/7 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="mrv_14_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="128" slack="0"/>
<pin id="1320" dir="0" index="1" bw="8" slack="0"/>
<pin id="1321" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/7 "/>
</bind>
</comp>

<comp id="1324" class="1007" name="grp_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="9" slack="1"/>
<pin id="1326" dir="0" index="1" bw="9" slack="0"/>
<pin id="1327" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="1328" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="1329" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln42_2/2 mul_ln42_1/2 add_ln42_3/4 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="weight_regfile_3_3_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="2"/>
<pin id="1334" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3_1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="write_flag_1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_1 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="write_flag45_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="0"/>
<pin id="1347" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag45_1 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="weight_regfile_3_2_1_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="2"/>
<pin id="1354" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="weight_regfile_0_0_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="2"/>
<pin id="1360" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="write_flag42_1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag42_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="weight_regfile_3_1_1_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="2"/>
<pin id="1373" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1_1 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="write_flag3_1_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="0"/>
<pin id="1379" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_1 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="write_flag39_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="0"/>
<pin id="1386" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag39_1 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="weight_regfile_3_0_1_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="2"/>
<pin id="1393" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0_1 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="weight_regfile_0_1_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="2"/>
<pin id="1399" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1_1 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="write_flag36_1_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="0"/>
<pin id="1405" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag36_1 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="weight_regfile_2_3_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="2"/>
<pin id="1412" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3_1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="write_flag6_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="0"/>
<pin id="1418" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_1 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="write_flag33_1_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag33_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="weight_regfile_2_2_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="2"/>
<pin id="1432" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2_1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="weight_regfile_0_2_1_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="2"/>
<pin id="1438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2_1 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="write_flag30_1_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="0"/>
<pin id="1444" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag30_1 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="weight_regfile_2_1_1_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="2"/>
<pin id="1451" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1_1 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="write_flag9_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="0"/>
<pin id="1457" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_1 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="write_flag27_1_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="0"/>
<pin id="1464" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag27_1 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="weight_regfile_2_0_1_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="2"/>
<pin id="1471" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0_1 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="weight_regfile_0_3_1_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="2"/>
<pin id="1477" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3_1 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="write_flag24_1_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag24_1 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="weight_regfile_1_3_1_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="2"/>
<pin id="1490" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3_1 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="write_flag12_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="0"/>
<pin id="1496" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag12_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="write_flag21_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="0"/>
<pin id="1503" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag21_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="weight_regfile_1_2_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="8" slack="2"/>
<pin id="1510" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2_1 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="weight_regfile_1_0_1_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="2"/>
<pin id="1516" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0_1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="write_flag18_1_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="0"/>
<pin id="1522" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag18_1 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="weight_regfile_1_1_1_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="2"/>
<pin id="1529" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1_1 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="write_flag15_1_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="0"/>
<pin id="1535" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag15_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="trunc_ln26_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="9" slack="1"/>
<pin id="1542" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="empty_26_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="9" slack="3"/>
<pin id="1547" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_2_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="9" slack="1"/>
<pin id="1552" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="mul2_i_i_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="9" slack="1"/>
<pin id="1558" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i "/>
</bind>
</comp>

<comp id="1561" class="1005" name="mul4_i_i_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="9" slack="1"/>
<pin id="1563" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i_i "/>
</bind>
</comp>

<comp id="1566" class="1005" name="icmp_ln33_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="1"/>
<pin id="1568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="add_ln33_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="5" slack="0"/>
<pin id="1572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="select_ln33_1_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="3" slack="0"/>
<pin id="1577" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33_1 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="trunc_ln33_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="2" slack="4"/>
<pin id="1582" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="trunc_ln39_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="2" slack="4"/>
<pin id="1587" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="add_ln35_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="3" slack="0"/>
<pin id="1623" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="weight_l2_0_addr_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="9" slack="1"/>
<pin id="1628" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_addr "/>
</bind>
</comp>

<comp id="1631" class="1005" name="weight_l2_1_addr_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="9" slack="1"/>
<pin id="1633" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_addr "/>
</bind>
</comp>

<comp id="1636" class="1005" name="weight_l2_2_addr_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="9" slack="1"/>
<pin id="1638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_addr "/>
</bind>
</comp>

<comp id="1641" class="1005" name="weight_l2_3_addr_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="9" slack="1"/>
<pin id="1643" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="242" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="412"><net_src comp="236" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="242" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="230" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="264" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="224" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="52" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="52" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="52" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="52" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="332" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="332" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="354" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="354" pin="4"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="343" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="523" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="343" pin="4"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="529" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="529" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="283" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="296" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="309" pin="3"/><net_sink comp="591" pin=3"/></net>

<net id="603"><net_src comp="322" pin="3"/><net_sink comp="591" pin=4"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="361" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="361" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="361" pin="1"/><net_sink comp="616" pin=3"/></net>

<net id="628"><net_src comp="591" pin="6"/><net_sink comp="616" pin=4"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="604" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="604" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="604" pin="1"/><net_sink comp="629" pin=3"/></net>

<net id="641"><net_src comp="92" pin="0"/><net_sink comp="629" pin=4"/></net>

<net id="650"><net_src comp="88" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="364" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="364" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="591" pin="6"/><net_sink comp="642" pin=3"/></net>

<net id="654"><net_src comp="364" pin="1"/><net_sink comp="642" pin=4"/></net>

<net id="663"><net_src comp="90" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="607" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="607" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="92" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="667"><net_src comp="607" pin="1"/><net_sink comp="655" pin=4"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="367" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="591" pin="6"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="367" pin="1"/><net_sink comp="668" pin=3"/></net>

<net id="680"><net_src comp="367" pin="1"/><net_sink comp="668" pin=4"/></net>

<net id="689"><net_src comp="90" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="610" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="610" pin="1"/><net_sink comp="681" pin=3"/></net>

<net id="693"><net_src comp="610" pin="1"/><net_sink comp="681" pin=4"/></net>

<net id="702"><net_src comp="88" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="591" pin="6"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="370" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="370" pin="1"/><net_sink comp="694" pin=3"/></net>

<net id="706"><net_src comp="370" pin="1"/><net_sink comp="694" pin=4"/></net>

<net id="715"><net_src comp="90" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="92" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="613" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="613" pin="1"/><net_sink comp="707" pin=3"/></net>

<net id="719"><net_src comp="613" pin="1"/><net_sink comp="707" pin=4"/></net>

<net id="724"><net_src comp="707" pin="6"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="694" pin="6"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="681" pin="6"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="668" pin="6"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="655" pin="6"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="642" pin="6"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="629" pin="6"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="616" pin="6"/><net_sink comp="755" pin=0"/></net>

<net id="780"><net_src comp="88" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="373" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="373" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="373" pin="1"/><net_sink comp="772" pin=3"/></net>

<net id="784"><net_src comp="591" pin="6"/><net_sink comp="772" pin=4"/></net>

<net id="793"><net_src comp="90" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="92" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="760" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="760" pin="1"/><net_sink comp="785" pin=3"/></net>

<net id="797"><net_src comp="760" pin="1"/><net_sink comp="785" pin=4"/></net>

<net id="806"><net_src comp="90" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="763" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="763" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="763" pin="1"/><net_sink comp="798" pin=3"/></net>

<net id="810"><net_src comp="92" pin="0"/><net_sink comp="798" pin=4"/></net>

<net id="819"><net_src comp="88" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="376" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="376" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="591" pin="6"/><net_sink comp="811" pin=3"/></net>

<net id="823"><net_src comp="376" pin="1"/><net_sink comp="811" pin=4"/></net>

<net id="832"><net_src comp="88" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="591" pin="6"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="379" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="379" pin="1"/><net_sink comp="824" pin=3"/></net>

<net id="836"><net_src comp="379" pin="1"/><net_sink comp="824" pin=4"/></net>

<net id="845"><net_src comp="90" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="766" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="766" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="92" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="849"><net_src comp="766" pin="1"/><net_sink comp="837" pin=4"/></net>

<net id="858"><net_src comp="88" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="382" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="591" pin="6"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="382" pin="1"/><net_sink comp="850" pin=3"/></net>

<net id="862"><net_src comp="382" pin="1"/><net_sink comp="850" pin=4"/></net>

<net id="871"><net_src comp="90" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="769" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="92" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="769" pin="1"/><net_sink comp="863" pin=3"/></net>

<net id="875"><net_src comp="769" pin="1"/><net_sink comp="863" pin=4"/></net>

<net id="880"><net_src comp="863" pin="6"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="850" pin="6"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="837" pin="6"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="824" pin="6"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="811" pin="6"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="798" pin="6"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="785" pin="6"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="772" pin="6"/><net_sink comp="911" pin=0"/></net>

<net id="936"><net_src comp="90" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="92" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="916" pin="1"/><net_sink comp="928" pin=2"/></net>

<net id="939"><net_src comp="916" pin="1"/><net_sink comp="928" pin=3"/></net>

<net id="940"><net_src comp="916" pin="1"/><net_sink comp="928" pin=4"/></net>

<net id="949"><net_src comp="88" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="591" pin="6"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="385" pin="1"/><net_sink comp="941" pin=2"/></net>

<net id="952"><net_src comp="385" pin="1"/><net_sink comp="941" pin=3"/></net>

<net id="953"><net_src comp="385" pin="1"/><net_sink comp="941" pin=4"/></net>

<net id="962"><net_src comp="90" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="919" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="92" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="965"><net_src comp="919" pin="1"/><net_sink comp="954" pin=3"/></net>

<net id="966"><net_src comp="919" pin="1"/><net_sink comp="954" pin=4"/></net>

<net id="975"><net_src comp="88" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="388" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="591" pin="6"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="388" pin="1"/><net_sink comp="967" pin=3"/></net>

<net id="979"><net_src comp="388" pin="1"/><net_sink comp="967" pin=4"/></net>

<net id="988"><net_src comp="90" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="922" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="922" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="92" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="992"><net_src comp="922" pin="1"/><net_sink comp="980" pin=4"/></net>

<net id="1001"><net_src comp="88" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="391" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="391" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1004"><net_src comp="591" pin="6"/><net_sink comp="993" pin=3"/></net>

<net id="1005"><net_src comp="391" pin="1"/><net_sink comp="993" pin=4"/></net>

<net id="1014"><net_src comp="90" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1015"><net_src comp="925" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="925" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1017"><net_src comp="925" pin="1"/><net_sink comp="1006" pin=3"/></net>

<net id="1018"><net_src comp="92" pin="0"/><net_sink comp="1006" pin=4"/></net>

<net id="1027"><net_src comp="88" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="394" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="394" pin="1"/><net_sink comp="1019" pin=2"/></net>

<net id="1030"><net_src comp="394" pin="1"/><net_sink comp="1019" pin=3"/></net>

<net id="1031"><net_src comp="591" pin="6"/><net_sink comp="1019" pin=4"/></net>

<net id="1036"><net_src comp="1019" pin="6"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="1006" pin="6"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="993" pin="6"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="980" pin="6"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="967" pin="6"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="954" pin="6"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="941" pin="6"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="928" pin="6"/><net_sink comp="1067" pin=0"/></net>

<net id="1092"><net_src comp="88" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="397" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="397" pin="1"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="397" pin="1"/><net_sink comp="1084" pin=3"/></net>

<net id="1096"><net_src comp="591" pin="6"/><net_sink comp="1084" pin=4"/></net>

<net id="1105"><net_src comp="90" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="1072" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1072" pin="1"/><net_sink comp="1097" pin=2"/></net>

<net id="1108"><net_src comp="1072" pin="1"/><net_sink comp="1097" pin=3"/></net>

<net id="1109"><net_src comp="92" pin="0"/><net_sink comp="1097" pin=4"/></net>

<net id="1118"><net_src comp="88" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="400" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="400" pin="1"/><net_sink comp="1110" pin=2"/></net>

<net id="1121"><net_src comp="591" pin="6"/><net_sink comp="1110" pin=3"/></net>

<net id="1122"><net_src comp="400" pin="1"/><net_sink comp="1110" pin=4"/></net>

<net id="1131"><net_src comp="90" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1132"><net_src comp="1075" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1075" pin="1"/><net_sink comp="1123" pin=2"/></net>

<net id="1134"><net_src comp="92" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1135"><net_src comp="1075" pin="1"/><net_sink comp="1123" pin=4"/></net>

<net id="1144"><net_src comp="88" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1145"><net_src comp="403" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="591" pin="6"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="403" pin="1"/><net_sink comp="1136" pin=3"/></net>

<net id="1148"><net_src comp="403" pin="1"/><net_sink comp="1136" pin=4"/></net>

<net id="1157"><net_src comp="90" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1158"><net_src comp="1078" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="92" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="1078" pin="1"/><net_sink comp="1149" pin=3"/></net>

<net id="1161"><net_src comp="1078" pin="1"/><net_sink comp="1149" pin=4"/></net>

<net id="1170"><net_src comp="88" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1171"><net_src comp="591" pin="6"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="406" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="1173"><net_src comp="406" pin="1"/><net_sink comp="1162" pin=3"/></net>

<net id="1174"><net_src comp="406" pin="1"/><net_sink comp="1162" pin=4"/></net>

<net id="1183"><net_src comp="90" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1184"><net_src comp="92" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1081" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="1186"><net_src comp="1081" pin="1"/><net_sink comp="1175" pin=3"/></net>

<net id="1187"><net_src comp="1081" pin="1"/><net_sink comp="1175" pin=4"/></net>

<net id="1192"><net_src comp="1175" pin="6"/><net_sink comp="1188" pin=0"/></net>

<net id="1197"><net_src comp="1162" pin="6"/><net_sink comp="1193" pin=0"/></net>

<net id="1202"><net_src comp="1149" pin="6"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1136" pin="6"/><net_sink comp="1203" pin=0"/></net>

<net id="1212"><net_src comp="1123" pin="6"/><net_sink comp="1208" pin=0"/></net>

<net id="1217"><net_src comp="1110" pin="6"/><net_sink comp="1213" pin=0"/></net>

<net id="1222"><net_src comp="1097" pin="6"/><net_sink comp="1218" pin=0"/></net>

<net id="1227"><net_src comp="1084" pin="6"/><net_sink comp="1223" pin=0"/></net>

<net id="1232"><net_src comp="94" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="385" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1238"><net_src comp="1228" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="388" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="391" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1250"><net_src comp="1240" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="394" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="1246" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="379" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="1252" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="382" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="1258" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="376" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="373" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1280"><net_src comp="1270" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="370" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="1276" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="367" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1292"><net_src comp="1282" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="364" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1298"><net_src comp="1288" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="361" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1294" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="406" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1300" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="403" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="1306" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="400" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1322"><net_src comp="1312" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="397" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1330"><net_src comp="573" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="1324" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="1335"><net_src comp="96" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1341"><net_src comp="100" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1348"><net_src comp="104" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1355"><net_src comp="108" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1361"><net_src comp="112" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1367"><net_src comp="116" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1370"><net_src comp="1364" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1374"><net_src comp="120" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1380"><net_src comp="124" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1383"><net_src comp="1377" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1387"><net_src comp="128" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1390"><net_src comp="1384" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1394"><net_src comp="132" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1400"><net_src comp="136" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1406"><net_src comp="140" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1408"><net_src comp="1403" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1409"><net_src comp="1403" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1413"><net_src comp="144" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1419"><net_src comp="148" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1426"><net_src comp="152" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1429"><net_src comp="1423" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1433"><net_src comp="156" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1439"><net_src comp="160" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1441"><net_src comp="1436" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1445"><net_src comp="164" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1448"><net_src comp="1442" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1452"><net_src comp="168" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1458"><net_src comp="172" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1465"><net_src comp="176" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1468"><net_src comp="1462" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1472"><net_src comp="180" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1478"><net_src comp="184" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1484"><net_src comp="188" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1487"><net_src comp="1481" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1491"><net_src comp="192" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1497"><net_src comp="196" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1500"><net_src comp="1494" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1504"><net_src comp="200" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1511"><net_src comp="204" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1517"><net_src comp="208" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1523"><net_src comp="212" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1526"><net_src comp="1520" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1530"><net_src comp="216" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1536"><net_src comp="220" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1543"><net_src comp="409" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1548"><net_src comp="413" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1553"><net_src comp="270" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1559"><net_src comp="417" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1564"><net_src comp="425" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1569"><net_src comp="511" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1573"><net_src comp="517" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1578"><net_src comp="543" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1583"><net_src comp="551" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="591" pin=5"/></net>

<net id="1588"><net_src comp="555" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="616" pin=5"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="629" pin=5"/></net>

<net id="1591"><net_src comp="1585" pin="1"/><net_sink comp="642" pin=5"/></net>

<net id="1592"><net_src comp="1585" pin="1"/><net_sink comp="655" pin=5"/></net>

<net id="1593"><net_src comp="1585" pin="1"/><net_sink comp="668" pin=5"/></net>

<net id="1594"><net_src comp="1585" pin="1"/><net_sink comp="681" pin=5"/></net>

<net id="1595"><net_src comp="1585" pin="1"/><net_sink comp="694" pin=5"/></net>

<net id="1596"><net_src comp="1585" pin="1"/><net_sink comp="707" pin=5"/></net>

<net id="1597"><net_src comp="1585" pin="1"/><net_sink comp="772" pin=5"/></net>

<net id="1598"><net_src comp="1585" pin="1"/><net_sink comp="785" pin=5"/></net>

<net id="1599"><net_src comp="1585" pin="1"/><net_sink comp="798" pin=5"/></net>

<net id="1600"><net_src comp="1585" pin="1"/><net_sink comp="811" pin=5"/></net>

<net id="1601"><net_src comp="1585" pin="1"/><net_sink comp="824" pin=5"/></net>

<net id="1602"><net_src comp="1585" pin="1"/><net_sink comp="837" pin=5"/></net>

<net id="1603"><net_src comp="1585" pin="1"/><net_sink comp="850" pin=5"/></net>

<net id="1604"><net_src comp="1585" pin="1"/><net_sink comp="863" pin=5"/></net>

<net id="1605"><net_src comp="1585" pin="1"/><net_sink comp="928" pin=5"/></net>

<net id="1606"><net_src comp="1585" pin="1"/><net_sink comp="941" pin=5"/></net>

<net id="1607"><net_src comp="1585" pin="1"/><net_sink comp="954" pin=5"/></net>

<net id="1608"><net_src comp="1585" pin="1"/><net_sink comp="967" pin=5"/></net>

<net id="1609"><net_src comp="1585" pin="1"/><net_sink comp="980" pin=5"/></net>

<net id="1610"><net_src comp="1585" pin="1"/><net_sink comp="993" pin=5"/></net>

<net id="1611"><net_src comp="1585" pin="1"/><net_sink comp="1006" pin=5"/></net>

<net id="1612"><net_src comp="1585" pin="1"/><net_sink comp="1019" pin=5"/></net>

<net id="1613"><net_src comp="1585" pin="1"/><net_sink comp="1084" pin=5"/></net>

<net id="1614"><net_src comp="1585" pin="1"/><net_sink comp="1097" pin=5"/></net>

<net id="1615"><net_src comp="1585" pin="1"/><net_sink comp="1110" pin=5"/></net>

<net id="1616"><net_src comp="1585" pin="1"/><net_sink comp="1123" pin=5"/></net>

<net id="1617"><net_src comp="1585" pin="1"/><net_sink comp="1136" pin=5"/></net>

<net id="1618"><net_src comp="1585" pin="1"/><net_sink comp="1149" pin=5"/></net>

<net id="1619"><net_src comp="1585" pin="1"/><net_sink comp="1162" pin=5"/></net>

<net id="1620"><net_src comp="1585" pin="1"/><net_sink comp="1175" pin=5"/></net>

<net id="1624"><net_src comp="578" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1629"><net_src comp="276" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1634"><net_src comp="289" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1639"><net_src comp="302" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1644"><net_src comp="315" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="322" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: r_out | {1 }
	Port: s_out | {1 }
 - Input state : 
	Port: runWeight2Reg : weight_l2_0 | {5 6 }
	Port: runWeight2Reg : weight_l2_1 | {5 6 }
	Port: runWeight2Reg : weight_l2_2 | {5 6 }
	Port: runWeight2Reg : weight_l2_3 | {5 6 }
	Port: runWeight2Reg : empty_14 | {1 }
	Port: runWeight2Reg : empty | {1 }
	Port: runWeight2Reg : ko_2 | {1 }
	Port: runWeight2Reg : co_1 | {1 }
	Port: runWeight2Reg : r | {1 }
	Port: runWeight2Reg : s | {1 }
  - Chain level:
	State 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		icmp_ln35 : 1
		select_ln33 : 2
		add_ln33_1 : 1
		select_ln33_1 : 2
		trunc_ln33 : 3
		trunc_ln39 : 3
		zext_ln42 : 4
		add_ln42 : 5
		add_ln42_1 : 6
		mul_ln42 : 7
		add_ln42_2 : 8
		mul_ln42_1 : 9
		switch_ln43 : 4
		add_ln35 : 3
	State 3
	State 4
		add_ln42_3 : 1
	State 5
		zext_ln41 : 1
		weight_l2_0_addr : 2
		weight_l2_0_load : 3
		weight_l2_1_addr : 2
		weight_l2_1_load : 3
		weight_l2_2_addr : 2
		weight_l2_2_load : 3
		weight_l2_3_addr : 2
		weight_l2_3_load : 3
	State 6
		tmp : 1
		weight_regfile_2_3_3 : 2
		write_flag33_3 : 1
		weight_regfile_2_2_3 : 2
		write_flag30_3 : 1
		weight_regfile_2_1_3 : 2
		write_flag27_3 : 1
		weight_regfile_2_0_3 : 2
		write_flag24_3 : 1
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		weight_regfile_1_3_3 : 2
		write_flag12_3 : 1
		write_flag21_3 : 1
		weight_regfile_1_2_3 : 2
		weight_regfile_1_0_3 : 2
		write_flag18_3 : 1
		weight_regfile_1_1_3 : 2
		write_flag15_3 : 1
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 2
		store_ln43 : 3
		write_flag_3 : 1
		weight_regfile_0_0_3 : 2
		write_flag3_3 : 1
		weight_regfile_0_1_3 : 2
		write_flag6_3 : 1
		weight_regfile_0_2_3 : 2
		write_flag9_3 : 1
		weight_regfile_0_3_3 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		weight_regfile_3_3_3 : 2
		write_flag45_3 : 1
		weight_regfile_3_2_3 : 2
		write_flag42_3 : 1
		weight_regfile_3_1_3 : 2
		write_flag39_3 : 1
		weight_regfile_3_0_3 : 2
		write_flag36_3 : 1
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln43 : 2
		store_ln43 : 3
	State 7
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln368 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_591          |    0    |    0    |    17   |
|          |  weight_regfile_2_3_3_fu_616 |    0    |    0    |    17   |
|          |     write_flag33_3_fu_629    |    0    |    0    |    17   |
|          |  weight_regfile_2_2_3_fu_642 |    0    |    0    |    17   |
|          |     write_flag30_3_fu_655    |    0    |    0    |    17   |
|          |  weight_regfile_2_1_3_fu_668 |    0    |    0    |    17   |
|          |     write_flag27_3_fu_681    |    0    |    0    |    17   |
|          |  weight_regfile_2_0_3_fu_694 |    0    |    0    |    17   |
|          |     write_flag24_3_fu_707    |    0    |    0    |    17   |
|          |  weight_regfile_1_3_3_fu_772 |    0    |    0    |    17   |
|          |     write_flag12_3_fu_785    |    0    |    0    |    17   |
|          |     write_flag21_3_fu_798    |    0    |    0    |    17   |
|          |  weight_regfile_1_2_3_fu_811 |    0    |    0    |    17   |
|          |  weight_regfile_1_0_3_fu_824 |    0    |    0    |    17   |
|          |     write_flag18_3_fu_837    |    0    |    0    |    17   |
|          |  weight_regfile_1_1_3_fu_850 |    0    |    0    |    17   |
|    mux   |     write_flag15_3_fu_863    |    0    |    0    |    17   |
|          |      write_flag_3_fu_928     |    0    |    0    |    17   |
|          |  weight_regfile_0_0_3_fu_941 |    0    |    0    |    17   |
|          |     write_flag3_3_fu_954     |    0    |    0    |    17   |
|          |  weight_regfile_0_1_3_fu_967 |    0    |    0    |    17   |
|          |     write_flag6_3_fu_980     |    0    |    0    |    17   |
|          |  weight_regfile_0_2_3_fu_993 |    0    |    0    |    17   |
|          |     write_flag9_3_fu_1006    |    0    |    0    |    17   |
|          | weight_regfile_0_3_3_fu_1019 |    0    |    0    |    17   |
|          | weight_regfile_3_3_3_fu_1084 |    0    |    0    |    17   |
|          |    write_flag45_3_fu_1097    |    0    |    0    |    17   |
|          | weight_regfile_3_2_3_fu_1110 |    0    |    0    |    17   |
|          |    write_flag42_3_fu_1123    |    0    |    0    |    17   |
|          | weight_regfile_3_1_3_fu_1136 |    0    |    0    |    17   |
|          |    write_flag39_3_fu_1149    |    0    |    0    |    17   |
|          | weight_regfile_3_0_3_fu_1162 |    0    |    0    |    17   |
|          |    write_flag36_3_fu_1175    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul4_i_i_fu_425       |    0    |    0    |    49   |
|          |        mul_ln42_fu_573       |    0    |    0    |    49   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln33_fu_517       |    0    |    0    |    15   |
|          |       add_ln33_1_fu_537      |    0    |    0    |    11   |
|    add   |        add_ln42_fu_563       |    0    |    0    |    23   |
|          |       add_ln42_1_fu_568      |    0    |    0    |    23   |
|          |        add_ln35_fu_578       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln33_fu_511       |    0    |    0    |    11   |
|          |       icmp_ln35_fu_523       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln33_fu_529      |    0    |    0    |    3    |
|          |     select_ln33_1_fu_543     |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1324         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      ko_tmp_read_fu_224      |    0    |    0    |    0    |
|          |     co_1_read_read_fu_230    |    0    |    0    |    0    |
|   read   |      r_read_read_fu_236      |    0    |    0    |    0    |
|          |      s_read_read_fu_242      |    0    |    0    |    0    |
|          |       tmp_1_read_fu_264      |    0    |    0    |    0    |
|          |       tmp_2_read_fu_270      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln368_write_fu_248   |    0    |    0    |    0    |
|          |   write_ln368_write_fu_256   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln26_fu_409      |    0    |    0    |    0    |
|   trunc  |        empty_26_fu_413       |    0    |    0    |    0    |
|          |       trunc_ln33_fu_551      |    0    |    0    |    0    |
|          |       trunc_ln39_fu_555      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        mul2_i_i_fu_417       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln42_fu_559       |    0    |    0    |    0    |
|          |       zext_ln41_fu_584       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1228         |    0    |    0    |    0    |
|          |         mrv_1_fu_1234        |    0    |    0    |    0    |
|          |         mrv_2_fu_1240        |    0    |    0    |    0    |
|          |         mrv_3_fu_1246        |    0    |    0    |    0    |
|          |         mrv_4_fu_1252        |    0    |    0    |    0    |
|          |         mrv_5_fu_1258        |    0    |    0    |    0    |
|          |         mrv_6_fu_1264        |    0    |    0    |    0    |
|insertvalue|         mrv_7_fu_1270        |    0    |    0    |    0    |
|          |         mrv_8_fu_1276        |    0    |    0    |    0    |
|          |         mrv_9_fu_1282        |    0    |    0    |    0    |
|          |         mrv_s_fu_1288        |    0    |    0    |    0    |
|          |        mrv_10_fu_1294        |    0    |    0    |    0    |
|          |        mrv_11_fu_1300        |    0    |    0    |    0    |
|          |        mrv_12_fu_1306        |    0    |    0    |    0    |
|          |        mrv_13_fu_1312        |    0    |    0    |    0    |
|          |        mrv_14_fu_1318        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   768   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln33_reg_1570      |    5   |
|      add_ln35_reg_1621      |    3   |
|          ci_reg_350         |    3   |
|      empty_26_reg_1545      |    9   |
|      icmp_ln33_reg_1566     |    1   |
|    indvar_flatten_reg_328   |    5   |
|          ki_reg_339         |    3   |
|      mul2_i_i_reg_1556      |    9   |
|      mul4_i_i_reg_1561      |    9   |
|    select_ln33_1_reg_1575   |    3   |
|        tmp_2_reg_1550       |    9   |
|     trunc_ln26_reg_1540     |    9   |
|     trunc_ln33_reg_1580     |    2   |
|     trunc_ln39_reg_1585     |    2   |
|  weight_l2_0_addr_reg_1626  |    9   |
|  weight_l2_1_addr_reg_1631  |    9   |
|  weight_l2_2_addr_reg_1636  |    9   |
|  weight_l2_3_addr_reg_1641  |    9   |
|weight_regfile_0_0_1_reg_1358|    8   |
|weight_regfile_0_1_1_reg_1397|    8   |
|weight_regfile_0_2_1_reg_1436|    8   |
|weight_regfile_0_3_1_reg_1475|    8   |
|weight_regfile_1_0_1_reg_1514|    8   |
|weight_regfile_1_1_1_reg_1527|    8   |
|weight_regfile_1_2_1_reg_1508|    8   |
|weight_regfile_1_3_1_reg_1488|    8   |
|weight_regfile_2_0_1_reg_1469|    8   |
|weight_regfile_2_1_1_reg_1449|    8   |
|weight_regfile_2_2_1_reg_1430|    8   |
|weight_regfile_2_3_1_reg_1410|    8   |
|weight_regfile_3_0_1_reg_1391|    8   |
|weight_regfile_3_1_1_reg_1371|    8   |
|weight_regfile_3_2_1_reg_1352|    8   |
|weight_regfile_3_3_1_reg_1332|    8   |
|   write_flag12_1_reg_1494   |    1   |
|   write_flag15_1_reg_1533   |    1   |
|   write_flag18_1_reg_1520   |    1   |
|   write_flag21_1_reg_1501   |    1   |
|   write_flag24_1_reg_1481   |    1   |
|   write_flag27_1_reg_1462   |    1   |
|   write_flag30_1_reg_1442   |    1   |
|   write_flag33_1_reg_1423   |    1   |
|   write_flag36_1_reg_1403   |    1   |
|   write_flag39_1_reg_1384   |    1   |
|    write_flag3_1_reg_1377   |    1   |
|   write_flag42_1_reg_1364   |    1   |
|   write_flag45_1_reg_1345   |    1   |
|    write_flag6_1_reg_1416   |    1   |
|    write_flag9_1_reg_1455   |    1   |
|    write_flag_1_reg_1338    |    1   |
+-----------------------------+--------+
|            Total            |   252  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_309 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_1324    |  p0  |   3  |   9  |   27   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   99   || 3.02925 ||    51   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   768  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   51   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   252  |   819  |
+-----------+--------+--------+--------+--------+
