<module hierarchy_delimiter="." name="" open_brace="&lt;" close_brace=">" root_context_id="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga" version="1">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: mylib column_decoder schematic vl: hspice hspiceD schematic spice veriloga" dst="column_decoder"/>
<mapping src="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga" dst="inv_2"/>
<mapping src="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga" dst="tspc_flip_flop"/>
<mapping src="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga" dst="rowdecoder"/>
<mapping src="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga" dst="nor_5"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_conditioning"/>
<mapping src="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga" dst="bitcell"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_cell_array"/>
</forward>
<reverse>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="column_decoder" dst="vsl: mylib column_decoder schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="rowdecoder" dst="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="tspc_flip_flop" dst="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="bitcell" dst="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="nor_5" dst="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping src="bit_cell_array" dst="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: mylib column_decoder schematic vl: hspice hspiceD schematic spice veriloga" dst="column_decoder"/>
<mapping src="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga" dst="inv_2"/>
<mapping src="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga" dst="tspc_flip_flop"/>
<mapping src="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga" dst="rowdecoder"/>
<mapping src="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga" dst="nor_5"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_conditioning"/>
<mapping src="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga" dst="bitcell"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_cell_array"/>
</forward>
<reverse>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="column_decoder" dst="vsl: mylib column_decoder schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="rowdecoder" dst="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="tspc_flip_flop" dst="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="bitcell" dst="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="nor_5" dst="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping src="bit_cell_array" dst="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>bit_cell_array</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
