import pir._
import pir.node._
import arch._
import pirc.enums._

object BlackScholes extends PIRApp {
  def main(top:Top) = {
    val bus_368_v = Vector("bus_368")
    val x5853_b6158_x5862_b6161_s = Scalar("x5853_b6158_x5862_b6161")
    val x5793_b6137_x5802_b6140_s = Scalar("x5793_b6137_x5802_b6140")
    val bus_295_v = Vector("bus_295")
    val bus_305_v = Vector("bus_305")
    val bus_336_v = Vector("bus_336")
    val bus_375_v = Vector("bus_375")
    val bus_458_v = Vector("bus_458")
    val bus_489_v = Vector("bus_489")
    val bus_343_v = Vector("bus_343")
    val bus_262_v = Vector("bus_262")
    val x5794_b6138_x5804_data_v = Vector("x5794_b6138_x5804_data")
    val x5767_x5767_dsp0_bank0_data_v = Vector("x5767_x5767_dsp0_bank0_data")
    val bus_256_v = Vector("bus_256")
    val x5853_b6157_x5862_b6160_s = Scalar("x5853_b6157_x5862_b6160")
    val bus_414_v = Vector("bus_414")
    val bus_307_v = Vector("bus_307")
    val x5814_b6145_x5824_data_v = Vector("x5814_b6145_x5824_data")
    val bus_464_v = Vector("bus_464")
    val N_argin = ArgIn("N").bound(9995328)
    val bus_443_v = Vector("bus_443")
    val bus_317_v = Vector("bus_317")
    val bus_396_v = Vector("bus_396")
    val x5770_x6089_data_v = Vector("x5770_x6089_data")
    val bus_468_v = Vector("bus_468")
    val bus_404_v = Vector("bus_404")
    val bus_269_v = Vector("bus_269")
    val bus_281_v = Vector("bus_281")
    val x5770_x5770_dsp0_bank0_data_v = Vector("x5770_x5770_dsp0_bank0_data")
    val x5834_b6152_x5844_data_v = Vector("x5834_b6152_x5844_data")
    val vol_oc = OffChip("vol")
    val bus_236_v = Vector("bus_236")
    val bus_393_v = Vector("bus_393")
    val bus_382_v = Vector("bus_382")
    val optprice_oc = OffChip("optprice")
    val bus_437_v = Vector("bus_437")
    val times_da = DRAMAddress("times", "times")
    val bus_475_v = Vector("bus_475")
    val bus_289_v = Vector("bus_289")
    val optprice_da = DRAMAddress("optprice", "optprice")
    val bus_496_v = Vector("bus_496")
    val bus_478_v = Vector("bus_478")
    val x5768_x5768_dsp0_bank0_data_v = Vector("x5768_x5768_dsp0_bank0_data")
    val rate_da = DRAMAddress("rate", "rate")
    val bus_441_v = Vector("bus_441")
    val bus_391_v = Vector("bus_391")
    val bus_322_v = Vector("bus_322")
    val x5773_b6129_x5782_b6132_s = Scalar("x5773_b6129_x5782_b6132")
    val bus_323_v = Vector("bus_323")
    val prices_da = DRAMAddress("prices", "prices")
    val bus_293_v = Vector("bus_293")
    val bus_406_v = Vector("bus_406")
    val strike_da = DRAMAddress("strike", "strike")
    val x5813_b6143_x5822_b6146_s = Scalar("x5813_b6143_x5822_b6146")
    val x5813_b6144_x5822_b6147_s = Scalar("x5813_b6144_x5822_b6147")
    val bus_248_v = Vector("bus_248")
    val bus_252_v = Vector("bus_252")
    val x5769_x5769_dsp0_bank0_data_v = Vector("x5769_x5769_dsp0_bank0_data")
    val bus_280_v = Vector("bus_280")
    val bus_346_v = Vector("bus_346")
    val bus_237_v = Vector("bus_237")
    val bus_328_v = Vector("bus_328")
    val bus_287_v = Vector("bus_287")
    val bus_390_v = Vector("bus_390")
    val x5833_b6151_x5842_b6154_s = Scalar("x5833_b6151_x5842_b6154")
    val x5874_b6166_x5884_data_v = Vector("x5874_b6166_x5884_data")
    val bus_373_v = Vector("bus_373")
    val bus_330_v = Vector("bus_330")
    val bus_486_v = Vector("bus_486")
    val bus_367_v = Vector("bus_367")
    val bus_247_v = Vector("bus_247")
    val x5774_b6131_x5784_data_v = Vector("x5774_b6131_x5784_data")
    val bus_365_v = Vector("bus_365")
    val bus_460_v = Vector("bus_460")
    val bus_283_v = Vector("bus_283")
    val strike_oc = OffChip("strike")
    val times_oc = OffChip("times")
    val x5764_x5764_dsp0_bank0_data_v = Vector("x5764_x5764_dsp0_bank0_data")
    val bus_354_v = Vector("bus_354")
    val x5793_b6136_x5802_b6139_s = Scalar("x5793_b6136_x5802_b6139")
    val bus_359_v = Vector("bus_359")
    val bus_301_v = Vector("bus_301")
    val bus_501_v = Vector("bus_501")
    val x6093_b6172_x6103_b6176_s = Scalar("x6093_b6172_x6103_b6176")
    val bus_450_v = Vector("bus_450")
    val bus_435_v = Vector("bus_435")
    val x5773_b6130_x5782_b6133_s = Scalar("x5773_b6130_x5782_b6133")
    val x5766_x5766_dsp0_bank0_data_v = Vector("x5766_x5766_dsp0_bank0_data")
    val bus_433_v = Vector("bus_433")
    val prices_oc = OffChip("prices")
    val bus_325_v = Vector("bus_325")
    val x5765_x5765_dsp0_bank0_data_v = Vector("x5765_x5765_dsp0_bank0_data")
    val x5873_b6165_x5882_b6168_s = Scalar("x5873_b6165_x5882_b6168")
    val bus_332_v = Vector("bus_332")
    val bus_462_v = Vector("bus_462")
    val bus_436_v = Vector("bus_436")
    val bus_502_v = Vector("bus_502")
    val bus_318_v = Vector("bus_318")
    val x5833_b6150_x5842_b6153_s = Scalar("x5833_b6150_x5842_b6153")
    val bus_320_v = Vector("bus_320")
    val bus_319_v = Vector("bus_319")
    val bus_369_v = Vector("bus_369")
    val bus_415_v = Vector("bus_415")
    val bus_324_v = Vector("bus_324")
    val vol_da = DRAMAddress("vol", "vol")
    val x5873_b6164_x5882_b6167_s = Scalar("x5873_b6164_x5882_b6167")
    val bus_400_v = Vector("bus_400")
    val types_oc = OffChip("types")
    val bus_299_v = Vector("bus_299")
    val x6093_b6171_x6103_b6175_s = Scalar("x6093_b6171_x6103_b6175")
    val bus_427_v = Vector("bus_427")
    val bus_422_v = Vector("bus_422")
    val bus_254_v = Vector("bus_254")
    val bus_270_v = Vector("bus_270")
    val rate_oc = OffChip("rate")
    val bus_492_v = Vector("bus_492")
    val bus_398_v = Vector("bus_398")
    val bus_244_v = Vector("bus_244")
    val types_da = DRAMAddress("types", "types")
    val x5854_b6159_x5864_data_v = Vector("x5854_b6159_x5864_data")
    val bus_392_v = Vector("bus_392")
    val x6117 = MetaPipeline(name="x6117",parent="top") { implicit CU => 
      val x5738 = new ScalarBuffer()
        .name("x5738")
        .buffering(1)
        .store(N_argin, None, None)
      val ctr1 = Counter(min=Const(0), max=x5738, step=Const(2000), par=1) // Counter
      val x5763 = CounterChain(name = "x5763", ctr1).iter(4998)
    }
    val x5764_dsp0_bank0 = MemoryPipeline(name="x5764_dsp0_bank0",parent="x6117") { implicit CU => 
      val x5790 = new VectorFIFO()
        .size(1)
        .name("x5790")
        .store(x5774_b6131_x5784_data_v, None, None)
      val x5786 = CounterChain.copy("x5791", "x5786")
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x5764 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5764")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x5790, Some(x5786(0)), Some("x5792"))
        .load(x5764_x5764_dsp0_bank0_data_v, Some(x5894(0)), Some("x6090"))
    }
    val x5765_dsp0_bank0 = MemoryPipeline(name="x5765_dsp0_bank0",parent="x6117") { implicit CU => 
      val x5810 = new VectorFIFO()
        .size(1)
        .name("x5810")
        .store(x5794_b6138_x5804_data_v, None, None)
      val x5806 = CounterChain.copy("x5811", "x5806")
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x5765 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5765")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x5810, Some(x5806(0)), Some("x5812"))
        .load(x5765_x5765_dsp0_bank0_data_v, Some(x5894(0)), Some("x6090"))
    }
    val x5766_dsp0_bank0 = MemoryPipeline(name="x5766_dsp0_bank0",parent="x6117") { implicit CU => 
      val x5830 = new VectorFIFO()
        .size(1)
        .name("x5830")
        .store(x5814_b6145_x5824_data_v, None, None)
      val x5826 = CounterChain.copy("x5831", "x5826")
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x5766 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5766")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x5830, Some(x5826(0)), Some("x5832"))
        .load(x5766_x5766_dsp0_bank0_data_v, Some(x5894(0)), Some("x6090"))
    }
    val x5767_dsp0_bank0 = MemoryPipeline(name="x5767_dsp0_bank0",parent="x6117") { implicit CU => 
      val x5850 = new VectorFIFO()
        .size(1)
        .name("x5850")
        .store(x5834_b6152_x5844_data_v, None, None)
      val x5846 = CounterChain.copy("x5851", "x5846")
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x5767 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5767")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x5850, Some(x5846(0)), Some("x5852"))
        .load(x5767_x5767_dsp0_bank0_data_v, Some(x5894(0)), Some("x6090"))
    }
    val x5768_dsp0_bank0 = MemoryPipeline(name="x5768_dsp0_bank0",parent="x6117") { implicit CU => 
      val x5870 = new VectorFIFO()
        .size(1)
        .name("x5870")
        .store(x5854_b6159_x5864_data_v, None, None)
      val x5866 = CounterChain.copy("x5871", "x5866")
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x5768 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5768")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x5870, Some(x5866(0)), Some("x5872"))
        .load(x5768_x5768_dsp0_bank0_data_v, Some(x5894(0)), Some("x6090"))
    }
    val x5769_dsp0_bank0 = MemoryPipeline(name="x5769_dsp0_bank0",parent="x6117") { implicit CU => 
      val x5890 = new VectorFIFO()
        .size(1)
        .name("x5890")
        .store(x5874_b6166_x5884_data_v, None, None)
      val x5886 = CounterChain.copy("x5891", "x5886")
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x5769 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5769")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x5890, Some(x5886(0)), Some("x5892"))
        .load(x5769_x5769_dsp0_bank0_data_v, Some(x5894(0)), Some("x6090"))
    }
    val x5770_dsp0_bank0 = MemoryPipeline(name="x5770_dsp0_bank0",parent="x6117") { implicit CU => 
      val x6089 = new VectorFIFO()
        .size(1)
        .name("x6089")
        .store(x5770_x6089_data_v, None, None)
      val x5894 = CounterChain.copy("x6090", "x5894")
      val x6106 = CounterChain.copy("x6112", "x6106")
      val x5770 = new SRAM()
        .size(125)
        .mode(SramMode)
        .name("x5770")
        .banking(Strided(1,16))
        .buffering(3)
        .store(x6089, Some(x5894(0)), Some("x6090"))
        .load(x5770_x5770_dsp0_bank0_data_v, Some(x6106(0)), Some("x6116"))
    }
    val x5792 = StreamController(name="x5792",parent="x6117") { implicit CU => 
      val x5792_unit = CounterChain(name = "x5792_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5783_0 = Pipeline(name="x5783_0",parent="x5792") { implicit CU => 
      val x5776 = CU.temp(None).name("x5776")
      val x5778 = new ScalarBuffer()
        .name("x5778")
        .buffering(1)
        .store(types_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x5783_unit = CounterChain(name = "x5783_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x5776))
      Stage(operands=List(x5776, x5778), op=FixAdd, results=List(x5773_b6129_x5782_b6132_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x5773_b6130_x5782_b6133_s))
    }
    val x5784 = MemoryController(name="x5784",parent="x5792",offchip=types_oc, mctpe=TileLoad) { implicit CU => 
      val x5773_b6130 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5773_b6130_x5782_b6133_s, None, None)
      val x5773_b6129 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5773_b6129_x5782_b6132_s, None, None)
      CU.newOut("data", x5774_b6131_x5784_data_v)
    }
    val x5791 = Pipeline(name="x5791",parent="x5792") { implicit CU => 
      val ctr2 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5786 = CounterChain(name = "x5786", ctr2).iter(125)
    }
    val x5812 = StreamController(name="x5812",parent="x6117") { implicit CU => 
      val x5812_unit = CounterChain(name = "x5812_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5803_0 = Pipeline(name="x5803_0",parent="x5812") { implicit CU => 
      val x5796 = CU.temp(None).name("x5796")
      val x5798 = new ScalarBuffer()
        .name("x5798")
        .buffering(1)
        .store(prices_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x5803_unit = CounterChain(name = "x5803_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x5796))
      Stage(operands=List(x5796, x5798), op=FixAdd, results=List(x5793_b6136_x5802_b6139_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x5793_b6137_x5802_b6140_s))
    }
    val x5804 = MemoryController(name="x5804",parent="x5812",offchip=prices_oc, mctpe=TileLoad) { implicit CU => 
      val x5793_b6136 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5793_b6136_x5802_b6139_s, None, None)
      val x5793_b6137 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5793_b6137_x5802_b6140_s, None, None)
      CU.newOut("data", x5794_b6138_x5804_data_v)
    }
    val x5811 = Pipeline(name="x5811",parent="x5812") { implicit CU => 
      val ctr3 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5806 = CounterChain(name = "x5806", ctr3).iter(125)
    }
    val x5832 = StreamController(name="x5832",parent="x6117") { implicit CU => 
      val x5832_unit = CounterChain(name = "x5832_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5823_0 = Pipeline(name="x5823_0",parent="x5832") { implicit CU => 
      val x5816 = CU.temp(None).name("x5816")
      val x5818 = new ScalarBuffer()
        .name("x5818")
        .buffering(1)
        .store(strike_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x5823_unit = CounterChain(name = "x5823_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x5816))
      Stage(operands=List(x5816, x5818), op=FixAdd, results=List(x5813_b6143_x5822_b6146_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x5813_b6144_x5822_b6147_s))
    }
    val x5824 = MemoryController(name="x5824",parent="x5832",offchip=strike_oc, mctpe=TileLoad) { implicit CU => 
      val x5813_b6144 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5813_b6144_x5822_b6147_s, None, None)
      val x5813_b6143 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5813_b6143_x5822_b6146_s, None, None)
      CU.newOut("data", x5814_b6145_x5824_data_v)
    }
    val x5831 = Pipeline(name="x5831",parent="x5832") { implicit CU => 
      val ctr4 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5826 = CounterChain(name = "x5826", ctr4).iter(125)
    }
    val x5852 = StreamController(name="x5852",parent="x6117") { implicit CU => 
      val x5852_unit = CounterChain(name = "x5852_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5843_0 = Pipeline(name="x5843_0",parent="x5852") { implicit CU => 
      val x5836 = CU.temp(None).name("x5836")
      val x5838 = new ScalarBuffer()
        .name("x5838")
        .buffering(1)
        .store(rate_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x5843_unit = CounterChain(name = "x5843_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x5836))
      Stage(operands=List(x5836, x5838), op=FixAdd, results=List(x5833_b6150_x5842_b6153_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x5833_b6151_x5842_b6154_s))
    }
    val x5844 = MemoryController(name="x5844",parent="x5852",offchip=rate_oc, mctpe=TileLoad) { implicit CU => 
      val x5833_b6151 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5833_b6151_x5842_b6154_s, None, None)
      val x5833_b6150 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5833_b6150_x5842_b6153_s, None, None)
      CU.newOut("data", x5834_b6152_x5844_data_v)
    }
    val x5851 = Pipeline(name="x5851",parent="x5852") { implicit CU => 
      val ctr5 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5846 = CounterChain(name = "x5846", ctr5).iter(125)
    }
    val x5872 = StreamController(name="x5872",parent="x6117") { implicit CU => 
      val x5872_unit = CounterChain(name = "x5872_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5863_0 = Pipeline(name="x5863_0",parent="x5872") { implicit CU => 
      val x5856 = CU.temp(None).name("x5856")
      val x5858 = new ScalarBuffer()
        .name("x5858")
        .buffering(1)
        .store(vol_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x5863_unit = CounterChain(name = "x5863_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x5856))
      Stage(operands=List(x5856, x5858), op=FixAdd, results=List(x5853_b6157_x5862_b6160_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x5853_b6158_x5862_b6161_s))
    }
    val x5864 = MemoryController(name="x5864",parent="x5872",offchip=vol_oc, mctpe=TileLoad) { implicit CU => 
      val x5853_b6157 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5853_b6157_x5862_b6160_s, None, None)
      val x5853_b6158 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5853_b6158_x5862_b6161_s, None, None)
      CU.newOut("data", x5854_b6159_x5864_data_v)
    }
    val x5871 = Pipeline(name="x5871",parent="x5872") { implicit CU => 
      val ctr6 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5866 = CounterChain(name = "x5866", ctr6).iter(125)
    }
    val x5892 = StreamController(name="x5892",parent="x6117") { implicit CU => 
      val x5892_unit = CounterChain(name = "x5892_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5883_0 = Pipeline(name="x5883_0",parent="x5892") { implicit CU => 
      val x5876 = CU.temp(None).name("x5876")
      val x5878 = new ScalarBuffer()
        .name("x5878")
        .buffering(1)
        .store(times_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x5883_unit = CounterChain(name = "x5883_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x5876))
      Stage(operands=List(x5876, x5878), op=FixAdd, results=List(x5873_b6164_x5882_b6167_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x5873_b6165_x5882_b6168_s))
    }
    val x5884 = MemoryController(name="x5884",parent="x5892",offchip=times_oc, mctpe=TileLoad) { implicit CU => 
      val x5873_b6165 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5873_b6165_x5882_b6168_s, None, None)
      val x5873_b6164 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5873_b6164_x5882_b6167_s, None, None)
      CU.newOut("data", x5874_b6166_x5884_data_v)
    }
    val x5891 = Pipeline(name="x5891",parent="x5892") { implicit CU => 
      val ctr7 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5886 = CounterChain(name = "x5886", ctr7).iter(125)
    }
    val x6090_1 = Pipeline(name="x6090_1",parent="x6090") { implicit CU => 
      val x5913 = CU.temp(None).name("x5913")
      val x5911 = CU.temp(None).name("x5911")
      val x5916 = CU.temp(None).name("x5916")
      val x5912 = CU.temp(None).name("x5912")
      val x5914 = CU.temp(None).name("x5914")
      val x5910 = new VectorFIFO()
        .size(1)
        .name("x5910")
        .store(bus_237_v, None, None)
      val x5909 = new VectorFIFO()
        .size(1)
        .name("x5909")
        .store(bus_236_v, None, None)
      val ctr11 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_1_unit = CounterChain(name = "x6090_1_unit", ctr11).iter(0)
      Stage(operands=List(x5910, Const(2.0)), op=FltDiv, results=List(x5911))
      Stage(operands=List(x5909, x5911), op=FltSub, results=List(x5912))
      Stage(operands=List(x5910, x5909), op=FltMul, results=List(x5913))
      Stage(operands=List(x5913, Const(3.0)), op=FltDiv, results=List(x5914))
      Stage(operands=List(x5912, x5914), op=FltAdd, results=List(bus_244_v))
      Stage(operands=List(x5913, x5909), op=FltMul, results=List(x5916))
      Stage(operands=List(x5916, Const(4.0)), op=FltDiv, results=List(bus_247_v))
    }
    val x6090_5 = Pipeline(name="x6090_5",parent="x6090") { implicit CU => 
      val x5937 = CU.temp(None).name("x5937")
      val x5936 = CU.temp(None).name("x5936")
      val x5935 = CU.temp(None).name("x5935")
      val x5933 = CU.temp(None).name("x5933")
      val x5934 = CU.temp(None).name("x5934")
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val x5927 = new VectorFIFO()
        .size(1)
        .name("x5927")
        .store(bus_262_v, None, None)
      val x5931 = new VectorFIFO()
        .size(1)
        .name("x5931")
        .store(bus_269_v, None, None)
      val ctr15 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_5_unit = CounterChain(name = "x6090_5_unit", ctr15).iter(0)
      Stage(operands=List(x5927, x5931), op=FltSub, results=List(bus_270_v))
      Stage(operands=List(x5904, Const(1.0)), op=FltSub, results=List(x5933))
      Stage(operands=List(x5904, Const(1.0)), op=FltSub, results=List(x5934))
      Stage(operands=List(x5933, x5934), op=FltMul, results=List(x5935))
      Stage(operands=List(x5904, Const(1.0)), op=FltSub, results=List(x5936))
      Stage(operands=List(x5935, x5936), op=FltMul, results=List(x5937))
      Stage(operands=List(x5937, Const(16.0)), op=FltDiv, results=List(bus_280_v))
    }
    val x6090_40 = Pipeline(name="x6090_40",parent="x6090") { implicit CU => 
      val x6059 = CU.temp(None).name("x6059")
      val x6056 = new VectorFIFO()
        .size(1)
        .name("x6056")
        .store(bus_460_v, None, None)
      val ctr50 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_40_unit = CounterChain(name = "x6090_40_unit", ctr50).iter(0)
      Stage(operands=List(x6056, Const(-1.2)), op=FltLt, results=List(bus_464_v))
      Stage(operands=List(x6056, Const(0.1)), op=FltMul, results=List(x6059))
      Stage(operands=List(x6059, Const(0.35)), op=FltAdd, results=List(bus_468_v))
    }
    val x6090_29 = Pipeline(name="x6090_29",parent="x6090") { implicit CU => 
      val x6013 = new VectorFIFO()
        .size(1)
        .name("x6013")
        .store(bus_396_v, None, None)
      val ctr39 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_29_unit = CounterChain(name = "x6090_29_unit", ctr39).iter(0)
      Stage(operands=List(x6013, Const(-3.5)), op=FltLt, results=List(bus_398_v))
      Stage(operands=List(x6013, Const(-1.2)), op=FltLt, results=List(bus_400_v))
    }
    val x6090_18 = Pipeline(name="x6090_18",parent="x6090") { implicit CU => 
      val x5971 = CU.temp(None).name("x5971")
      val x5968 = new VectorFIFO()
        .size(1)
        .name("x5968")
        .store(bus_328_v, None, None)
      val ctr28 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_18_unit = CounterChain(name = "x6090_18_unit", ctr28).iter(0)
      Stage(operands=List(x5968, Const(-1.2)), op=FltLt, results=List(bus_332_v))
      Stage(operands=List(x5968, Const(0.1)), op=FltMul, results=List(x5971))
      Stage(operands=List(x5971, Const(0.35)), op=FltAdd, results=List(bus_336_v))
    }
    val x6090_32 = Pipeline(name="x6090_32",parent="x6090") { implicit CU => 
      val x6027 = CU.temp(None).name("x6027")
      val x6028 = CU.temp(None).name("x6028")
      val x6026 = CU.temp(None).name("x6026")
      val x6029 = CU.temp(None).name("x6029")
      val x6024 = new VectorFIFO()
        .size(1)
        .name("x6024")
        .store(bus_414_v, None, None)
      val x6013 = new VectorFIFO()
        .size(1)
        .name("x6013")
        .store(bus_396_v, None, None)
      val x6025 = new VectorFIFO()
        .size(1)
        .name("x6025")
        .store(bus_415_v, None, None)
      val ctr42 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_32_unit = CounterChain(name = "x6090_32_unit", ctr42).iter(0)
      Stage(operands=List(x6025, Const(24.0)), op=FltDiv, results=List(x6026))
      Stage(operands=List(x6024, x6026), op=FltAdd, results=List(x6027))
      Stage(operands=List(x6025, x6013), op=FltMul, results=List(x6028))
      Stage(operands=List(x6028, Const(120.0)), op=FltDiv, results=List(x6029))
      Stage(operands=List(x6027, x6029), op=FltAdd, results=List(bus_422_v))
    }
    val x6090_33 = Pipeline(name="x6090_33",parent="x6090") { implicit CU => 
      val x6032 = CU.temp(None).name("x6032")
      val x6031 = CU.temp(None).name("x6031")
      val x6017 = new VectorFIFO()
        .size(1)
        .name("x6017")
        .store(bus_404_v, None, None)
      val x6014 = new VectorFIFO()
        .size(1)
        .name("x6014")
        .store(bus_398_v, None, None)
      val x6030 = new VectorFIFO()
        .size(1)
        .name("x6030")
        .store(bus_422_v, None, None)
      val x6015 = new VectorFIFO()
        .size(1)
        .name("x6015")
        .store(bus_400_v, None, None)
      val ctr43 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_33_unit = CounterChain(name = "x6090_33_unit", ctr43).iter(0)
      Stage(operands=List(x6015, x6017, x6030), op=MuxOp, results=List(x6031))
      Stage(operands=List(x6014, Const(0.0), x6031), op=MuxOp, results=List(x6032))
      Stage(operands=List(x6032, Const(0.3989423)), op=FltMul, results=List(bus_427_v))
    }
    val x6090_43 = Pipeline(name="x6090_43",parent="x6090") { implicit CU => 
      val x6074 = CU.temp(None).name("x6074")
      val x6073 = new VectorFIFO()
        .size(1)
        .name("x6073")
        .store(bus_486_v, None, None)
      val x6058 = new VectorFIFO()
        .size(1)
        .name("x6058")
        .store(bus_464_v, None, None)
      val x6057 = new VectorFIFO()
        .size(1)
        .name("x6057")
        .store(bus_462_v, None, None)
      val x6060 = new VectorFIFO()
        .size(1)
        .name("x6060")
        .store(bus_468_v, None, None)
      val ctr53 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_43_unit = CounterChain(name = "x6090_43_unit", ctr53).iter(0)
      Stage(operands=List(x6058, x6060, x6073), op=MuxOp, results=List(x6074))
      Stage(operands=List(x6057, Const(0.0), x6074), op=MuxOp, results=List(bus_489_v))
    }
    val x6090_45 = Pipeline(name="x6090_45",parent="x6090") { implicit CU => 
      val x6085 = CU.temp(None).name("x6085")
      val x6078 = CU.temp(None).name("x6078")
      val x6077 = CU.temp(None).name("x6077")
      val x5906 = new VectorFIFO()
        .size(1)
        .name("x5906")
        .store(x5764_x5764_dsp0_bank0_data_v, None, None)
      val x5896 = new VectorFIFO()
        .size(1)
        .name("x5896")
        .store(x5765_x5765_dsp0_bank0_data_v, None, None)
      val x6009 = new VectorFIFO()
        .size(1)
        .name("x6009")
        .store(bus_390_v, None, None)
      val x6084 = new VectorFIFO()
        .size(1)
        .name("x6084")
        .store(bus_496_v, None, None)
      val ctr55 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_45_unit = CounterChain(name = "x6090_45_unit", ctr55).iter(0)
      Stage(operands=List(x6009), op=FltNeg, results=List(x6077))
      Stage(operands=List(x6077, Const(1.0)), op=FltAdd, results=List(x6078))
      Stage(operands=List(x5896, x6078), op=FltMul, results=List(x6085))
      Stage(operands=List(x6084, x6085), op=FltSub, results=List(bus_501_v))
      Stage(operands=List(x5906, Const(0)), op=FixEql, results=List(bus_502_v))
    }
    val x6090_42 = Pipeline(name="x6090_42",parent="x6090") { implicit CU => 
      val x6072 = CU.temp(None).name("x6072")
      val x6068 = CU.temp(None).name("x6068")
      val x6071 = CU.temp(None).name("x6071")
      val x6069 = CU.temp(None).name("x6069")
      val x6070 = CU.temp(None).name("x6070")
      val x6056 = new VectorFIFO()
        .size(1)
        .name("x6056")
        .store(bus_460_v, None, None)
      val x6067 = new VectorFIFO()
        .size(1)
        .name("x6067")
        .store(bus_478_v, None, None)
      val x6065 = new VectorFIFO()
        .size(1)
        .name("x6065")
        .store(bus_475_v, None, None)
      val ctr52 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_42_unit = CounterChain(name = "x6090_42_unit", ctr52).iter(0)
      Stage(operands=List(x6065, x6056), op=FltMul, results=List(x6068))
      Stage(operands=List(x6068, Const(24.0)), op=FltDiv, results=List(x6069))
      Stage(operands=List(x6067, x6069), op=FltAdd, results=List(x6070))
      Stage(operands=List(x6068, x6056), op=FltMul, results=List(x6071))
      Stage(operands=List(x6071, Const(120.0)), op=FltDiv, results=List(x6072))
      Stage(operands=List(x6070, x6072), op=FltAdd, results=List(bus_486_v))
    }
    val x6090_16 = Pipeline(name="x6090_16",parent="x6090") { implicit CU => 
      val x5965 = CU.temp(None).name("x5965")
      val x5964 = new VectorFIFO()
        .size(1)
        .name("x5964")
        .store(bus_323_v, None, None)
      val x5923 = new VectorFIFO()
        .size(1)
        .name("x5923")
        .store(bus_254_v, None, None)
      val ctr26 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_16_unit = CounterChain(name = "x6090_16_unit", ctr26).iter(0)
      Stage(operands=List(x5923, x5964), op=FltDiv, results=List(x5965, bus_324_v))
      Stage(operands=List(x5965), op=FltAbs, results=List(bus_325_v))
    }
    val x6090_35 = Pipeline(name="x6090_35",parent="x6090") { implicit CU => 
      val x6037 = CU.temp(None).name("x6037")
      val x6036 = new VectorFIFO()
        .size(1)
        .name("x6036")
        .store(bus_433_v, None, None)
      val ctr45 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_35_unit = CounterChain(name = "x6090_35_unit", ctr45).iter(0)
      Stage(operands=List(x6036, x6036), op=FltMul, results=List(x6037, bus_436_v))
      Stage(operands=List(x6037, x6036), op=FltMul, results=List(bus_437_v))
    }
    val x6090_9 = Pipeline(name="x6090_9",parent="x6090") { implicit CU => 
      val x5947 = CU.temp(None).name("x5947")
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr19 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_9_unit = CounterChain(name = "x6090_9_unit", ctr19).iter(0)
      Stage(operands=List(x5904, Const(0.028)), op=FltMul, results=List(x5947))
      Stage(operands=List(x5947, Const(8.0)), op=FltAdd, results=List(bus_299_v))
      Stage(operands=List(x5904, Const(10000.0)), op=FltLt, results=List(bus_301_v))
    }
    val x6090_14 = Pipeline(name="x6090_14",parent="x6090") { implicit CU => 
      val x5942 = new VectorFIFO()
        .size(1)
        .name("x5942")
        .store(bus_287_v, None, None)
      val x5960 = new VectorFIFO()
        .size(1)
        .name("x5960")
        .store(bus_319_v, None, None)
      val x5940 = new VectorFIFO()
        .size(1)
        .name("x5940")
        .store(bus_283_v, None, None)
      val ctr24 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_14_unit = CounterChain(name = "x6090_14_unit", ctr24).iter(0)
      Stage(operands=List(x5940, x5942, x5960), op=MuxOp, results=List(bus_320_v))
    }
    val x6090_25 = Pipeline(name="x6090_25",parent="x6090") { implicit CU => 
      val x6002 = CU.temp(None).name("x6002")
      val x6001 = CU.temp(None).name("x6001")
      val x5998 = CU.temp(None).name("x5998")
      val x5997 = CU.temp(None).name("x5997")
      val x5993 = new VectorFIFO()
        .size(1)
        .name("x5993")
        .store(bus_369_v, None, None)
      val x5992 = new VectorFIFO()
        .size(1)
        .name("x5992")
        .store(bus_368_v, None, None)
      val x6000 = new VectorFIFO()
        .size(1)
        .name("x6000")
        .store(bus_373_v, None, None)
      val x5999 = new VectorFIFO()
        .size(1)
        .name("x5999")
        .store(bus_375_v, None, None)
      val ctr35 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_25_unit = CounterChain(name = "x6090_25_unit", ctr35).iter(0)
      Stage(operands=List(x5992, Const(-0.35656378)), op=FltMul, results=List(x5997))
      Stage(operands=List(x5993, Const(1.7814779)), op=FltMul, results=List(x5998))
      Stage(operands=List(x5997, x5998), op=FltAdd, results=List(x6001))
      Stage(operands=List(x6001, x5999), op=FltAdd, results=List(x6002))
      Stage(operands=List(x6002, x6000), op=FltAdd, results=List(bus_382_v))
    }
    val x6090_39 = Pipeline(name="x6090_39",parent="x6090") { implicit CU => 
      val x6056 = CU.temp(None).name("x6056")
      val x6055 = CU.temp(None).name("x6055")
      val x5900 = new VectorFIFO()
        .size(1)
        .name("x5900")
        .store(x5767_x5767_dsp0_bank0_data_v, None, None)
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr49 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_39_unit = CounterChain(name = "x6090_39_unit", ctr49).iter(0)
      Stage(operands=List(x5900), op=FltNeg, results=List(x6055))
      Stage(operands=List(x6055, x5904), op=FltMul, results=List(x6056, bus_460_v))
      Stage(operands=List(x6056, Const(-3.5)), op=FltLt, results=List(bus_462_v))
    }
    val x6090_27 = Pipeline(name="x6090_27",parent="x6090") { implicit CU => 
      val x5963 = new VectorFIFO()
        .size(1)
        .name("x5963")
        .store(bus_322_v, None, None)
      val x5965 = new VectorFIFO()
        .size(1)
        .name("x5965")
        .store(bus_324_v, None, None)
      val x5896 = new VectorFIFO()
        .size(1)
        .name("x5896")
        .store(x5765_x5765_dsp0_bank0_data_v, None, None)
      val x6009 = new VectorFIFO()
        .size(1)
        .name("x6009")
        .store(bus_390_v, None, None)
      val ctr37 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_27_unit = CounterChain(name = "x6090_27_unit", ctr37).iter(0)
      Stage(operands=List(x5896, x6009), op=FltMul, results=List(bus_391_v))
      Stage(operands=List(x5965, x5963), op=FltSub, results=List(bus_392_v))
    }
    val x6090_41 = Pipeline(name="x6090_41",parent="x6090") { implicit CU => 
      val x6065 = CU.temp(None).name("x6065")
      val x6064 = CU.temp(None).name("x6064")
      val x6061 = CU.temp(None).name("x6061")
      val x6063 = CU.temp(None).name("x6063")
      val x6066 = CU.temp(None).name("x6066")
      val x6062 = CU.temp(None).name("x6062")
      val x6056 = new VectorFIFO()
        .size(1)
        .name("x6056")
        .store(bus_460_v, None, None)
      val ctr51 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_41_unit = CounterChain(name = "x6090_41_unit", ctr51).iter(0)
      Stage(operands=List(Const(1.0), x6056), op=FltAdd, results=List(x6061))
      Stage(operands=List(x6056, x6056), op=FltMul, results=List(x6062))
      Stage(operands=List(x6062, Const(2.0)), op=FltDiv, results=List(x6063))
      Stage(operands=List(x6061, x6063), op=FltAdd, results=List(x6064))
      Stage(operands=List(x6062, x6056), op=FltMul, results=List(x6065, bus_475_v))
      Stage(operands=List(x6065, Const(6.0)), op=FltDiv, results=List(x6066))
      Stage(operands=List(x6064, x6066), op=FltAdd, results=List(bus_478_v))
    }
    val x6090_4 = Pipeline(name="x6090_4",parent="x6090") { implicit CU => 
      val x5930 = CU.temp(None).name("x5930")
      val x5925 = CU.temp(None).name("x5925")
      val x5928 = CU.temp(None).name("x5928")
      val x5929 = CU.temp(None).name("x5929")
      val x5926 = CU.temp(None).name("x5926")
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr14 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_4_unit = CounterChain(name = "x6090_4_unit", ctr14).iter(0)
      Stage(operands=List(x5904, Const(1.0)), op=FltSub, results=List(x5925))
      Stage(operands=List(x5925, Const(2.0)), op=FltDiv, results=List(x5926))
      Stage(operands=List(Const(1.0), x5926), op=FltAdd, results=List(bus_262_v))
      Stage(operands=List(x5904, Const(1.0)), op=FltSub, results=List(x5928))
      Stage(operands=List(x5904, Const(1.0)), op=FltSub, results=List(x5929))
      Stage(operands=List(x5928, x5929), op=FltMul, results=List(x5930))
      Stage(operands=List(x5930, Const(8.0)), op=FltDiv, results=List(bus_269_v))
    }
    val x6090_12 = Pipeline(name="x6090_12",parent="x6090") { implicit CU => 
      val x5948 = new VectorFIFO()
        .size(1)
        .name("x5948")
        .store(bus_299_v, None, None)
      val x5958 = new VectorFIFO()
        .size(1)
        .name("x5958")
        .store(bus_317_v, None, None)
      val x5946 = new VectorFIFO()
        .size(1)
        .name("x5946")
        .store(bus_295_v, None, None)
      val ctr22 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_12_unit = CounterChain(name = "x6090_12_unit", ctr22).iter(0)
      Stage(operands=List(x5946, x5948, x5958), op=MuxOp, results=List(bus_318_v))
    }
    val x6090_44 = Pipeline(name="x6090_44",parent="x6090") { implicit CU => 
      val x6076 = CU.temp(None).name("x6076")
      val x6080 = CU.temp(None).name("x6080")
      val x6079 = CU.temp(None).name("x6079")
      val x6082 = CU.temp(None).name("x6082")
      val x6081 = new VectorFIFO()
        .size(1)
        .name("x6081")
        .store(bus_391_v, None, None)
      val x6075 = new VectorFIFO()
        .size(1)
        .name("x6075")
        .store(bus_489_v, None, None)
      val x6054 = new VectorFIFO()
        .size(1)
        .name("x6054")
        .store(bus_458_v, None, None)
      val x5898 = new VectorFIFO()
        .size(1)
        .name("x5898")
        .store(x5766_x5766_dsp0_bank0_data_v, None, None)
      val ctr54 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_44_unit = CounterChain(name = "x6090_44_unit", ctr54).iter(0)
      Stage(operands=List(x5898, x6075), op=FltMul, results=List(x6076))
      Stage(operands=List(x6076, x6054), op=FltMul, results=List(x6082))
      Stage(operands=List(x6081, x6082), op=FltSub, results=List(bus_492_v))
      Stage(operands=List(x6054), op=FltNeg, results=List(x6079))
      Stage(operands=List(x6079, Const(1.0)), op=FltAdd, results=List(x6080))
      Stage(operands=List(x6076, x6080), op=FltMul, results=List(bus_496_v))
    }
    val x6090_21 = Pipeline(name="x6090_21",parent="x6090") { implicit CU => 
      val x5986 = CU.temp(None).name("x5986")
      val x5987 = CU.temp(None).name("x5987")
      val x5969 = new VectorFIFO()
        .size(1)
        .name("x5969")
        .store(bus_330_v, None, None)
      val x5985 = new VectorFIFO()
        .size(1)
        .name("x5985")
        .store(bus_354_v, None, None)
      val x5972 = new VectorFIFO()
        .size(1)
        .name("x5972")
        .store(bus_336_v, None, None)
      val x5970 = new VectorFIFO()
        .size(1)
        .name("x5970")
        .store(bus_332_v, None, None)
      val ctr31 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_21_unit = CounterChain(name = "x6090_21_unit", ctr31).iter(0)
      Stage(operands=List(x5970, x5972, x5985), op=MuxOp, results=List(x5986))
      Stage(operands=List(x5969, Const(0.0), x5986), op=MuxOp, results=List(x5987))
      Stage(operands=List(x5987, Const(0.3989423)), op=FltMul, results=List(bus_359_v))
    }
    val x6090_37 = Pipeline(name="x6090_37",parent="x6090") { implicit CU => 
      val x6046 = CU.temp(None).name("x6046")
      val x6043 = CU.temp(None).name("x6043")
      val x6047 = CU.temp(None).name("x6047")
      val x6042 = CU.temp(None).name("x6042")
      val x6044 = new VectorFIFO()
        .size(1)
        .name("x6044")
        .store(bus_443_v, None, None)
      val x6038 = new VectorFIFO()
        .size(1)
        .name("x6038")
        .store(bus_437_v, None, None)
      val x6037 = new VectorFIFO()
        .size(1)
        .name("x6037")
        .store(bus_436_v, None, None)
      val x6045 = new VectorFIFO()
        .size(1)
        .name("x6045")
        .store(bus_441_v, None, None)
      val ctr47 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_37_unit = CounterChain(name = "x6090_37_unit", ctr47).iter(0)
      Stage(operands=List(x6037, Const(-0.35656378)), op=FltMul, results=List(x6042))
      Stage(operands=List(x6038, Const(1.7814779)), op=FltMul, results=List(x6043))
      Stage(operands=List(x6042, x6043), op=FltAdd, results=List(x6046))
      Stage(operands=List(x6046, x6044), op=FltAdd, results=List(x6047))
      Stage(operands=List(x6047, x6045), op=FltAdd, results=List(bus_450_v))
    }
    val x6090_20 = Pipeline(name="x6090_20",parent="x6090") { implicit CU => 
      val x5981 = CU.temp(None).name("x5981")
      val x5984 = CU.temp(None).name("x5984")
      val x5980 = CU.temp(None).name("x5980")
      val x5982 = CU.temp(None).name("x5982")
      val x5983 = CU.temp(None).name("x5983")
      val x5977 = new VectorFIFO()
        .size(1)
        .name("x5977")
        .store(bus_343_v, None, None)
      val x5968 = new VectorFIFO()
        .size(1)
        .name("x5968")
        .store(bus_328_v, None, None)
      val x5979 = new VectorFIFO()
        .size(1)
        .name("x5979")
        .store(bus_346_v, None, None)
      val ctr30 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_20_unit = CounterChain(name = "x6090_20_unit", ctr30).iter(0)
      Stage(operands=List(x5977, x5968), op=FltMul, results=List(x5980))
      Stage(operands=List(x5980, Const(24.0)), op=FltDiv, results=List(x5981))
      Stage(operands=List(x5979, x5981), op=FltAdd, results=List(x5982))
      Stage(operands=List(x5980, x5968), op=FltMul, results=List(x5983))
      Stage(operands=List(x5983, Const(120.0)), op=FltDiv, results=List(x5984))
      Stage(operands=List(x5982, x5984), op=FltAdd, results=List(bus_354_v))
    }
    val x6090_3 = Pipeline(name="x6090_3",parent="x6090") { implicit CU => 
      val x5922 = CU.temp(None).name("x5922")
      val x5918 = new VectorFIFO()
        .size(1)
        .name("x5918")
        .store(bus_248_v, None, None)
      val x5921 = new VectorFIFO()
        .size(1)
        .name("x5921")
        .store(bus_252_v, None, None)
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr13 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_3_unit = CounterChain(name = "x6090_3_unit", ctr13).iter(0)
      Stage(operands=List(x5921, x5904), op=FltMul, results=List(x5922))
      Stage(operands=List(x5922, x5918), op=FltAdd, results=List(bus_254_v))
      Stage(operands=List(x5904, Const(2.0)), op=FltLt, results=List(bus_256_v))
    }
    val x6090_23 = Pipeline(name="x6090_23",parent="x6090") { implicit CU => 
      val x5992 = CU.temp(None).name("x5992")
      val x5991 = new VectorFIFO()
        .size(1)
        .name("x5991")
        .store(bus_365_v, None, None)
      val ctr33 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_23_unit = CounterChain(name = "x6090_23_unit", ctr33).iter(0)
      Stage(operands=List(x5991, x5991), op=FltMul, results=List(x5992, bus_368_v))
      Stage(operands=List(x5992, x5991), op=FltMul, results=List(bus_369_v))
    }
    val x6090_38 = Pipeline(name="x6090_38",parent="x6090") { implicit CU => 
      val x6049 = CU.temp(None).name("x6049")
      val x6050 = CU.temp(None).name("x6050")
      val x6052 = CU.temp(None).name("x6052")
      val x6053 = CU.temp(None).name("x6053")
      val x6051 = CU.temp(None).name("x6051")
      val x6048 = new VectorFIFO()
        .size(1)
        .name("x6048")
        .store(bus_450_v, None, None)
      val x6010 = new VectorFIFO()
        .size(1)
        .name("x6010")
        .store(bus_392_v, None, None)
      val x6033 = new VectorFIFO()
        .size(1)
        .name("x6033")
        .store(bus_427_v, None, None)
      val x6041 = new VectorFIFO()
        .size(1)
        .name("x6041")
        .store(bus_435_v, None, None)
      val ctr48 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_38_unit = CounterChain(name = "x6090_38_unit", ctr48).iter(0)
      Stage(operands=List(x6048, x6041), op=FltAdd, results=List(x6049))
      Stage(operands=List(x6049, x6033), op=FltMul, results=List(x6050))
      Stage(operands=List(x6050), op=FltNeg, results=List(x6051))
      Stage(operands=List(x6051, Const(1.0)), op=FltAdd, results=List(x6052))
      Stage(operands=List(x6010, Const(0.0)), op=FltLt, results=List(x6053))
      Stage(operands=List(x6053, x6050, x6052), op=MuxOp, results=List(bus_458_v))
    }
    val x6090_26 = Pipeline(name="x6090_26",parent="x6090") { implicit CU => 
      val x6008 = CU.temp(None).name("x6008")
      val x6006 = CU.temp(None).name("x6006")
      val x6005 = CU.temp(None).name("x6005")
      val x6007 = CU.temp(None).name("x6007")
      val x6004 = CU.temp(None).name("x6004")
      val x5965 = new VectorFIFO()
        .size(1)
        .name("x5965")
        .store(bus_324_v, None, None)
      val x5988 = new VectorFIFO()
        .size(1)
        .name("x5988")
        .store(bus_359_v, None, None)
      val x6003 = new VectorFIFO()
        .size(1)
        .name("x6003")
        .store(bus_382_v, None, None)
      val x5996 = new VectorFIFO()
        .size(1)
        .name("x5996")
        .store(bus_367_v, None, None)
      val ctr36 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_26_unit = CounterChain(name = "x6090_26_unit", ctr36).iter(0)
      Stage(operands=List(x6003, x5996), op=FltAdd, results=List(x6004))
      Stage(operands=List(x6004, x5988), op=FltMul, results=List(x6005))
      Stage(operands=List(x6005), op=FltNeg, results=List(x6006))
      Stage(operands=List(x6006, Const(1.0)), op=FltAdd, results=List(x6007))
      Stage(operands=List(x5965, Const(0.0)), op=FltLt, results=List(x6008))
      Stage(operands=List(x6008, x6005, x6007), op=MuxOp, results=List(bus_390_v))
    }
    val x6090_34 = Pipeline(name="x6090_34",parent="x6090") { implicit CU => 
      val x6035 = CU.temp(None).name("x6035")
      val x6036 = CU.temp(None).name("x6036")
      val x6034 = CU.temp(None).name("x6034")
      val x6011 = new VectorFIFO()
        .size(1)
        .name("x6011")
        .store(bus_393_v, None, None)
      val ctr44 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_34_unit = CounterChain(name = "x6090_34_unit", ctr44).iter(0)
      Stage(operands=List(x6011, Const(0.2316419)), op=FltMul, results=List(x6034))
      Stage(operands=List(x6034, Const(1.0)), op=FltAdd, results=List(x6035))
      Stage(operands=List(Const(1.0), x6035), op=FltDiv, results=List(x6036, bus_433_v))
      Stage(operands=List(x6036, Const(0.31938154)), op=FltMul, results=List(bus_435_v))
    }
    val x6090 = StreamController(name="x6090",parent="x6117") { implicit CU => 
      val ctr8 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x5894 = CounterChain(name = "x5894", ctr8).iter(125)
    }
    val x6090_46 = Pipeline(name="x6090_46",parent="x6090") { implicit CU => 
      val x6083 = new VectorFIFO()
        .size(1)
        .name("x6083")
        .store(bus_492_v, None, None)
      val x6087 = new VectorFIFO()
        .size(1)
        .name("x6087")
        .store(bus_502_v, None, None)
      val x6086 = new VectorFIFO()
        .size(1)
        .name("x6086")
        .store(bus_501_v, None, None)
      val ctr56 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_46_unit = CounterChain(name = "x6090_46_unit", ctr56).iter(0)
      Stage(operands=List(x6087, x6086, x6083), op=MuxOp, results=List(x5770_x6089_data_v))
    }
    val x6090_8 = Pipeline(name="x6090_8",parent="x6090") { implicit CU => 
      val x5944 = CU.temp(None).name("x5944")
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr18 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_8_unit = CounterChain(name = "x6090_8_unit", ctr18).iter(0)
      Stage(operands=List(x5904, Const(0.08)), op=FltMul, results=List(x5944))
      Stage(operands=List(x5944, Const(2.5)), op=FltAdd, results=List(bus_293_v))
      Stage(operands=List(x5904, Const(1000.0)), op=FltLt, results=List(bus_295_v))
    }
    val x6090_19 = Pipeline(name="x6090_19",parent="x6090") { implicit CU => 
      val x5974 = CU.temp(None).name("x5974")
      val x5977 = CU.temp(None).name("x5977")
      val x5978 = CU.temp(None).name("x5978")
      val x5976 = CU.temp(None).name("x5976")
      val x5973 = CU.temp(None).name("x5973")
      val x5975 = CU.temp(None).name("x5975")
      val x5968 = new VectorFIFO()
        .size(1)
        .name("x5968")
        .store(bus_328_v, None, None)
      val ctr29 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_19_unit = CounterChain(name = "x6090_19_unit", ctr29).iter(0)
      Stage(operands=List(Const(1.0), x5968), op=FltAdd, results=List(x5973))
      Stage(operands=List(x5968, x5968), op=FltMul, results=List(x5974))
      Stage(operands=List(x5974, Const(2.0)), op=FltDiv, results=List(x5975))
      Stage(operands=List(x5973, x5975), op=FltAdd, results=List(x5976))
      Stage(operands=List(x5974, x5968), op=FltMul, results=List(x5977, bus_343_v))
      Stage(operands=List(x5977, Const(6.0)), op=FltDiv, results=List(x5978))
      Stage(operands=List(x5976, x5978), op=FltAdd, results=List(bus_346_v))
    }
    val x6090_24 = Pipeline(name="x6090_24",parent="x6090") { implicit CU => 
      val x5995 = CU.temp(None).name("x5995")
      val x5994 = CU.temp(None).name("x5994")
      val x5991 = new VectorFIFO()
        .size(1)
        .name("x5991")
        .store(bus_365_v, None, None)
      val x5993 = new VectorFIFO()
        .size(1)
        .name("x5993")
        .store(bus_369_v, None, None)
      val ctr34 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_24_unit = CounterChain(name = "x6090_24_unit", ctr34).iter(0)
      Stage(operands=List(x5993, x5991), op=FltMul, results=List(x5994))
      Stage(operands=List(x5994, x5991), op=FltMul, results=List(x5995))
      Stage(operands=List(x5995, Const(1.3302745)), op=FltMul, results=List(bus_373_v))
      Stage(operands=List(x5994, Const(-1.8212559)), op=FltMul, results=List(bus_375_v))
    }
    val x6090_13 = Pipeline(name="x6090_13",parent="x6090") { implicit CU => 
      val x5959 = new VectorFIFO()
        .size(1)
        .name("x5959")
        .store(bus_318_v, None, None)
      val x5945 = new VectorFIFO()
        .size(1)
        .name("x5945")
        .store(bus_293_v, None, None)
      val x5943 = new VectorFIFO()
        .size(1)
        .name("x5943")
        .store(bus_289_v, None, None)
      val ctr23 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_13_unit = CounterChain(name = "x6090_13_unit", ctr23).iter(0)
      Stage(operands=List(x5943, x5945, x5959), op=MuxOp, results=List(bus_319_v))
    }
    val x6090_28 = Pipeline(name="x6090_28",parent="x6090") { implicit CU => 
      val x6011 = CU.temp(None).name("x6011")
      val x6012 = CU.temp(None).name("x6012")
      val x6010 = new VectorFIFO()
        .size(1)
        .name("x6010")
        .store(bus_392_v, None, None)
      val ctr38 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_28_unit = CounterChain(name = "x6090_28_unit", ctr38).iter(0)
      Stage(operands=List(x6010), op=FltAbs, results=List(x6011, bus_393_v))
      Stage(operands=List(x6011, x6011), op=FltMul, results=List(x6012))
      Stage(operands=List(x6012, Const(-0.05)), op=FltMul, results=List(bus_396_v))
    }
    val x6090_6 = Pipeline(name="x6090_6",parent="x6090") { implicit CU => 
      val x5938 = new VectorFIFO()
        .size(1)
        .name("x5938")
        .store(bus_280_v, None, None)
      val x5932 = new VectorFIFO()
        .size(1)
        .name("x5932")
        .store(bus_270_v, None, None)
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr16 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_6_unit = CounterChain(name = "x6090_6_unit", ctr16).iter(0)
      Stage(operands=List(x5932, x5938), op=FltAdd, results=List(bus_281_v))
      Stage(operands=List(x5904, Const(10.0)), op=FltLt, results=List(bus_283_v))
    }
    val x6090_0 = Pipeline(name="x6090_0",parent="x6090") { implicit CU => 
      val x5908 = CU.temp(None).name("x5908")
      val x5909 = CU.temp(None).name("x5909")
      val x5896 = new VectorFIFO()
        .size(1)
        .name("x5896")
        .store(x5765_x5765_dsp0_bank0_data_v, None, None)
      val x5898 = new VectorFIFO()
        .size(1)
        .name("x5898")
        .store(x5766_x5766_dsp0_bank0_data_v, None, None)
      val ctr10 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_0_unit = CounterChain(name = "x6090_0_unit", ctr10).iter(0)
      Stage(operands=List(x5896, x5898), op=FltDiv, results=List(x5908))
      Stage(operands=List(x5908, Const(1.0)), op=FltSub, results=List(x5909, bus_236_v))
      Stage(operands=List(x5909, x5909), op=FltMul, results=List(bus_237_v))
    }
    val x6090_11 = Pipeline(name="x6090_11",parent="x6090") { implicit CU => 
      val x5955 = CU.temp(None).name("x5955")
      val x5954 = CU.temp(None).name("x5954")
      val x5956 = CU.temp(None).name("x5956")
      val x5957 = CU.temp(None).name("x5957")
      val x5953 = CU.temp(None).name("x5953")
      val x5951 = new VectorFIFO()
        .size(1)
        .name("x5951")
        .store(bus_305_v, None, None)
      val x5952 = new VectorFIFO()
        .size(1)
        .name("x5952")
        .store(bus_307_v, None, None)
      val x5949 = new VectorFIFO()
        .size(1)
        .name("x5949")
        .store(bus_301_v, None, None)
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr21 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_11_unit = CounterChain(name = "x6090_11_unit", ctr21).iter(0)
      Stage(operands=List(x5904, Const(0.003)), op=FltMul, results=List(x5953))
      Stage(operands=List(x5953, Const(60.0)), op=FltAdd, results=List(x5954))
      Stage(operands=List(x5904, Const(2.0E-4)), op=FltMul, results=List(x5955))
      Stage(operands=List(x5955, Const(300.0)), op=FltAdd, results=List(x5956))
      Stage(operands=List(x5952, x5954, x5956), op=MuxOp, results=List(x5957))
      Stage(operands=List(x5949, x5951, x5957), op=MuxOp, results=List(bus_317_v))
    }
    val x6090_15 = Pipeline(name="x6090_15",parent="x6090") { implicit CU => 
      val x5963 = CU.temp(None).name("x5963")
      val x5962 = CU.temp(None).name("x5962")
      val x5924 = new VectorFIFO()
        .size(1)
        .name("x5924")
        .store(bus_256_v, None, None)
      val x5939 = new VectorFIFO()
        .size(1)
        .name("x5939")
        .store(bus_281_v, None, None)
      val x5902 = new VectorFIFO()
        .size(1)
        .name("x5902")
        .store(x5768_x5768_dsp0_bank0_data_v, None, None)
      val x5961 = new VectorFIFO()
        .size(1)
        .name("x5961")
        .store(bus_320_v, None, None)
      val ctr25 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_15_unit = CounterChain(name = "x6090_15_unit", ctr25).iter(0)
      Stage(operands=List(x5924, x5939, x5961), op=MuxOp, results=List(x5962))
      Stage(operands=List(x5902, x5962), op=FltMul, results=List(x5963, bus_322_v))
      Stage(operands=List(x5963, x5963), op=FltMul, results=List(bus_323_v))
    }
    val x6090_17 = Pipeline(name="x6090_17",parent="x6090") { implicit CU => 
      val x5967 = CU.temp(None).name("x5967")
      val x5968 = CU.temp(None).name("x5968")
      val x5966 = new VectorFIFO()
        .size(1)
        .name("x5966")
        .store(bus_325_v, None, None)
      val ctr27 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_17_unit = CounterChain(name = "x6090_17_unit", ctr27).iter(0)
      Stage(operands=List(x5966, x5966), op=FltMul, results=List(x5967))
      Stage(operands=List(x5967, Const(-0.05)), op=FltMul, results=List(x5968, bus_328_v))
      Stage(operands=List(x5968, Const(-3.5)), op=FltLt, results=List(bus_330_v))
    }
    val x6090_22 = Pipeline(name="x6090_22",parent="x6090") { implicit CU => 
      val x5990 = CU.temp(None).name("x5990")
      val x5989 = CU.temp(None).name("x5989")
      val x5991 = CU.temp(None).name("x5991")
      val x5966 = new VectorFIFO()
        .size(1)
        .name("x5966")
        .store(bus_325_v, None, None)
      val ctr32 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_22_unit = CounterChain(name = "x6090_22_unit", ctr32).iter(0)
      Stage(operands=List(x5966, Const(0.2316419)), op=FltMul, results=List(x5989))
      Stage(operands=List(x5989, Const(1.0)), op=FltAdd, results=List(x5990))
      Stage(operands=List(Const(1.0), x5990), op=FltDiv, results=List(x5991, bus_365_v))
      Stage(operands=List(x5991, Const(0.31938154)), op=FltMul, results=List(bus_367_v))
    }
    val x6090_2 = Pipeline(name="x6090_2",parent="x6090") { implicit CU => 
      val x5919 = CU.temp(None).name("x5919")
      val x5920 = CU.temp(None).name("x5920")
      val x5900 = new VectorFIFO()
        .size(1)
        .name("x5900")
        .store(x5767_x5767_dsp0_bank0_data_v, None, None)
      val x5915 = new VectorFIFO()
        .size(1)
        .name("x5915")
        .store(bus_244_v, None, None)
      val x5902 = new VectorFIFO()
        .size(1)
        .name("x5902")
        .store(x5768_x5768_dsp0_bank0_data_v, None, None)
      val x5917 = new VectorFIFO()
        .size(1)
        .name("x5917")
        .store(bus_247_v, None, None)
      val ctr12 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_2_unit = CounterChain(name = "x6090_2_unit", ctr12).iter(0)
      Stage(operands=List(x5915, x5917), op=FltSub, results=List(bus_248_v))
      Stage(operands=List(x5902, x5902), op=FltMul, results=List(x5919))
      Stage(operands=List(x5919, Const(0.5)), op=FltMul, results=List(x5920))
      Stage(operands=List(x5900, x5920), op=FltAdd, results=List(bus_252_v))
    }
    val x6090_7 = Pipeline(name="x6090_7",parent="x6090") { implicit CU => 
      val x5941 = CU.temp(None).name("x5941")
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr17 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_7_unit = CounterChain(name = "x6090_7_unit", ctr17).iter(0)
      Stage(operands=List(x5904, Const(0.22)), op=FltMul, results=List(x5941))
      Stage(operands=List(x5941, Const(1.0)), op=FltAdd, results=List(bus_287_v))
      Stage(operands=List(x5904, Const(100.0)), op=FltLt, results=List(bus_289_v))
    }
    val x6090_10 = Pipeline(name="x6090_10",parent="x6090") { implicit CU => 
      val x5950 = CU.temp(None).name("x5950")
      val x5904 = new VectorFIFO()
        .size(1)
        .name("x5904")
        .store(x5769_x5769_dsp0_bank0_data_v, None, None)
      val ctr20 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_10_unit = CounterChain(name = "x6090_10_unit", ctr20).iter(0)
      Stage(operands=List(x5904, Const(0.008)), op=FltMul, results=List(x5950))
      Stage(operands=List(x5950, Const(20.0)), op=FltAdd, results=List(bus_305_v))
      Stage(operands=List(x5904, Const(100000.0)), op=FltLt, results=List(bus_307_v))
    }
    val x6090_31 = Pipeline(name="x6090_31",parent="x6090") { implicit CU => 
      val x6019 = CU.temp(None).name("x6019")
      val x6020 = CU.temp(None).name("x6020")
      val x6022 = CU.temp(None).name("x6022")
      val x6021 = CU.temp(None).name("x6021")
      val x6023 = CU.temp(None).name("x6023")
      val x6018 = new VectorFIFO()
        .size(1)
        .name("x6018")
        .store(bus_406_v, None, None)
      val x6013 = new VectorFIFO()
        .size(1)
        .name("x6013")
        .store(bus_396_v, None, None)
      val ctr41 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_31_unit = CounterChain(name = "x6090_31_unit", ctr41).iter(0)
      Stage(operands=List(x6013, x6013), op=FltMul, results=List(x6019))
      Stage(operands=List(x6019, Const(2.0)), op=FltDiv, results=List(x6020))
      Stage(operands=List(x6018, x6020), op=FltAdd, results=List(x6021))
      Stage(operands=List(x6019, x6013), op=FltMul, results=List(x6022))
      Stage(operands=List(x6022, Const(6.0)), op=FltDiv, results=List(x6023))
      Stage(operands=List(x6021, x6023), op=FltAdd, results=List(bus_414_v))
      Stage(operands=List(x6022, x6013), op=FltMul, results=List(bus_415_v))
    }
    val x6090_30 = Pipeline(name="x6090_30",parent="x6090") { implicit CU => 
      val x6016 = CU.temp(None).name("x6016")
      val x6013 = new VectorFIFO()
        .size(1)
        .name("x6013")
        .store(bus_396_v, None, None)
      val ctr40 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_30_unit = CounterChain(name = "x6090_30_unit", ctr40).iter(0)
      Stage(operands=List(x6013, Const(0.1)), op=FltMul, results=List(x6016))
      Stage(operands=List(x6016, Const(0.35)), op=FltAdd, results=List(bus_404_v))
      Stage(operands=List(Const(1.0), x6013), op=FltAdd, results=List(bus_406_v))
    }
    val x6090_36 = Pipeline(name="x6090_36",parent="x6090") { implicit CU => 
      val x6039 = CU.temp(None).name("x6039")
      val x6040 = CU.temp(None).name("x6040")
      val x6036 = new VectorFIFO()
        .size(1)
        .name("x6036")
        .store(bus_433_v, None, None)
      val x6038 = new VectorFIFO()
        .size(1)
        .name("x6038")
        .store(bus_437_v, None, None)
      val ctr46 = Counter(min=Const(0), max=Const(1), step=Const(16), par=16) // Counter
      val x6090_36_unit = CounterChain(name = "x6090_36_unit", ctr46).iter(0)
      Stage(operands=List(x6038, x6036), op=FltMul, results=List(x6039))
      Stage(operands=List(x6039, x6036), op=FltMul, results=List(x6040))
      Stage(operands=List(x6040, Const(1.3302745)), op=FltMul, results=List(bus_441_v))
      Stage(operands=List(x6039, Const(-1.8212559)), op=FltMul, results=List(bus_443_v))
    }
    val x6116 = StreamController(name="x6116",parent="x6117") { implicit CU => 
      val x6116_unit = CounterChain(name = "x6116_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x6104_0 = Pipeline(name="x6104_0",parent="x6116") { implicit CU => 
      val x6097 = CU.temp(None).name("x6097")
      val x6099 = new ScalarBuffer()
        .name("x6099")
        .buffering(1)
        .store(optprice_da, None, None)
      val x5763 = CounterChain.copy("x6117", "x5763").iterIdx(0, 0)
      val x6104_unit = CounterChain(name = "x6104_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x5763(0), Const(2)), op=FixSla, results=List(x6097))
      Stage(operands=List(x6097, x6099), op=FixAdd, results=List(x6093_b6171_x6103_b6175_s))
      Stage(operands=List(Const(8000)), op=Bypass, results=List(x6093_b6172_x6103_b6176_s))
    }
    val x6112 = Pipeline(name="x6112",parent="x6116") { implicit CU => 
      val ctr9 = Counter(min=Const(0), max=Const(2000), step=Const(1), par=16) // Counter
      val x6106 = CounterChain(name = "x6106", ctr9).iter(125)
    }
    val x6113 = MemoryController(name="x6113",parent="x6116",offchip=optprice_oc, mctpe=TileStore) { implicit CU => 
      val x6093_b6172 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x6093_b6172_x6103_b6176_s, None, None)
      val x6093_b6171 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x6093_b6171_x6103_b6175_s, None, None)
      val x6094_b6173 = new VectorFIFO()
        .size(1)
        .name("data")
        .store(x5770_x5770_dsp0_bank0_data_v, None, None)
    }
    
  }
}
