<stg><name>Block_entry_proc_proc13</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2 %write_ln32 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %input_signal_out, i32 %input_signal_read

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0">
<![CDATA[
entry:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="6" name="input_signal" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_signal"/></StgValue>
</port>
<port id="7" name="input_signal_out" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="input_signal_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="9" from="_ssdm_op_Read.ap_auto.i32P" to="input_signal_read" fromId="8" toId="2">
</dataflow>
<dataflow id="10" from="input_signal" to="input_signal_read" fromId="6" toId="2">
</dataflow>
<dataflow id="12" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="11" toId="3">
</dataflow>
<dataflow id="13" from="input_signal_out" to="specinterface_ln0" fromId="7" toId="3">
</dataflow>
<dataflow id="15" from="ap_fifo_str" to="specinterface_ln0" fromId="14" toId="3">
</dataflow>
<dataflow id="17" from="StgValue_16" to="specinterface_ln0" fromId="16" toId="3">
</dataflow>
<dataflow id="18" from="StgValue_16" to="specinterface_ln0" fromId="16" toId="3">
</dataflow>
<dataflow id="20" from="p_str" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="21" from="StgValue_16" to="specinterface_ln0" fromId="16" toId="3">
</dataflow>
<dataflow id="22" from="StgValue_16" to="specinterface_ln0" fromId="16" toId="3">
</dataflow>
<dataflow id="23" from="p_str" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="24" from="p_str" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="25" from="p_str" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="27" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="28" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="30" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="31" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="32" from="p_str" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="34" from="ScalarProp_str" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="36" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln32" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="input_signal_out" to="write_ln32" fromId="7" toId="4">
</dataflow>
<dataflow id="38" from="input_signal_read" to="write_ln32" fromId="2" toId="4">
</dataflow>
</dataflows>


</stg>
