
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011528  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000954  080116b8  080116b8  000126b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801200c  0801200c  00014080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801200c  0801200c  0001300c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012014  08012014  00014080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012014  08012014  00013014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012018  08012018  00013018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0801201c  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003384  20000080  0801209c  00014080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003404  0801209c  00014404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000241e8  00000000  00000000  000140b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006310  00000000  00000000  00038298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002150  00000000  00000000  0003e5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000193a  00000000  00000000  000406f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b085  00000000  00000000  00042032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c687  00000000  00000000  0006d0b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fba37  00000000  00000000  0009973e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00195175  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000090dc  00000000  00000000  001951b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0019e294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080116a0 	.word	0x080116a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080116a0 	.word	0x080116a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	b21b      	sxth	r3, r3
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3301      	adds	r3, #1
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	4313      	orrs	r3, r2
 80008d8:	b21b      	sxth	r3, r3
 80008da:	b29b      	uxth	r3, r3
}
 80008dc:	4618      	mov	r0, r3
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	4613      	mov	r3, r2
 80008f6:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d003      	beq.n	8000906 <frame_expect_req+0x1e>
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	429a      	cmp	r2, r3
 8000904:	d202      	bcs.n	800090c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
 800090a:	e012      	b.n	8000932 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800090c:	2355      	movs	r3, #85	@ 0x55
 800090e:	22aa      	movs	r2, #170	@ 0xaa
 8000910:	68b9      	ldr	r1, [r7, #8]
 8000912:	68f8      	ldr	r0, [r7, #12]
 8000914:	f7ff ffab 	bl	800086e <has_header_tail>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d005      	beq.n	800092a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	3301      	adds	r3, #1
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	79fa      	ldrb	r2, [r7, #7]
 8000926:	429a      	cmp	r2, r3
 8000928:	d002      	beq.n	8000930 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 800092a:	f06f 0301 	mvn.w	r3, #1
 800092e:	e000      	b.n	8000932 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <motion_auto_friction_req_decoder>:
#include "Protocol/Requests/motion_auto_friction_request.h"

int motion_auto_friction_req_decoder(const uint8_t *raw, uint32_t len,
                                     motion_auto_friction_req_t *out) {
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <motion_auto_friction_req_decoder+0x18>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d102      	bne.n	8000958 <motion_auto_friction_req_decoder+0x1e>
 8000952:	f04f 33ff 	mov.w	r3, #4294967295
 8000956:	e024      	b.n	80009a2 <motion_auto_friction_req_decoder+0x68>
    int st = frame_expect_req(raw, len, REQ_MOTION_AUTO_FRICTION, 8);
 8000958:	2308      	movs	r3, #8
 800095a:	2269      	movs	r2, #105	@ 0x69
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	68f8      	ldr	r0, [r7, #12]
 8000960:	f7ff ffc2 	bl	80008e8 <frame_expect_req>
 8000964:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <motion_auto_friction_req_decoder+0x36>
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	e018      	b.n	80009a2 <motion_auto_friction_req_decoder+0x68>
    out->frameId          = raw[2];
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3302      	adds	r3, #2
 8000974:	781a      	ldrb	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	701a      	strb	r2, [r3, #0]
    out->revolutions      = raw[3];
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	3303      	adds	r3, #3
 800097e:	781a      	ldrb	r2, [r3, #0]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	705a      	strb	r2, [r3, #1]
    out->friction_segment = raw[4];
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	3304      	adds	r3, #4
 8000988:	781a      	ldrb	r2, [r3, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	709a      	strb	r2, [r3, #2]
    out->sample_limit     = be16_read(&raw[5]);
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	3305      	adds	r3, #5
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff ff92 	bl	80008bc <be16_read>
 8000998:	4603      	mov	r3, r0
 800099a:	461a      	mov	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <motion_auto_friction_req_make_default>:
int motion_auto_friction_req_set_parity(uint8_t *raw, uint32_t len) {
    (void)raw; (void)len;
    return 0;
}

motion_auto_friction_req_t motion_auto_friction_req_make_default(void) {
 80009aa:	b480      	push	{r7}
 80009ac:	b085      	sub	sp, #20
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
    motion_auto_friction_req_t d = {0};
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	809a      	strh	r2, [r3, #4]
    return d;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	461a      	mov	r2, r3
 80009c0:	f107 0308 	add.w	r3, r7, #8
 80009c4:	6818      	ldr	r0, [r3, #0]
 80009c6:	6010      	str	r0, [r2, #0]
 80009c8:	889b      	ldrh	r3, [r3, #4]
 80009ca:	8093      	strh	r3, [r2, #4]
}
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	4611      	mov	r1, r2
 80009e4:	461a      	mov	r2, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	71fb      	strb	r3, [r7, #7]
 80009ea:	4613      	mov	r3, r2
 80009ec:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d011      	beq.n	8000a18 <has_header_tail+0x40>
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d90e      	bls.n	8000a18 <has_header_tail+0x40>
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	79fa      	ldrb	r2, [r7, #7]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d109      	bne.n	8000a18 <has_header_tail+0x40>
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	79ba      	ldrb	r2, [r7, #6]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d101      	bne.n	8000a18 <has_header_tail+0x40>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <has_header_tail+0x42>
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b084      	sub	sp, #16
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4613      	mov	r3, r2
 8000a34:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d003      	beq.n	8000a44 <frame_expect_req+0x1e>
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d202      	bcs.n	8000a4a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	e012      	b.n	8000a70 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a4a:	2355      	movs	r3, #85	@ 0x55
 8000a4c:	22aa      	movs	r2, #170	@ 0xaa
 8000a4e:	68b9      	ldr	r1, [r7, #8]
 8000a50:	68f8      	ldr	r0, [r7, #12]
 8000a52:	f7ff ffc1 	bl	80009d8 <has_header_tail>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d005      	beq.n	8000a68 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	79fa      	ldrb	r2, [r7, #7]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d002      	beq.n	8000a6e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a68:	f06f 0301 	mvn.w	r3, #1
 8000a6c:	e000      	b.n	8000a70 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d002      	beq.n	8000a90 <move_end_req_decoder+0x18>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d102      	bne.n	8000a96 <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a90:	f04f 33ff 	mov.w	r3, #4294967295
 8000a94:	e011      	b.n	8000aba <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 8000a96:	2304      	movs	r3, #4
 8000a98:	2206      	movs	r2, #6
 8000a9a:	68b9      	ldr	r1, [r7, #8]
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f7ff ffc2 	bl	8000a26 <frame_expect_req>
 8000aa2:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <move_end_req_decoder+0x36>
		return st;
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	e005      	b.n	8000aba <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ac2:	b480      	push	{r7}
 8000ac4:	b085      	sub	sp, #20
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	60f8      	str	r0, [r7, #12]
 8000aca:	60b9      	str	r1, [r7, #8]
 8000acc:	4611      	mov	r1, r2
 8000ace:	461a      	mov	r2, r3
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	71fb      	strb	r3, [r7, #7]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d011      	beq.n	8000b02 <has_header_tail+0x40>
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d90e      	bls.n	8000b02 <has_header_tail+0x40>
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	79fa      	ldrb	r2, [r7, #7]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d109      	bne.n	8000b02 <has_header_tail+0x40>
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	3b01      	subs	r3, #1
 8000af2:	68fa      	ldr	r2, [r7, #12]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	79ba      	ldrb	r2, [r7, #6]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d101      	bne.n	8000b02 <has_header_tail+0x40>
 8000afe:	2301      	movs	r3, #1
 8000b00:	e000      	b.n	8000b04 <has_header_tail+0x42>
 8000b02:	2300      	movs	r3, #0
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3714      	adds	r7, #20
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b21b      	sxth	r3, r3
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	b21a      	sxth	r2, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	3301      	adds	r3, #1
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b21b      	sxth	r3, r3
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	b21b      	sxth	r3, r3
 8000b2e:	b29b      	uxth	r3, r3
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	061a      	lsls	r2, r3, #24
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	041b      	lsls	r3, r3, #16
 8000b52:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3302      	adds	r3, #2
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	3203      	adds	r2, #3
 8000b62:	7812      	ldrb	r2, [r2, #0]
 8000b64:	4313      	orrs	r3, r2
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b084      	sub	sp, #16
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	60f8      	str	r0, [r7, #12]
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	603b      	str	r3, [r7, #0]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <frame_expect_req+0x1e>
 8000b88:	68ba      	ldr	r2, [r7, #8]
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d202      	bcs.n	8000b96 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000b90:	f04f 33ff 	mov.w	r3, #4294967295
 8000b94:	e012      	b.n	8000bbc <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000b96:	2355      	movs	r3, #85	@ 0x55
 8000b98:	22aa      	movs	r2, #170	@ 0xaa
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f7ff ff90 	bl	8000ac2 <has_header_tail>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d005      	beq.n	8000bb4 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	3301      	adds	r3, #1
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	79fa      	ldrb	r2, [r7, #7]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d002      	beq.n	8000bba <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000bb4:	f06f 0301 	mvn.w	r3, #1
 8000bb8:	e000      	b.n	8000bbc <frame_expect_req+0x4a>
	return PROTO_OK;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d002      	beq.n	8000bdc <move_queue_add_req_decoder+0x18>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d102      	bne.n	8000be2 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	e09a      	b.n	8000d18 <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000be2:	232a      	movs	r3, #42	@ 0x2a
 8000be4:	2201      	movs	r2, #1
 8000be6:	68b9      	ldr	r1, [r7, #8]
 8000be8:	68f8      	ldr	r0, [r7, #12]
 8000bea:	f7ff ffc2 	bl	8000b72 <frame_expect_req>
 8000bee:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <move_queue_add_req_decoder+0x36>
		return st;
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	e08e      	b.n	8000d18 <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3302      	adds	r3, #2
 8000bfe:	781a      	ldrb	r2, [r3, #0]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	3303      	adds	r3, #3
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	3304      	adds	r3, #4
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff7c 	bl	8000b10 <be16_read>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3306      	adds	r3, #6
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff89 	bl	8000b3c <be32_read>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	330a      	adds	r3, #10
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff6b 	bl	8000b10 <be16_read>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	330c      	adds	r3, #12
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff78 	bl	8000b3c <be32_read>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	3310      	adds	r3, #16
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff ff5a 	bl	8000b10 <be16_read>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	3312      	adds	r3, #18
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ff67 	bl	8000b3c <be32_read>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	3316      	adds	r3, #22
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff49 	bl	8000b10 <be16_read>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	461a      	mov	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	3318      	adds	r3, #24
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ff40 	bl	8000b10 <be16_read>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	331a      	adds	r3, #26
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff37 	bl	8000b10 <be16_read>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	331c      	adds	r3, #28
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff2e 	bl	8000b10 <be16_read>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	331e      	adds	r3, #30
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ff25 	bl	8000b10 <be16_read>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3320      	adds	r3, #32
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff1c 	bl	8000b10 <be16_read>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	461a      	mov	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	3322      	adds	r3, #34	@ 0x22
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff13 	bl	8000b10 <be16_read>
 8000cea:	4603      	mov	r3, r0
 8000cec:	461a      	mov	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	3324      	adds	r3, #36	@ 0x24
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff0a 	bl	8000b10 <be16_read>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	461a      	mov	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	3326      	adds	r3, #38	@ 0x26
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff01 	bl	8000b10 <be16_read>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	461a      	mov	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000d16:	2300      	movs	r3, #0
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3718      	adds	r7, #24
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000d20:	b480      	push	{r7}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	460b      	mov	r3, r1
 8000d30:	71fb      	strb	r3, [r7, #7]
 8000d32:	4613      	mov	r3, r2
 8000d34:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d011      	beq.n	8000d60 <has_header_tail+0x40>
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d90e      	bls.n	8000d60 <has_header_tail+0x40>
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	79fa      	ldrb	r2, [r7, #7]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d109      	bne.n	8000d60 <has_header_tail+0x40>
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	68fa      	ldr	r2, [r7, #12]
 8000d52:	4413      	add	r3, r2
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	79ba      	ldrb	r2, [r7, #6]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d101      	bne.n	8000d60 <has_header_tail+0x40>
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e000      	b.n	8000d62 <has_header_tail+0x42>
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b084      	sub	sp, #16
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	60f8      	str	r0, [r7, #12]
 8000d76:	60b9      	str	r1, [r7, #8]
 8000d78:	603b      	str	r3, [r7, #0]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d003      	beq.n	8000d8c <frame_expect_req+0x1e>
 8000d84:	68ba      	ldr	r2, [r7, #8]
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d202      	bcs.n	8000d92 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d90:	e012      	b.n	8000db8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d92:	2355      	movs	r3, #85	@ 0x55
 8000d94:	22aa      	movs	r2, #170	@ 0xaa
 8000d96:	68b9      	ldr	r1, [r7, #8]
 8000d98:	68f8      	ldr	r0, [r7, #12]
 8000d9a:	f7ff ffc1 	bl	8000d20 <has_header_tail>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d005      	beq.n	8000db0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	3301      	adds	r3, #1
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	79fa      	ldrb	r2, [r7, #7]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d002      	beq.n	8000db6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000db0:	f06f 0301 	mvn.w	r3, #1
 8000db4:	e000      	b.n	8000db8 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000db6:	2300      	movs	r3, #0
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d002      	beq.n	8000dd8 <move_queue_status_req_decoder+0x18>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d102      	bne.n	8000dde <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ddc:	e011      	b.n	8000e02 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000dde:	2304      	movs	r3, #4
 8000de0:	2202      	movs	r2, #2
 8000de2:	68b9      	ldr	r1, [r7, #8]
 8000de4:	68f8      	ldr	r0, [r7, #12]
 8000de6:	f7ff ffc2 	bl	8000d6e <frame_expect_req>
 8000dea:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <move_queue_status_req_decoder+0x36>
		return st;
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	e005      	b.n	8000e02 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	3302      	adds	r3, #2
 8000dfa:	781a      	ldrb	r2, [r3, #0]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e0a:	b480      	push	{r7}
 8000e0c:	b085      	sub	sp, #20
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	60f8      	str	r0, [r7, #12]
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	4611      	mov	r1, r2
 8000e16:	461a      	mov	r2, r3
 8000e18:	460b      	mov	r3, r1
 8000e1a:	71fb      	strb	r3, [r7, #7]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d011      	beq.n	8000e4a <has_header_tail+0x40>
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d90e      	bls.n	8000e4a <has_header_tail+0x40>
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	79fa      	ldrb	r2, [r7, #7]
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d109      	bne.n	8000e4a <has_header_tail+0x40>
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	79ba      	ldrb	r2, [r7, #6]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d101      	bne.n	8000e4a <has_header_tail+0x40>
 8000e46:	2301      	movs	r3, #1
 8000e48:	e000      	b.n	8000e4c <has_header_tail+0x42>
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	603b      	str	r3, [r7, #0]
 8000e64:	4613      	mov	r3, r2
 8000e66:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d003      	beq.n	8000e76 <frame_expect_req+0x1e>
 8000e6e:	68ba      	ldr	r2, [r7, #8]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d202      	bcs.n	8000e7c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7a:	e012      	b.n	8000ea2 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000e7c:	2355      	movs	r3, #85	@ 0x55
 8000e7e:	22aa      	movs	r2, #170	@ 0xaa
 8000e80:	68b9      	ldr	r1, [r7, #8]
 8000e82:	68f8      	ldr	r0, [r7, #12]
 8000e84:	f7ff ffc1 	bl	8000e0a <has_header_tail>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d005      	beq.n	8000e9a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	3301      	adds	r3, #1
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	79fa      	ldrb	r2, [r7, #7]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d002      	beq.n	8000ea0 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000e9a:	f06f 0301 	mvn.w	r3, #1
 8000e9e:	e000      	b.n	8000ea2 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <set_microsteps_axes_req_decoder>:
#include "Protocol/Requests/set_microsteps_axes_request.h"

int set_microsteps_axes_req_decoder(const uint8_t *raw, uint32_t len,
                                    set_microsteps_axes_req_t *out) {
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b086      	sub	sp, #24
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	60f8      	str	r0, [r7, #12]
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d002      	beq.n	8000ec2 <set_microsteps_axes_req_decoder+0x18>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d102      	bne.n	8000ec8 <set_microsteps_axes_req_decoder+0x1e>
 8000ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec6:	e020      	b.n	8000f0a <set_microsteps_axes_req_decoder+0x60>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS_AX, 7);
 8000ec8:	2307      	movs	r3, #7
 8000eca:	2227      	movs	r2, #39	@ 0x27
 8000ecc:	68b9      	ldr	r1, [r7, #8]
 8000ece:	68f8      	ldr	r0, [r7, #12]
 8000ed0:	f7ff ffc2 	bl	8000e58 <frame_expect_req>
 8000ed4:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <set_microsteps_axes_req_decoder+0x36>
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	e014      	b.n	8000f0a <set_microsteps_axes_req_decoder+0x60>
    out->frameId = raw[2];
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	781a      	ldrb	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	701a      	strb	r2, [r3, #0]
    out->ms_x = raw[3];
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	3303      	adds	r3, #3
 8000eee:	781a      	ldrb	r2, [r3, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	705a      	strb	r2, [r3, #1]
    out->ms_y = raw[4];
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	781a      	ldrb	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	709a      	strb	r2, [r3, #2]
    out->ms_z = raw[5];
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	3305      	adds	r3, #5
 8000f02:	781a      	ldrb	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	70da      	strb	r2, [r3, #3]
    return PROTO_OK;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000f12:	b480      	push	{r7}
 8000f14:	b085      	sub	sp, #20
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	60f8      	str	r0, [r7, #12]
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	461a      	mov	r2, r3
 8000f20:	460b      	mov	r3, r1
 8000f22:	71fb      	strb	r3, [r7, #7]
 8000f24:	4613      	mov	r3, r2
 8000f26:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d011      	beq.n	8000f52 <has_header_tail+0x40>
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d90e      	bls.n	8000f52 <has_header_tail+0x40>
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	79fa      	ldrb	r2, [r7, #7]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d109      	bne.n	8000f52 <has_header_tail+0x40>
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	3b01      	subs	r3, #1
 8000f42:	68fa      	ldr	r2, [r7, #12]
 8000f44:	4413      	add	r3, r2
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	79ba      	ldrb	r2, [r7, #6]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d101      	bne.n	8000f52 <has_header_tail+0x40>
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e000      	b.n	8000f54 <has_header_tail+0x42>
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3714      	adds	r7, #20
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d003      	beq.n	8000f7e <frame_expect_req+0x1e>
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d202      	bcs.n	8000f84 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e012      	b.n	8000faa <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f84:	2355      	movs	r3, #85	@ 0x55
 8000f86:	22aa      	movs	r2, #170	@ 0xaa
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	68f8      	ldr	r0, [r7, #12]
 8000f8c:	f7ff ffc1 	bl	8000f12 <has_header_tail>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d005      	beq.n	8000fa2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	79fa      	ldrb	r2, [r7, #7]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d002      	beq.n	8000fa8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000fa2:	f06f 0301 	mvn.w	r3, #1
 8000fa6:	e000      	b.n	8000faa <frame_expect_req+0x4a>
	return PROTO_OK;
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b086      	sub	sp, #24
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d002      	beq.n	8000fca <set_microsteps_req_decoder+0x18>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d102      	bne.n	8000fd0 <set_microsteps_req_decoder+0x1e>
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
 8000fce:	e017      	b.n	8001000 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8000fd0:	2305      	movs	r3, #5
 8000fd2:	2226      	movs	r2, #38	@ 0x26
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f7ff ffc2 	bl	8000f60 <frame_expect_req>
 8000fdc:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <set_microsteps_req_decoder+0x36>
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	e00b      	b.n	8001000 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3302      	adds	r3, #2
 8000fec:	781a      	ldrb	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	3303      	adds	r3, #3
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8000ffe:	2300      	movs	r3, #0
}
 8001000:	4618      	mov	r0, r3
 8001002:	3718      	adds	r7, #24
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	4611      	mov	r1, r2
 8001014:	461a      	mov	r2, r3
 8001016:	460b      	mov	r3, r1
 8001018:	71fb      	strb	r3, [r7, #7]
 800101a:	4613      	mov	r3, r2
 800101c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d011      	beq.n	8001048 <has_header_tail+0x40>
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d90e      	bls.n	8001048 <has_header_tail+0x40>
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	79fa      	ldrb	r2, [r7, #7]
 8001030:	429a      	cmp	r2, r3
 8001032:	d109      	bne.n	8001048 <has_header_tail+0x40>
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	3b01      	subs	r3, #1
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	4413      	add	r3, r2
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	79ba      	ldrb	r2, [r7, #6]
 8001040:	429a      	cmp	r2, r3
 8001042:	d101      	bne.n	8001048 <has_header_tail+0x40>
 8001044:	2301      	movs	r3, #1
 8001046:	e000      	b.n	800104a <has_header_tail+0x42>
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af00      	add	r7, sp, #0
 800105c:	60f8      	str	r0, [r7, #12]
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	4613      	mov	r3, r2
 8001064:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <frame_expect_req+0x1e>
 800106c:	68ba      	ldr	r2, [r7, #8]
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d202      	bcs.n	800107a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8001074:	f04f 33ff 	mov.w	r3, #4294967295
 8001078:	e012      	b.n	80010a0 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800107a:	2355      	movs	r3, #85	@ 0x55
 800107c:	22aa      	movs	r2, #170	@ 0xaa
 800107e:	68b9      	ldr	r1, [r7, #8]
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f7ff ffc1 	bl	8001008 <has_header_tail>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d005      	beq.n	8001098 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3301      	adds	r3, #1
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	79fa      	ldrb	r2, [r7, #7]
 8001094:	429a      	cmp	r2, r3
 8001096:	d002      	beq.n	800109e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8001098:	f06f 0301 	mvn.w	r3, #1
 800109c:	e000      	b.n	80010a0 <frame_expect_req+0x4a>
	return PROTO_OK;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <set_origin_req_decoder+0x18>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <set_origin_req_decoder+0x1e>
 80010c0:	f04f 33ff 	mov.w	r3, #4294967295
 80010c4:	e01e      	b.n	8001104 <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 80010c6:	2306      	movs	r3, #6
 80010c8:	2224      	movs	r2, #36	@ 0x24
 80010ca:	68b9      	ldr	r1, [r7, #8]
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f7ff ffc2 	bl	8001056 <frame_expect_req>
 80010d2:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <set_origin_req_decoder+0x36>
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	e012      	b.n	8001104 <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	3302      	adds	r3, #2
 80010e2:	781a      	ldrb	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3303      	adds	r3, #3
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3304      	adds	r3, #4
 80010fc:	781a      	ldrb	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	460b      	mov	r3, r1
 800111c:	71fb      	strb	r3, [r7, #7]
 800111e:	4613      	mov	r3, r2
 8001120:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d011      	beq.n	800114c <has_header_tail+0x40>
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d90e      	bls.n	800114c <has_header_tail+0x40>
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	79fa      	ldrb	r2, [r7, #7]
 8001134:	429a      	cmp	r2, r3
 8001136:	d109      	bne.n	800114c <has_header_tail+0x40>
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	3b01      	subs	r3, #1
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	4413      	add	r3, r2
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	79ba      	ldrb	r2, [r7, #6]
 8001144:	429a      	cmp	r2, r3
 8001146:	d101      	bne.n	800114c <has_header_tail+0x40>
 8001148:	2301      	movs	r3, #1
 800114a:	e000      	b.n	800114e <has_header_tail+0x42>
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800115a:	b580      	push	{r7, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	af00      	add	r7, sp, #0
 8001160:	60f8      	str	r0, [r7, #12]
 8001162:	60b9      	str	r1, [r7, #8]
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	4613      	mov	r3, r2
 8001168:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <frame_expect_req+0x1e>
 8001170:	68ba      	ldr	r2, [r7, #8]
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	d202      	bcs.n	800117e <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8001178:	f04f 33ff 	mov.w	r3, #4294967295
 800117c:	e012      	b.n	80011a4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800117e:	2355      	movs	r3, #85	@ 0x55
 8001180:	22aa      	movs	r2, #170	@ 0xaa
 8001182:	68b9      	ldr	r1, [r7, #8]
 8001184:	68f8      	ldr	r0, [r7, #12]
 8001186:	f7ff ffc1 	bl	800110c <has_header_tail>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d005      	beq.n	800119c <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3301      	adds	r3, #1
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	79fa      	ldrb	r2, [r7, #7]
 8001198:	429a      	cmp	r2, r3
 800119a:	d002      	beq.n	80011a2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 800119c:	f06f 0301 	mvn.w	r3, #1
 80011a0:	e000      	b.n	80011a4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d002      	beq.n	80011c4 <start_move_req_decoder+0x18>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
 80011c8:	e011      	b.n	80011ee <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 80011ca:	2304      	movs	r3, #4
 80011cc:	2203      	movs	r2, #3
 80011ce:	68b9      	ldr	r1, [r7, #8]
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f7ff ffc2 	bl	800115a <frame_expect_req>
 80011d6:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <start_move_req_decoder+0x36>
		return st;
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	e005      	b.n	80011ee <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	3302      	adds	r3, #2
 80011e6:	781a      	ldrb	r2, [r3, #0]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	0e1b      	lsrs	r3, r3, #24
 8001204:	b2da      	uxtb	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	0c1a      	lsrs	r2, r3, #16
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3301      	adds	r3, #1
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	0a1a      	lsrs	r2, r3, #8
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3302      	adds	r3, #2
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3303      	adds	r3, #3
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	701a      	strb	r2, [r3, #0]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	22ab      	movs	r2, #171	@ 0xab
 8001248:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3301      	adds	r3, #1
 800124e:	78fa      	ldrb	r2, [r7, #3]
 8001250:	701a      	strb	r2, [r3, #0]
}
 8001252:	bf00      	nop
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
 8001266:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	4413      	add	r3, r2
 800126e:	2254      	movs	r2, #84	@ 0x54
 8001270:	701a      	strb	r2, [r3, #0]
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 800127e:	b580      	push	{r7, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	af00      	add	r7, sp, #0
 8001284:	60f8      	str	r0, [r7, #12]
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d005      	beq.n	800129c <encoder_status_resp_encoder+0x1e>
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d002      	beq.n	800129c <encoder_status_resp_encoder+0x1e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b13      	cmp	r3, #19
 800129a:	d802      	bhi.n	80012a2 <encoder_status_resp_encoder+0x24>
 800129c:	f04f 33ff 	mov.w	r3, #4294967295
 80012a0:	e03b      	b.n	800131a <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 80012a2:	2125      	movs	r1, #37	@ 0x25
 80012a4:	68b8      	ldr	r0, [r7, #8]
 80012a6:	f7ff ffc7 	bl	8001238 <resp_init>
    raw[2] = in->frameId;
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	3302      	adds	r3, #2
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	7812      	ldrb	r2, [r2, #0]
 80012b2:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	3303      	adds	r3, #3
 80012b8:	68fa      	ldr	r2, [r7, #12]
 80012ba:	7852      	ldrb	r2, [r2, #1]
 80012bc:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	3304      	adds	r3, #4
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	7892      	ldrb	r2, [r2, #2]
 80012c6:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	3305      	adds	r3, #5
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	78d2      	ldrb	r2, [r2, #3]
 80012d0:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3306      	adds	r3, #6
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	7912      	ldrb	r2, [r2, #4]
 80012da:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	1dda      	adds	r2, r3, #7
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	4619      	mov	r1, r3
 80012e6:	4610      	mov	r0, r2
 80012e8:	f7ff ff85 	bl	80011f6 <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	f103 020b 	add.w	r2, r3, #11
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	4619      	mov	r1, r3
 80012f8:	4610      	mov	r0, r2
 80012fa:	f7ff ff7c 	bl	80011f6 <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	f103 020f 	add.w	r2, r3, #15
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	4619      	mov	r1, r3
 800130a:	4610      	mov	r0, r2
 800130c:	f7ff ff73 	bl	80011f6 <be32_write>
    resp_set_tail(raw, 19);
 8001310:	2113      	movs	r1, #19
 8001312:	68b8      	ldr	r0, [r7, #8]
 8001314:	f7ff ffa3 	bl	800125e <resp_set_tail>
    return PROTO_OK;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001322:	b480      	push	{r7}
 8001324:	b085      	sub	sp, #20
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	e009      	b.n	800134a <xor_reduce_bytes+0x28>
		x ^= p[i];
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	4413      	add	r3, r2
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	4053      	eors	r3, r2
 8001342:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	3301      	adds	r3, #1
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	d3f1      	bcc.n	8001336 <xor_reduce_bytes+0x14>
	return x;
 8001352:	7bfb      	ldrb	r3, [r7, #15]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <set_parity_byte>:
		uint32_t parity_index) {
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	603b      	str	r3, [r7, #0]
	if (!raw)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <set_parity_byte+0x1a>
		return -1;
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	e00b      	b.n	8001392 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	18d0      	adds	r0, r2, r3
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	18d4      	adds	r4, r2, r3
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	f7ff ffcb 	bl	8001322 <xor_reduce_bytes>
 800138c:	4603      	mov	r3, r0
 800138e:	7023      	strb	r3, [r4, #0]
	return 0;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	bd90      	pop	{r4, r7, pc}

0800139a <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800139a:	b480      	push	{r7}
 800139c:	b083      	sub	sp, #12
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
 80013a2:	460b      	mov	r3, r1
 80013a4:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	22ab      	movs	r2, #171	@ 0xab
 80013aa:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3301      	adds	r3, #1
 80013b0:	78fa      	ldrb	r2, [r7, #3]
 80013b2:	701a      	strb	r2, [r3, #0]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	2254      	movs	r2, #84	@ 0x54
 80013d2:	701a      	strb	r2, [r3, #0]
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68ba      	ldr	r2, [r7, #8]
 80013f0:	2101      	movs	r1, #1
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f7ff ffb4 	bl	8001360 <set_parity_byte>
 80013f8:	4603      	mov	r3, r0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d005      	beq.n	8001420 <led_ctrl_resp_encoder+0x1e>
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <led_ctrl_resp_encoder+0x1e>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b06      	cmp	r3, #6
 800141e:	d802      	bhi.n	8001426 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001420:	f04f 33ff 	mov.w	r3, #4294967295
 8001424:	e01c      	b.n	8001460 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 8001426:	2107      	movs	r1, #7
 8001428:	68b8      	ldr	r0, [r7, #8]
 800142a:	f7ff ffb6 	bl	800139a <resp_init>
	raw[2] = in->frameId;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	3302      	adds	r3, #2
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	7812      	ldrb	r2, [r2, #0]
 8001436:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	3303      	adds	r3, #3
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	7852      	ldrb	r2, [r2, #1]
 8001440:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	3304      	adds	r3, #4
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	7892      	ldrb	r2, [r2, #2]
 800144a:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 800144c:	2205      	movs	r2, #5
 800144e:	2104      	movs	r1, #4
 8001450:	68b8      	ldr	r0, [r7, #8]
 8001452:	f7ff ffc5 	bl	80013e0 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 8001456:	2106      	movs	r1, #6
 8001458:	68b8      	ldr	r0, [r7, #8]
 800145a:	f7ff ffb1 	bl	80013c0 <resp_set_tail>
	return PROTO_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <be16_write>:
static inline void be16_write(uint8_t *p, uint16_t v) {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	807b      	strh	r3, [r7, #2]
	p[0] = (uint8_t) (v >> 8);
 8001474:	887b      	ldrh	r3, [r7, #2]
 8001476:	0a1b      	lsrs	r3, r3, #8
 8001478:	b29b      	uxth	r3, r3
 800147a:	b2da      	uxtb	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) v;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3301      	adds	r3, #1
 8001484:	887a      	ldrh	r2, [r7, #2]
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	701a      	strb	r2, [r3, #0]
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	460b      	mov	r3, r1
 80014a0:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	22ab      	movs	r2, #171	@ 0xab
 80014a6:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3301      	adds	r3, #1
 80014ac:	78fa      	ldrb	r2, [r7, #3]
 80014ae:	701a      	strb	r2, [r3, #0]
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	2254      	movs	r2, #84	@ 0x54
 80014ce:	701a      	strb	r2, [r3, #0]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <motion_auto_friction_resp_encoder>:
#include "Protocol/Responses/motion_auto_friction_response.h"

int motion_auto_friction_resp_encoder(const motion_auto_friction_resp_t *in,
                                      uint8_t *raw, uint32_t len) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 9) return PROTO_ERR_ARG;
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d005      	beq.n	80014fa <motion_auto_friction_resp_encoder+0x1e>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <motion_auto_friction_resp_encoder+0x1e>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d802      	bhi.n	8001500 <motion_auto_friction_resp_encoder+0x24>
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e024      	b.n	800154a <motion_auto_friction_resp_encoder+0x6e>
    resp_init(raw, RESP_MOTION_AUTO_FRICTION);
 8001500:	2169      	movs	r1, #105	@ 0x69
 8001502:	68b8      	ldr	r0, [r7, #8]
 8001504:	f7ff ffc7 	bl	8001496 <resp_init>
    raw[2] = in->frameId;
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	3302      	adds	r3, #2
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	7812      	ldrb	r2, [r2, #0]
 8001510:	701a      	strb	r2, [r3, #0]
    raw[3] = in->status;
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	3303      	adds	r3, #3
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	7852      	ldrb	r2, [r2, #1]
 800151a:	701a      	strb	r2, [r3, #0]
    raw[4] = in->revolutions;
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	3304      	adds	r3, #4
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	7892      	ldrb	r2, [r2, #2]
 8001524:	701a      	strb	r2, [r3, #0]
    raw[5] = in->friction_segment;
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	3305      	adds	r3, #5
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	78d2      	ldrb	r2, [r2, #3]
 800152e:	701a      	strb	r2, [r3, #0]
    be16_write(&raw[6], in->sample_limit);
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	1d9a      	adds	r2, r3, #6
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	889b      	ldrh	r3, [r3, #4]
 8001538:	4619      	mov	r1, r3
 800153a:	4610      	mov	r0, r2
 800153c:	f7ff ff94 	bl	8001468 <be16_write>
    resp_set_tail(raw, 8);
 8001540:	2108      	movs	r1, #8
 8001542:	68b8      	ldr	r0, [r7, #8]
 8001544:	f7ff ffba 	bl	80014bc <resp_set_tail>
    return PROTO_OK;
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	22ab      	movs	r2, #171	@ 0xab
 8001562:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3301      	adds	r3, #1
 8001568:	78fa      	ldrb	r2, [r7, #3]
 800156a:	701a      	strb	r2, [r3, #0]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	4413      	add	r3, r2
 8001588:	2254      	movs	r2, #84	@ 0x54
 800158a:	701a      	strb	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d005      	beq.n	80015b6 <move_end_resp_encoder+0x1e>
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <move_end_resp_encoder+0x1e>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	d802      	bhi.n	80015bc <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ba:	e012      	b.n	80015e2 <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 80015bc:	2106      	movs	r1, #6
 80015be:	68b8      	ldr	r0, [r7, #8]
 80015c0:	f7ff ffc7 	bl	8001552 <resp_init>
	raw[2] = in->frameId;
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	3302      	adds	r3, #2
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	7812      	ldrb	r2, [r2, #0]
 80015cc:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	3303      	adds	r3, #3
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	7852      	ldrb	r2, [r2, #1]
 80015d6:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 80015d8:	2104      	movs	r1, #4
 80015da:	68b8      	ldr	r0, [r7, #8]
 80015dc:	f7ff ffcc 	bl	8001578 <resp_set_tail>
	return PROTO_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 80015ea:	b480      	push	{r7}
 80015ec:	b085      	sub	sp, #20
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	e009      	b.n	8001612 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	4413      	add	r3, r2
 8001604:	781a      	ldrb	r2, [r3, #0]
 8001606:	7bfb      	ldrb	r3, [r7, #15]
 8001608:	4053      	eors	r3, r2
 800160a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	3301      	adds	r3, #1
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	d3f1      	bcc.n	80015fe <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	091b      	lsrs	r3, r3, #4
 800161e:	b2da      	uxtb	r2, r3
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	4053      	eors	r3, r2
 8001624:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001626:	7bfb      	ldrb	r3, [r7, #15]
 8001628:	089b      	lsrs	r3, r3, #2
 800162a:	b2da      	uxtb	r2, r3
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	4053      	eors	r3, r2
 8001630:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	085b      	lsrs	r3, r3, #1
 8001636:	b2da      	uxtb	r2, r3
 8001638:	7bfb      	ldrb	r3, [r7, #15]
 800163a:	4053      	eors	r3, r2
 800163c:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	b2db      	uxtb	r3, r3
}
 8001646:	4618      	mov	r0, r3
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <set_parity_bit>:
		uint32_t parity_index) {
 8001652:	b580      	push	{r7, lr}
 8001654:	b084      	sub	sp, #16
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
 800165e:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d102      	bne.n	800166c <set_parity_bit+0x1a>
		return -1;
 8001666:	f04f 33ff 	mov.w	r3, #4294967295
 800166a:	e010      	b.n	800168e <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 800166c:	68fa      	ldr	r2, [r7, #12]
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	4413      	add	r3, r2
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ffb8 	bl	80015ea <xor_bit_reduce_bytes>
 800167a:	4603      	mov	r3, r0
 800167c:	4619      	mov	r1, r3
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	4413      	add	r3, r2
 8001684:	f001 0201 	and.w	r2, r1, #1
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	701a      	strb	r2, [r3, #0]
	return 0;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	460b      	mov	r3, r1
 80016a0:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	22ab      	movs	r2, #171	@ 0xab
 80016a6:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3301      	adds	r3, #1
 80016ac:	78fa      	ldrb	r2, [r7, #3]
 80016ae:	701a      	strb	r2, [r3, #0]
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	2254      	movs	r2, #84	@ 0x54
 80016ce:	701a      	strb	r2, [r3, #0]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	2101      	movs	r1, #1
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f7ff ffaf 	bl	8001652 <set_parity_bit>
 80016f4:	4603      	mov	r3, r0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80016fe:	b580      	push	{r7, lr}
 8001700:	b084      	sub	sp, #16
 8001702:	af00      	add	r7, sp, #0
 8001704:	60f8      	str	r0, [r7, #12]
 8001706:	60b9      	str	r1, [r7, #8]
 8001708:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <move_queue_add_ack_resp_encoder+0x1e>
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d002      	beq.n	800171c <move_queue_add_ack_resp_encoder+0x1e>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b05      	cmp	r3, #5
 800171a:	d802      	bhi.n	8001722 <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 800171c:	f04f 33ff 	mov.w	r3, #4294967295
 8001720:	e017      	b.n	8001752 <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 8001722:	2101      	movs	r1, #1
 8001724:	68b8      	ldr	r0, [r7, #8]
 8001726:	f7ff ffb6 	bl	8001696 <resp_init>
	raw[2] = in->frameId;
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	3302      	adds	r3, #2
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	7812      	ldrb	r2, [r2, #0]
 8001732:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	3303      	adds	r3, #3
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	7852      	ldrb	r2, [r2, #1]
 800173c:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 800173e:	2204      	movs	r2, #4
 8001740:	2103      	movs	r1, #3
 8001742:	68b8      	ldr	r0, [r7, #8]
 8001744:	f7ff ffca 	bl	80016dc <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 8001748:	2105      	movs	r1, #5
 800174a:	68b8      	ldr	r0, [r7, #8]
 800174c:	f7ff ffb6 	bl	80016bc <resp_set_tail>
	return PROTO_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 800175a:	b480      	push	{r7}
 800175c:	b085      	sub	sp, #20
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001768:	2300      	movs	r3, #0
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	e009      	b.n	8001782 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	4413      	add	r3, r2
 8001774:	781a      	ldrb	r2, [r3, #0]
 8001776:	7bfb      	ldrb	r3, [r7, #15]
 8001778:	4053      	eors	r3, r2
 800177a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	3301      	adds	r3, #1
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d3f1      	bcc.n	800176e <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	091b      	lsrs	r3, r3, #4
 800178e:	b2da      	uxtb	r2, r3
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	4053      	eors	r3, r2
 8001794:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	089b      	lsrs	r3, r3, #2
 800179a:	b2da      	uxtb	r2, r3
 800179c:	7bfb      	ldrb	r3, [r7, #15]
 800179e:	4053      	eors	r3, r2
 80017a0:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	4053      	eors	r3, r2
 80017ac:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	f003 0301 	and.w	r3, r3, #1
 80017b4:	b2db      	uxtb	r3, r3
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <set_parity_bit>:
		uint32_t parity_index) {
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b084      	sub	sp, #16
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	603b      	str	r3, [r7, #0]
	if (!raw)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d102      	bne.n	80017dc <set_parity_bit+0x1a>
		return -1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	e010      	b.n	80017fe <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	4413      	add	r3, r2
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ffb8 	bl	800175a <xor_bit_reduce_bytes>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4619      	mov	r1, r3
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	4413      	add	r3, r2
 80017f4:	f001 0201 	and.w	r2, r1, #1
 80017f8:	b2d2      	uxtb	r2, r2
 80017fa:	701a      	strb	r2, [r3, #0]
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	460b      	mov	r3, r1
 8001810:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	22ab      	movs	r2, #171	@ 0xab
 8001816:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3301      	adds	r3, #1
 800181c:	78fa      	ldrb	r2, [r7, #3]
 800181e:	701a      	strb	r2, [r3, #0]
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	4413      	add	r3, r2
 800183c:	2254      	movs	r2, #84	@ 0x54
 800183e:	701a      	strb	r2, [r3, #0]
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <parity_set_bit_1N>:
		uint32_t parity_index) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68ba      	ldr	r2, [r7, #8]
 800185c:	2101      	movs	r1, #1
 800185e:	68f8      	ldr	r0, [r7, #12]
 8001860:	f7ff ffaf 	bl	80017c2 <set_parity_bit>
 8001864:	4603      	mov	r3, r0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <move_queue_status_resp_encoder+0x1e>
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d002      	beq.n	800188c <move_queue_status_resp_encoder+0x1e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b0b      	cmp	r3, #11
 800188a:	d802      	bhi.n	8001892 <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 800188c:	f04f 33ff 	mov.w	r3, #4294967295
 8001890:	e035      	b.n	80018fe <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 8001892:	2102      	movs	r1, #2
 8001894:	68b8      	ldr	r0, [r7, #8]
 8001896:	f7ff ffb6 	bl	8001806 <resp_init>
	raw[2] = in->frameId;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	3302      	adds	r3, #2
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	7812      	ldrb	r2, [r2, #0]
 80018a2:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	3303      	adds	r3, #3
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	7852      	ldrb	r2, [r2, #1]
 80018ac:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	3304      	adds	r3, #4
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	7892      	ldrb	r2, [r2, #2]
 80018b6:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	3305      	adds	r3, #5
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	78d2      	ldrb	r2, [r2, #3]
 80018c0:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	3306      	adds	r3, #6
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	7912      	ldrb	r2, [r2, #4]
 80018ca:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	3307      	adds	r3, #7
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	7952      	ldrb	r2, [r2, #5]
 80018d4:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	3308      	adds	r3, #8
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	7992      	ldrb	r2, [r2, #6]
 80018de:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	3309      	adds	r3, #9
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	79d2      	ldrb	r2, [r2, #7]
 80018e8:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 80018ea:	220a      	movs	r2, #10
 80018ec:	2109      	movs	r1, #9
 80018ee:	68b8      	ldr	r0, [r7, #8]
 80018f0:	f7ff ffac 	bl	800184c <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 80018f4:	210b      	movs	r1, #11
 80018f6:	68b8      	ldr	r0, [r7, #8]
 80018f8:	f7ff ff98 	bl	800182c <resp_set_tail>
	return PROTO_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	0e1b      	lsrs	r3, r3, #24
 8001914:	b2da      	uxtb	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	0c1a      	lsrs	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	3301      	adds	r3, #1
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	0a1a      	lsrs	r2, r3, #8
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3302      	adds	r3, #2
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3303      	adds	r3, #3
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	701a      	strb	r2, [r3, #0]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	22ab      	movs	r2, #171	@ 0xab
 8001958:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	3301      	adds	r3, #1
 800195e:	78fa      	ldrb	r2, [r7, #3]
 8001960:	701a      	strb	r2, [r3, #0]
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
 8001976:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	4413      	add	r3, r2
 800197e:	2254      	movs	r2, #84	@ 0x54
 8001980:	701a      	strb	r2, [r3, #0]
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 800198e:	b580      	push	{r7, lr}
 8001990:	b084      	sub	sp, #16
 8001992:	af00      	add	r7, sp, #0
 8001994:	60f8      	str	r0, [r7, #12]
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d005      	beq.n	80019ac <set_origin_resp_encoder+0x1e>
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d002      	beq.n	80019ac <set_origin_resp_encoder+0x1e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b0f      	cmp	r3, #15
 80019aa:	d802      	bhi.n	80019b2 <set_origin_resp_encoder+0x24>
 80019ac:	f04f 33ff 	mov.w	r3, #4294967295
 80019b0:	e026      	b.n	8001a00 <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 80019b2:	2124      	movs	r1, #36	@ 0x24
 80019b4:	68b8      	ldr	r0, [r7, #8]
 80019b6:	f7ff ffc7 	bl	8001948 <resp_init>
    raw[2] = in->frameId;
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	3302      	adds	r3, #2
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	7812      	ldrb	r2, [r2, #0]
 80019c2:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1cda      	adds	r2, r3, #3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	4619      	mov	r1, r3
 80019ce:	4610      	mov	r0, r2
 80019d0:	f7ff ff99 	bl	8001906 <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1dda      	adds	r2, r3, #7
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	4619      	mov	r1, r3
 80019de:	4610      	mov	r0, r2
 80019e0:	f7ff ff91 	bl	8001906 <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	f103 020b 	add.w	r2, r3, #11
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	4619      	mov	r1, r3
 80019f0:	4610      	mov	r0, r2
 80019f2:	f7ff ff88 	bl	8001906 <be32_write>
    resp_set_tail(raw, 15);
 80019f6:	210f      	movs	r1, #15
 80019f8:	68b8      	ldr	r0, [r7, #8]
 80019fa:	f7ff ffb8 	bl	800196e <resp_set_tail>
    return PROTO_OK;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	22ab      	movs	r2, #171	@ 0xab
 8001a18:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	78fa      	ldrb	r2, [r7, #3]
 8001a20:	701a      	strb	r2, [r3, #0]
}
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	2254      	movs	r2, #84	@ 0x54
 8001a40:	701a      	strb	r2, [r3, #0]
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b084      	sub	sp, #16
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d005      	beq.n	8001a6c <start_move_resp_encoder+0x1e>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <start_move_resp_encoder+0x1e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b05      	cmp	r3, #5
 8001a6a:	d802      	bhi.n	8001a72 <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	e017      	b.n	8001aa2 <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 8001a72:	2103      	movs	r1, #3
 8001a74:	68b8      	ldr	r0, [r7, #8]
 8001a76:	f7ff ffc7 	bl	8001a08 <resp_init>
	raw[2] = in->frameId;
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	3302      	adds	r3, #2
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	7812      	ldrb	r2, [r2, #0]
 8001a82:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	3303      	adds	r3, #3
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	7852      	ldrb	r2, [r2, #1]
 8001a8c:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	3304      	adds	r3, #4
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	7892      	ldrb	r2, [r2, #2]
 8001a96:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001a98:	2105      	movs	r1, #5
 8001a9a:	68b8      	ldr	r0, [r7, #8]
 8001a9c:	f7ff ffc7 	bl	8001a2e <resp_set_tail>
	return PROTO_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001aae:	210c      	movs	r1, #12
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f00e fb97 	bl	80101e4 <calloc>
 8001ab6:	4603      	mov	r3, r0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	bd80      	pop	{r7, pc}

08001abc <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d005      	beq.n	8001ada <resp_fifo_push+0x1e>
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d002      	beq.n	8001ada <resp_fifo_push+0x1e>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d102      	bne.n	8001ae0 <resp_fifo_push+0x24>
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	e03d      	b.n	8001b5c <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8001ae0:	200c      	movs	r0, #12
 8001ae2:	f00e fb9b 	bl	801021c <malloc>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d102      	bne.n	8001af6 <resp_fifo_push+0x3a>
 8001af0:	f06f 0302 	mvn.w	r3, #2
 8001af4:	e032      	b.n	8001b5c <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f00e fb90 	bl	801021c <malloc>
 8001afc:	4603      	mov	r3, r0
 8001afe:	461a      	mov	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d105      	bne.n	8001b18 <resp_fifo_push+0x5c>
 8001b0c:	6978      	ldr	r0, [r7, #20]
 8001b0e:	f00e fb8d 	bl	801022c <free>
 8001b12:	f06f 0302 	mvn.w	r3, #2
 8001b16:	e021      	b.n	8001b5c <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	68b9      	ldr	r1, [r7, #8]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f00e ffbe 	bl	8010aa2 <memcpy>
    n->len = len;
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d004      	beq.n	8001b44 <resp_fifo_push+0x88>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	e002      	b.n	8001b4a <resp_fifo_push+0x8e>
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	601a      	str	r2, [r3, #0]
    q->tail = n;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	605a      	str	r2, [r3, #4]
    q->count++;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d006      	beq.n	8001b84 <resp_fifo_pop+0x20>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <resp_fifo_pop+0x20>
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <resp_fifo_pop+0x24>
 8001b84:	2300      	movs	r3, #0
 8001b86:	e02e      	b.n	8001be6 <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d202      	bcs.n	8001b9e <resp_fifo_pop+0x3a>
 8001b98:	f06f 0303 	mvn.w	r3, #3
 8001b9c:	e023      	b.n	8001be6 <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	6819      	ldr	r1, [r3, #0]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	68b8      	ldr	r0, [r7, #8]
 8001baa:	f00e ff7a 	bl	8010aa2 <memcpy>
    int ret = (int)n->len;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <resp_fifo_pop+0x66>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	605a      	str	r2, [r3, #4]
    q->count--;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	1e5a      	subs	r2, r3, #1
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f00e fb27 	bl	801022c <free>
    free(n);
 8001bde:	6978      	ldr	r0, [r7, #20]
 8001be0:	f00e fb24 	bl	801022c <free>
    return ret;
 8001be4:	693b      	ldr	r3, [r7, #16]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
	...

08001bf0 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8001bf0:	b5b0      	push	{r4, r5, r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
    if (!r) return;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d01e      	beq.n	8001c40 <router_init+0x50>
    memset(r, 0, sizeof(*r));
 8001c02:	2248      	movs	r2, #72	@ 0x48
 8001c04:	2100      	movs	r1, #0
 8001c06:	68f8      	ldr	r0, [r7, #12]
 8001c08:	f00e fec0 	bl	801098c <memset>
    r->resp = resp_fifo;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 8001c12:	2238      	movs	r2, #56	@ 0x38
 8001c14:	2100      	movs	r1, #0
 8001c16:	480c      	ldr	r0, [pc, #48]	@ (8001c48 <router_init+0x58>)
 8001c18:	f00e feb8 	bl	801098c <memset>
    if (h) g_handlers = *h;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00f      	beq.n	8001c42 <router_init+0x52>
 8001c22:	4a09      	ldr	r2, [pc, #36]	@ (8001c48 <router_init+0x58>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4614      	mov	r4, r2
 8001c28:	461d      	mov	r5, r3
 8001c2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c36:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c3a:	e884 0003 	stmia.w	r4, {r0, r1}
 8001c3e:	e000      	b.n	8001c42 <router_init+0x52>
    if (!r) return;
 8001c40:	bf00      	nop
}
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bdb0      	pop	{r4, r5, r7, pc}
 8001c48:	2000009c 	.word	0x2000009c

08001c4c <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 8183 	beq.w	8001f66 <dispatch+0x31a>
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 817f 	beq.w	8001f66 <dispatch+0x31a>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	f240 817b 	bls.w	8001f66 <dispatch+0x31a>
    uint8_t type = f[1];
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	3301      	adds	r3, #1
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001c78:	7dfb      	ldrb	r3, [r7, #23]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	2b68      	cmp	r3, #104	@ 0x68
 8001c7e:	f200 8174 	bhi.w	8001f6a <dispatch+0x31e>
 8001c82:	a201      	add	r2, pc, #4	@ (adr r2, 8001c88 <dispatch+0x3c>)
 8001c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c88:	08001e2d 	.word	0x08001e2d
 8001c8c:	08001e45 	.word	0x08001e45
 8001c90:	08001e5d 	.word	0x08001e5d
 8001c94:	08001e75 	.word	0x08001e75
 8001c98:	08001e8b 	.word	0x08001e8b
 8001c9c:	08001ea1 	.word	0x08001ea1
 8001ca0:	08001eb7 	.word	0x08001eb7
 8001ca4:	08001f6b 	.word	0x08001f6b
 8001ca8:	08001f6b 	.word	0x08001f6b
 8001cac:	08001f6b 	.word	0x08001f6b
 8001cb0:	08001f6b 	.word	0x08001f6b
 8001cb4:	08001f6b 	.word	0x08001f6b
 8001cb8:	08001f6b 	.word	0x08001f6b
 8001cbc:	08001f6b 	.word	0x08001f6b
 8001cc0:	08001f6b 	.word	0x08001f6b
 8001cc4:	08001f6b 	.word	0x08001f6b
 8001cc8:	08001f6b 	.word	0x08001f6b
 8001ccc:	08001f6b 	.word	0x08001f6b
 8001cd0:	08001f6b 	.word	0x08001f6b
 8001cd4:	08001f6b 	.word	0x08001f6b
 8001cd8:	08001f6b 	.word	0x08001f6b
 8001cdc:	08001f6b 	.word	0x08001f6b
 8001ce0:	08001f6b 	.word	0x08001f6b
 8001ce4:	08001f6b 	.word	0x08001f6b
 8001ce8:	08001f6b 	.word	0x08001f6b
 8001cec:	08001f6b 	.word	0x08001f6b
 8001cf0:	08001f6b 	.word	0x08001f6b
 8001cf4:	08001f6b 	.word	0x08001f6b
 8001cf8:	08001f6b 	.word	0x08001f6b
 8001cfc:	08001f6b 	.word	0x08001f6b
 8001d00:	08001f6b 	.word	0x08001f6b
 8001d04:	08001ecd 	.word	0x08001ecd
 8001d08:	08001f6b 	.word	0x08001f6b
 8001d0c:	08001f6b 	.word	0x08001f6b
 8001d10:	08001f6b 	.word	0x08001f6b
 8001d14:	08001ee3 	.word	0x08001ee3
 8001d18:	08001ef9 	.word	0x08001ef9
 8001d1c:	08001f0f 	.word	0x08001f0f
 8001d20:	08001f25 	.word	0x08001f25
 8001d24:	08001f6b 	.word	0x08001f6b
 8001d28:	08001f6b 	.word	0x08001f6b
 8001d2c:	08001f6b 	.word	0x08001f6b
 8001d30:	08001f6b 	.word	0x08001f6b
 8001d34:	08001f6b 	.word	0x08001f6b
 8001d38:	08001f6b 	.word	0x08001f6b
 8001d3c:	08001f6b 	.word	0x08001f6b
 8001d40:	08001f6b 	.word	0x08001f6b
 8001d44:	08001f6b 	.word	0x08001f6b
 8001d48:	08001f6b 	.word	0x08001f6b
 8001d4c:	08001f6b 	.word	0x08001f6b
 8001d50:	08001f6b 	.word	0x08001f6b
 8001d54:	08001f6b 	.word	0x08001f6b
 8001d58:	08001f6b 	.word	0x08001f6b
 8001d5c:	08001f6b 	.word	0x08001f6b
 8001d60:	08001f6b 	.word	0x08001f6b
 8001d64:	08001f6b 	.word	0x08001f6b
 8001d68:	08001f6b 	.word	0x08001f6b
 8001d6c:	08001f6b 	.word	0x08001f6b
 8001d70:	08001f6b 	.word	0x08001f6b
 8001d74:	08001f6b 	.word	0x08001f6b
 8001d78:	08001f6b 	.word	0x08001f6b
 8001d7c:	08001f6b 	.word	0x08001f6b
 8001d80:	08001f6b 	.word	0x08001f6b
 8001d84:	08001f6b 	.word	0x08001f6b
 8001d88:	08001f6b 	.word	0x08001f6b
 8001d8c:	08001f6b 	.word	0x08001f6b
 8001d90:	08001f6b 	.word	0x08001f6b
 8001d94:	08001f6b 	.word	0x08001f6b
 8001d98:	08001f6b 	.word	0x08001f6b
 8001d9c:	08001f6b 	.word	0x08001f6b
 8001da0:	08001f6b 	.word	0x08001f6b
 8001da4:	08001f6b 	.word	0x08001f6b
 8001da8:	08001f6b 	.word	0x08001f6b
 8001dac:	08001f6b 	.word	0x08001f6b
 8001db0:	08001f6b 	.word	0x08001f6b
 8001db4:	08001f6b 	.word	0x08001f6b
 8001db8:	08001f6b 	.word	0x08001f6b
 8001dbc:	08001f6b 	.word	0x08001f6b
 8001dc0:	08001f6b 	.word	0x08001f6b
 8001dc4:	08001f6b 	.word	0x08001f6b
 8001dc8:	08001f6b 	.word	0x08001f6b
 8001dcc:	08001f6b 	.word	0x08001f6b
 8001dd0:	08001f6b 	.word	0x08001f6b
 8001dd4:	08001f6b 	.word	0x08001f6b
 8001dd8:	08001f6b 	.word	0x08001f6b
 8001ddc:	08001f6b 	.word	0x08001f6b
 8001de0:	08001f6b 	.word	0x08001f6b
 8001de4:	08001f6b 	.word	0x08001f6b
 8001de8:	08001f6b 	.word	0x08001f6b
 8001dec:	08001f6b 	.word	0x08001f6b
 8001df0:	08001f6b 	.word	0x08001f6b
 8001df4:	08001f6b 	.word	0x08001f6b
 8001df8:	08001f6b 	.word	0x08001f6b
 8001dfc:	08001f6b 	.word	0x08001f6b
 8001e00:	08001f6b 	.word	0x08001f6b
 8001e04:	08001f6b 	.word	0x08001f6b
 8001e08:	08001f6b 	.word	0x08001f6b
 8001e0c:	08001f6b 	.word	0x08001f6b
 8001e10:	08001f6b 	.word	0x08001f6b
 8001e14:	08001f6b 	.word	0x08001f6b
 8001e18:	08001f6b 	.word	0x08001f6b
 8001e1c:	08001f6b 	.word	0x08001f6b
 8001e20:	08001f6b 	.word	0x08001f6b
 8001e24:	08001f3b 	.word	0x08001f3b
 8001e28:	08001f51 	.word	0x08001f51
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001e2c:	4b5f      	ldr	r3, [pc, #380]	@ (8001fac <dispatch+0x360>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 809c 	beq.w	8001f6e <dispatch+0x322>
 8001e36:	4b5d      	ldr	r3, [pc, #372]	@ (8001fac <dispatch+0x360>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	68b9      	ldr	r1, [r7, #8]
 8001e3e:	68f8      	ldr	r0, [r7, #12]
 8001e40:	4798      	blx	r3
 8001e42:	e094      	b.n	8001f6e <dispatch+0x322>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001e44:	4b59      	ldr	r3, [pc, #356]	@ (8001fac <dispatch+0x360>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 8092 	beq.w	8001f72 <dispatch+0x326>
 8001e4e:	4b57      	ldr	r3, [pc, #348]	@ (8001fac <dispatch+0x360>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	68b9      	ldr	r1, [r7, #8]
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	4798      	blx	r3
 8001e5a:	e08a      	b.n	8001f72 <dispatch+0x326>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001e5c:	4b53      	ldr	r3, [pc, #332]	@ (8001fac <dispatch+0x360>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 8088 	beq.w	8001f76 <dispatch+0x32a>
 8001e66:	4b51      	ldr	r3, [pc, #324]	@ (8001fac <dispatch+0x360>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	4798      	blx	r3
 8001e72:	e080      	b.n	8001f76 <dispatch+0x32a>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001e74:	4b4d      	ldr	r3, [pc, #308]	@ (8001fac <dispatch+0x360>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d07e      	beq.n	8001f7a <dispatch+0x32e>
 8001e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8001fac <dispatch+0x360>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	68f8      	ldr	r0, [r7, #12]
 8001e86:	4798      	blx	r3
 8001e88:	e077      	b.n	8001f7a <dispatch+0x32e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001e8a:	4b48      	ldr	r3, [pc, #288]	@ (8001fac <dispatch+0x360>)
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d075      	beq.n	8001f7e <dispatch+0x332>
 8001e92:	4b46      	ldr	r3, [pc, #280]	@ (8001fac <dispatch+0x360>)
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	4798      	blx	r3
 8001e9e:	e06e      	b.n	8001f7e <dispatch+0x332>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001ea0:	4b42      	ldr	r3, [pc, #264]	@ (8001fac <dispatch+0x360>)
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d06c      	beq.n	8001f82 <dispatch+0x336>
 8001ea8:	4b40      	ldr	r3, [pc, #256]	@ (8001fac <dispatch+0x360>)
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	68b9      	ldr	r1, [r7, #8]
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	4798      	blx	r3
 8001eb4:	e065      	b.n	8001f82 <dispatch+0x336>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fac <dispatch+0x360>)
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d063      	beq.n	8001f86 <dispatch+0x33a>
 8001ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8001fac <dispatch+0x360>)
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68b9      	ldr	r1, [r7, #8]
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	4798      	blx	r3
 8001eca:	e05c      	b.n	8001f86 <dispatch+0x33a>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001ecc:	4b37      	ldr	r3, [pc, #220]	@ (8001fac <dispatch+0x360>)
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d05a      	beq.n	8001f8a <dispatch+0x33e>
 8001ed4:	4b35      	ldr	r3, [pc, #212]	@ (8001fac <dispatch+0x360>)
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	68b9      	ldr	r1, [r7, #8]
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	4798      	blx	r3
 8001ee0:	e053      	b.n	8001f8a <dispatch+0x33e>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001ee2:	4b32      	ldr	r3, [pc, #200]	@ (8001fac <dispatch+0x360>)
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d051      	beq.n	8001f8e <dispatch+0x342>
 8001eea:	4b30      	ldr	r3, [pc, #192]	@ (8001fac <dispatch+0x360>)
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	4798      	blx	r3
 8001ef6:	e04a      	b.n	8001f8e <dispatch+0x342>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001ef8:	4b2c      	ldr	r3, [pc, #176]	@ (8001fac <dispatch+0x360>)
 8001efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d048      	beq.n	8001f92 <dispatch+0x346>
 8001f00:	4b2a      	ldr	r3, [pc, #168]	@ (8001fac <dispatch+0x360>)
 8001f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	68b9      	ldr	r1, [r7, #8]
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	4798      	blx	r3
 8001f0c:	e041      	b.n	8001f92 <dispatch+0x346>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001f0e:	4b27      	ldr	r3, [pc, #156]	@ (8001fac <dispatch+0x360>)
 8001f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d03f      	beq.n	8001f96 <dispatch+0x34a>
 8001f16:	4b25      	ldr	r3, [pc, #148]	@ (8001fac <dispatch+0x360>)
 8001f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	68b9      	ldr	r1, [r7, #8]
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	4798      	blx	r3
 8001f22:	e038      	b.n	8001f96 <dispatch+0x34a>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001f24:	4b21      	ldr	r3, [pc, #132]	@ (8001fac <dispatch+0x360>)
 8001f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d036      	beq.n	8001f9a <dispatch+0x34e>
 8001f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fac <dispatch+0x360>)
 8001f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	68b9      	ldr	r1, [r7, #8]
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	4798      	blx	r3
 8001f38:	e02f      	b.n	8001f9a <dispatch+0x34e>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fac <dispatch+0x360>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d02d      	beq.n	8001f9e <dispatch+0x352>
 8001f42:	4b1a      	ldr	r3, [pc, #104]	@ (8001fac <dispatch+0x360>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	68b9      	ldr	r1, [r7, #8]
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	4798      	blx	r3
 8001f4e:	e026      	b.n	8001f9e <dispatch+0x352>
        case REQ_MOTION_AUTO_FRICTION: CALL(on_motion_auto_friction); break;
 8001f50:	4b16      	ldr	r3, [pc, #88]	@ (8001fac <dispatch+0x360>)
 8001f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d024      	beq.n	8001fa2 <dispatch+0x356>
 8001f58:	4b14      	ldr	r3, [pc, #80]	@ (8001fac <dispatch+0x360>)
 8001f5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	68b9      	ldr	r1, [r7, #8]
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	4798      	blx	r3
 8001f64:	e01d      	b.n	8001fa2 <dispatch+0x356>
    if (!r || !f || len < 4) return;
 8001f66:	bf00      	nop
 8001f68:	e01c      	b.n	8001fa4 <dispatch+0x358>
        default: /* desconhecido */  break;
 8001f6a:	bf00      	nop
 8001f6c:	e01a      	b.n	8001fa4 <dispatch+0x358>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001f6e:	bf00      	nop
 8001f70:	e018      	b.n	8001fa4 <dispatch+0x358>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001f72:	bf00      	nop
 8001f74:	e016      	b.n	8001fa4 <dispatch+0x358>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001f76:	bf00      	nop
 8001f78:	e014      	b.n	8001fa4 <dispatch+0x358>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001f7a:	bf00      	nop
 8001f7c:	e012      	b.n	8001fa4 <dispatch+0x358>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001f7e:	bf00      	nop
 8001f80:	e010      	b.n	8001fa4 <dispatch+0x358>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001f82:	bf00      	nop
 8001f84:	e00e      	b.n	8001fa4 <dispatch+0x358>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001f86:	bf00      	nop
 8001f88:	e00c      	b.n	8001fa4 <dispatch+0x358>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001f8a:	bf00      	nop
 8001f8c:	e00a      	b.n	8001fa4 <dispatch+0x358>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001f8e:	bf00      	nop
 8001f90:	e008      	b.n	8001fa4 <dispatch+0x358>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001f92:	bf00      	nop
 8001f94:	e006      	b.n	8001fa4 <dispatch+0x358>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001f96:	bf00      	nop
 8001f98:	e004      	b.n	8001fa4 <dispatch+0x358>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001f9a:	bf00      	nop
 8001f9c:	e002      	b.n	8001fa4 <dispatch+0x358>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001f9e:	bf00      	nop
 8001fa0:	e000      	b.n	8001fa4 <dispatch+0x358>
        case REQ_MOTION_AUTO_FRICTION: CALL(on_motion_auto_friction); break;
 8001fa2:	bf00      	nop
    }
    #undef CALL
}
 8001fa4:	3718      	adds	r7, #24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	2000009c 	.word	0x2000009c

08001fb0 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d016      	beq.n	8001ff0 <router_feed_bytes+0x40>
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d013      	beq.n	8001ff0 <router_feed_bytes+0x40>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b03      	cmp	r3, #3
 8001fcc:	d910      	bls.n	8001ff0 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2baa      	cmp	r3, #170	@ 0xaa
 8001fd4:	d10e      	bne.n	8001ff4 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	4413      	add	r3, r2
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b55      	cmp	r3, #85	@ 0x55
 8001fe2:	d109      	bne.n	8001ff8 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	68b9      	ldr	r1, [r7, #8]
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f7ff fe2f 	bl	8001c4c <dispatch>
 8001fee:	e004      	b.n	8001ffa <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001ff0:	bf00      	nop
 8001ff2:	e002      	b.n	8001ffa <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001ff4:	bf00      	nop
 8001ff6:	e000      	b.n	8001ffa <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001ff8:	bf00      	nop
}
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <home_service_init+0x34>)
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 800200c:	4b09      	ldr	r3, [pc, #36]	@ (8002034 <home_service_init+0x34>)
 800200e:	2200      	movs	r2, #0
 8002010:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8002012:	4a09      	ldr	r2, [pc, #36]	@ (8002038 <home_service_init+0x38>)
 8002014:	4b09      	ldr	r3, [pc, #36]	@ (800203c <home_service_init+0x3c>)
 8002016:	9302      	str	r3, [sp, #8]
 8002018:	4b09      	ldr	r3, [pc, #36]	@ (8002040 <home_service_init+0x40>)
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	4b09      	ldr	r3, [pc, #36]	@ (8002044 <home_service_init+0x44>)
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	4613      	mov	r3, r2
 8002022:	2200      	movs	r2, #0
 8002024:	2100      	movs	r1, #0
 8002026:	2003      	movs	r0, #3
 8002028:	f000 fd3a 	bl	8002aa0 <log_event_auto>
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200000d4 	.word	0x200000d4
 8002038:	080116b8 	.word	0x080116b8
 800203c:	080116c0 	.word	0x080116c0
 8002040:	080116c4 	.word	0x080116c4
 8002044:	080116c8 	.word	0x080116c8

08002048 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af04      	add	r7, sp, #16
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8002052:	4a08      	ldr	r2, [pc, #32]	@ (8002074 <home_on_move_home+0x2c>)
 8002054:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <home_on_move_home+0x30>)
 8002056:	9302      	str	r3, [sp, #8]
 8002058:	4b08      	ldr	r3, [pc, #32]	@ (800207c <home_on_move_home+0x34>)
 800205a:	9301      	str	r3, [sp, #4]
 800205c:	4b08      	ldr	r3, [pc, #32]	@ (8002080 <home_on_move_home+0x38>)
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	4613      	mov	r3, r2
 8002062:	2200      	movs	r2, #0
 8002064:	2101      	movs	r1, #1
 8002066:	2003      	movs	r0, #3
 8002068:	f000 fd1a 	bl	8002aa0 <log_event_auto>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	080116b8 	.word	0x080116b8
 8002078:	080116d0 	.word	0x080116d0
 800207c:	080116c4 	.word	0x080116c4
 8002080:	080116e0 	.word	0x080116e0

08002084 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
    if (!led)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d019      	beq.n	80020c6 <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]
 800209e:	60da      	str	r2, [r3, #12]
 80020a0:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	889b      	ldrh	r3, [r3, #4]
 80020a6:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f107 020c 	add.w	r2, r7, #12
 80020bc:	4611      	mov	r1, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	f006 fa42 	bl	8008548 <HAL_GPIO_Init>
 80020c4:	e000      	b.n	80020c8 <led_gpio_config_output+0x44>
        return;
 80020c6:	bf00      	nop
}
 80020c8:	3720      	adds	r7, #32
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b088      	sub	sp, #32
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
    if (!led)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d01c      	beq.n	8002116 <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 80020dc:	f107 030c 	add.w	r3, r7, #12
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	889b      	ldrh	r3, [r3, #4]
 80020f0:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80020fa:	2300      	movs	r3, #0
 80020fc:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f107 020c 	add.w	r2, r7, #12
 800210c:	4611      	mov	r1, r2
 800210e:	4618      	mov	r0, r3
 8002110:	f006 fa1a 	bl	8008548 <HAL_GPIO_Init>
 8002114:	e000      	b.n	8002118 <led_gpio_config_pwm+0x4a>
        return;
 8002116:	bf00      	nop
}
 8002118:	3720      	adds	r7, #32
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af02      	add	r7, sp, #8
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
 800212a:	460b      	mov	r3, r1
 800212c:	71bb      	strb	r3, [r7, #6]
 800212e:	4613      	mov	r3, r2
 8002130:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	733b      	strb	r3, [r7, #12]
 8002136:	79bb      	ldrb	r3, [r7, #6]
 8002138:	737b      	strb	r3, [r7, #13]
 800213a:	797b      	ldrb	r3, [r7, #5]
 800213c:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 800213e:	f107 0110 	add.w	r1, r7, #16
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	2207      	movs	r2, #7
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff f95a 	bl	8001402 <led_ctrl_resp_encoder>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d00c      	beq.n	800216e <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8002154:	4a12      	ldr	r2, [pc, #72]	@ (80021a0 <led_push_response+0x80>)
 8002156:	4b13      	ldr	r3, [pc, #76]	@ (80021a4 <led_push_response+0x84>)
 8002158:	9301      	str	r3, [sp, #4]
 800215a:	4b13      	ldr	r3, [pc, #76]	@ (80021a8 <led_push_response+0x88>)
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	4613      	mov	r3, r2
 8002160:	f06f 0201 	mvn.w	r2, #1
 8002164:	2164      	movs	r1, #100	@ 0x64
 8002166:	2001      	movs	r0, #1
 8002168:	f000 fc9a 	bl	8002aa0 <log_event_auto>
 800216c:	e014      	b.n	8002198 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 800216e:	f107 0310 	add.w	r3, r7, #16
 8002172:	2107      	movs	r1, #7
 8002174:	4618      	mov	r0, r3
 8002176:	f004 fb39 	bl	80067ec <app_resp_push>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00b      	beq.n	8002198 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8002180:	4a07      	ldr	r2, [pc, #28]	@ (80021a0 <led_push_response+0x80>)
 8002182:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <led_push_response+0x8c>)
 8002184:	9301      	str	r3, [sp, #4]
 8002186:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <led_push_response+0x88>)
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	4613      	mov	r3, r2
 800218c:	f06f 0203 	mvn.w	r2, #3
 8002190:	2164      	movs	r1, #100	@ 0x64
 8002192:	2001      	movs	r0, #1
 8002194:	f000 fc84 	bl	8002aa0 <log_event_auto>
    }
}
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	080116ec 	.word	0x080116ec
 80021a4:	080116f0 	.word	0x080116f0
 80021a8:	0801170c 	.word	0x0801170c
 80021ac:	08011714 	.word	0x08011714

080021b0 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 80021b6:	f008 f97f 	bl	800a4b8 <HAL_RCC_GetPCLK2Freq>
 80021ba:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 80021bc:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <led_timer_get_clock+0x34>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80021c4:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <led_timer_get_clock+0x28>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d002      	beq.n	80021d8 <led_timer_get_clock+0x28>
        clk *= 2u;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 80021d8:	687b      	ldr	r3, [r7, #4]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000

080021e8 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 80021e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021ec:	b094      	sub	sp, #80	@ 0x50
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 80021f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <led_compute_period_ticks+0x16>
        return 0u;
 80021fa:	2300      	movs	r3, #0
 80021fc:	e066      	b.n	80022cc <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 80021fe:	f7ff ffd7 	bl	80021b0 <led_timer_get_clock>
 8002202:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8002204:	4b34      	ldr	r3, [pc, #208]	@ (80022d8 <led_compute_period_ticks+0xf0>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	3301      	adds	r3, #1
 800220a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 800220c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <led_compute_period_ticks+0x2e>
        return 0u;
 8002212:	2300      	movs	r3, #0
 8002214:	e05a      	b.n	80022cc <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8002216:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800221a:	fbb2 f3f3 	udiv	r3, r2, r3
 800221e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8002220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <led_compute_period_ticks+0x42>
        return 0u;
 8002226:	2300      	movs	r3, #0
 8002228:	e050      	b.n	80022cc <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 800222a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800222c:	2200      	movs	r2, #0
 800222e:	4698      	mov	r8, r3
 8002230:	4691      	mov	r9, r2
 8002232:	4642      	mov	r2, r8
 8002234:	464b      	mov	r3, r9
 8002236:	1891      	adds	r1, r2, r2
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	415b      	adcs	r3, r3
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002242:	eb12 0408 	adds.w	r4, r2, r8
 8002246:	eb43 0509 	adc.w	r5, r3, r9
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	016b      	lsls	r3, r5, #5
 8002254:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002258:	0162      	lsls	r2, r4, #5
 800225a:	eb14 0a02 	adds.w	sl, r4, r2
 800225e:	eb45 0b03 	adc.w	fp, r5, r3
 8002262:	eb1a 0308 	adds.w	r3, sl, r8
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	eb4b 0309 	adc.w	r3, fp, r9
 800226c:	607b      	str	r3, [r7, #4]
 800226e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002272:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8002276:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002278:	085b      	lsrs	r3, r3, #1
 800227a:	b29b      	uxth	r3, r3
 800227c:	b29b      	uxth	r3, r3
 800227e:	2200      	movs	r2, #0
 8002280:	623b      	str	r3, [r7, #32]
 8002282:	627a      	str	r2, [r7, #36]	@ 0x24
 8002284:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002288:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800228c:	4621      	mov	r1, r4
 800228e:	1889      	adds	r1, r1, r2
 8002290:	61b9      	str	r1, [r7, #24]
 8002292:	4629      	mov	r1, r5
 8002294:	eb43 0101 	adc.w	r1, r3, r1
 8002298:	61f9      	str	r1, [r7, #28]
 800229a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800229c:	2200      	movs	r2, #0
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	617a      	str	r2, [r7, #20]
 80022a2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022aa:	f7fe f831 	bl	8000310 <__aeabi_uldivmod>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 80022b6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d305      	bcc.n	80022ca <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 80022be:	f04f 32ff 	mov.w	r2, #4294967295
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 80022ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3750      	adds	r7, #80	@ 0x50
 80022d0:	46bd      	mov	sp, r7
 80022d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80022d6:	bf00      	nop
 80022d8:	200031e0 	.word	0x200031e0

080022dc <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <led_apply_pwm+0x14>
        period_ticks = 1u;
 80022ec:	2301      	movs	r3, #1
 80022ee:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d901      	bls.n	80022fc <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d002      	beq.n	8002308 <led_apply_pwm+0x2c>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3b01      	subs	r3, #1
 8002306:	e000      	b.n	800230a <led_apply_pwm+0x2e>
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 800230c:	4b0a      	ldr	r3, [pc, #40]	@ (8002338 <led_apply_pwm+0x5c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002314:	4a08      	ldr	r2, [pc, #32]	@ (8002338 <led_apply_pwm+0x5c>)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 800231a:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <led_apply_pwm+0x5c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8002322:	2101      	movs	r1, #1
 8002324:	4804      	ldr	r0, [pc, #16]	@ (8002338 <led_apply_pwm+0x5c>)
 8002326:	f00b fc39 	bl	800db9c <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 800232a:	4a03      	ldr	r2, [pc, #12]	@ (8002338 <led_apply_pwm+0x5c>)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	60d3      	str	r3, [r2, #12]
}
 8002330:	bf00      	nop
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200031e0 	.word	0x200031e0

0800233c <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 800233c:	b580      	push	{r7, lr}
 800233e:	b088      	sub	sp, #32
 8002340:	af04      	add	r7, sp, #16
 8002342:	6078      	str	r0, [r7, #4]
    if (!led)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d029      	beq.n	800239e <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800234a:	f000 f913 	bl	8002574 <led_pwm_stop>
 800234e:	4603      	mov	r3, r0
 8002350:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00d      	beq.n	8002374 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8002358:	4a13      	ldr	r2, [pc, #76]	@ (80023a8 <led_force_off+0x6c>)
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	9302      	str	r3, [sp, #8]
 800235e:	4b13      	ldr	r3, [pc, #76]	@ (80023ac <led_force_off+0x70>)
 8002360:	9301      	str	r3, [sp, #4]
 8002362:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <led_force_off+0x74>)
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	4613      	mov	r3, r2
 8002368:	f06f 0203 	mvn.w	r2, #3
 800236c:	2164      	movs	r1, #100	@ 0x64
 800236e:	2001      	movs	r0, #1
 8002370:	f000 fb96 	bl	8002aa0 <log_event_auto>
    }
    led_gpio_config_output(led);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff fe85 	bl	8002084 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6818      	ldr	r0, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	889b      	ldrh	r3, [r3, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	4619      	mov	r1, r3
 8002386:	f006 fb8b 	bl	8008aa0 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	735a      	strb	r2, [r3, #13]
 800239c:	e000      	b.n	80023a0 <led_force_off+0x64>
        return;
 800239e:	bf00      	nop
}
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	080116ec 	.word	0x080116ec
 80023ac:	0801172c 	.word	0x0801172c
 80023b0:	08011750 	.word	0x08011750

080023b4 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b088      	sub	sp, #32
 80023b8:	af04      	add	r7, sp, #16
 80023ba:	6078      	str	r0, [r7, #4]
    if (!led)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d029      	beq.n	8002416 <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80023c2:	f000 f8d7 	bl	8002574 <led_pwm_stop>
 80023c6:	4603      	mov	r3, r0
 80023c8:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00d      	beq.n	80023ec <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 80023d0:	4a13      	ldr	r2, [pc, #76]	@ (8002420 <led_force_on+0x6c>)
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
 80023d4:	9302      	str	r3, [sp, #8]
 80023d6:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <led_force_on+0x70>)
 80023d8:	9301      	str	r3, [sp, #4]
 80023da:	4b13      	ldr	r3, [pc, #76]	@ (8002428 <led_force_on+0x74>)
 80023dc:	9300      	str	r3, [sp, #0]
 80023de:	4613      	mov	r3, r2
 80023e0:	f06f 0203 	mvn.w	r2, #3
 80023e4:	2164      	movs	r1, #100	@ 0x64
 80023e6:	2001      	movs	r0, #1
 80023e8:	f000 fb5a 	bl	8002aa0 <log_event_auto>
    }
    led_gpio_config_output(led);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7ff fe49 	bl	8002084 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	889b      	ldrh	r3, [r3, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	4619      	mov	r1, r3
 80023fe:	f006 fb4f 	bl	8008aa0 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	735a      	strb	r2, [r3, #13]
 8002414:	e000      	b.n	8002418 <led_force_on+0x64>
        return;
 8002416:	bf00      	nop
}
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	080116ec 	.word	0x080116ec
 8002424:	0801172c 	.word	0x0801172c
 8002428:	08011750 	.word	0x08011750

0800242c <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af02      	add	r7, sp, #8
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d03c      	beq.n	80024b8 <led_force_blink+0x8c>
 800243e:	887b      	ldrh	r3, [r7, #2]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d039      	beq.n	80024b8 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8002444:	887b      	ldrh	r3, [r7, #2]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff fece 	bl	80021e8 <led_compute_period_ticks>
 800244c:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d801      	bhi.n	8002458 <led_force_blink+0x2c>
        period_ticks = 2u;
 8002454:	2302      	movs	r3, #2
 8002456:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800245e:	d902      	bls.n	8002466 <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8002460:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002464:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	085b      	lsrs	r3, r3, #1
 800246a:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7ff fe2e 	bl	80020ce <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 8002472:	68b9      	ldr	r1, [r7, #8]
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f7ff ff31 	bl	80022dc <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 800247a:	f000 f85d 	bl	8002538 <led_pwm_start>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d00f      	beq.n	80024a4 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 8002484:	4a0e      	ldr	r2, [pc, #56]	@ (80024c0 <led_force_blink+0x94>)
 8002486:	4b0f      	ldr	r3, [pc, #60]	@ (80024c4 <led_force_blink+0x98>)
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <led_force_blink+0x9c>)
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	4613      	mov	r3, r2
 8002490:	f06f 0203 	mvn.w	r2, #3
 8002494:	2164      	movs	r1, #100	@ 0x64
 8002496:	2001      	movs	r0, #1
 8002498:	f000 fb02 	bl	8002aa0 <log_event_auto>
        led_force_off(led);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff ff4d 	bl	800233c <led_force_off>
        return;
 80024a2:	e00a      	b.n	80024ba <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2202      	movs	r2, #2
 80024a8:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	887a      	ldrh	r2, [r7, #2]
 80024ae:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	735a      	strb	r2, [r3, #13]
 80024b6:	e000      	b.n	80024ba <led_force_blink+0x8e>
        return;
 80024b8:	bf00      	nop
}
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	080116ec 	.word	0x080116ec
 80024c4:	08011758 	.word	0x08011758
 80024c8:	08011750 	.word	0x08011750

080024cc <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	460b      	mov	r3, r1
 80024d6:	70fb      	strb	r3, [r7, #3]
 80024d8:	4613      	mov	r3, r2
 80024da:	803b      	strh	r3, [r7, #0]
    if (!led)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d026      	beq.n	8002530 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 80024e2:	78fb      	ldrb	r3, [r7, #3]
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 80024e8:	2300      	movs	r3, #0
 80024ea:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024ec:	f3ef 8310 	mrs	r3, PRIMASK
 80024f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80024f2:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 80024f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80024f6:	b672      	cpsid	i
}
 80024f8:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d103      	bne.n	8002508 <led_apply_config+0x3c>
        led_force_on(led);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7ff ff57 	bl	80023b4 <led_force_on>
 8002506:	e00e      	b.n	8002526 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d108      	bne.n	8002520 <led_apply_config+0x54>
 800250e:	883b      	ldrh	r3, [r7, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d005      	beq.n	8002520 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8002514:	883b      	ldrh	r3, [r7, #0]
 8002516:	4619      	mov	r1, r3
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7ff ff87 	bl	800242c <led_force_blink>
 800251e:	e002      	b.n	8002526 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff ff0b 	bl	800233c <led_force_off>
    }

    if (primask == 0u) {
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 800252c:	b662      	cpsie	i
}
 800252e:	e000      	b.n	8002532 <led_apply_config+0x66>
        return;
 8002530:	bf00      	nop
        __enable_irq();
    }
}
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 800253e:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <led_pwm_start+0x34>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <led_pwm_start+0x12>
        return HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	e00c      	b.n	8002564 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800254a:	2100      	movs	r1, #0
 800254c:	4808      	ldr	r0, [pc, #32]	@ (8002570 <led_pwm_start+0x38>)
 800254e:	f00a fa6b 	bl	800ca28 <HAL_TIM_PWM_Start>
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 800255c:	4b03      	ldr	r3, [pc, #12]	@ (800256c <led_pwm_start+0x34>)
 800255e:	2201      	movs	r2, #1
 8002560:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002562:	79fb      	ldrb	r3, [r7, #7]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	200000d6 	.word	0x200000d6
 8002570:	200031e0 	.word	0x200031e0

08002574 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 800257a:	4b17      	ldr	r3, [pc, #92]	@ (80025d8 <led_pwm_stop+0x64>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <led_pwm_stop+0x12>
        return HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	e024      	b.n	80025d0 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8002586:	2100      	movs	r1, #0
 8002588:	4814      	ldr	r0, [pc, #80]	@ (80025dc <led_pwm_stop+0x68>)
 800258a:	f00a fbfd 	bl	800cd88 <HAL_TIM_PWM_Stop>
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d11a      	bne.n	80025ce <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002598:	4b10      	ldr	r3, [pc, #64]	@ (80025dc <led_pwm_stop+0x68>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6a1a      	ldr	r2, [r3, #32]
 800259e:	f241 1311 	movw	r3, #4369	@ 0x1111
 80025a2:	4013      	ands	r3, r2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10f      	bne.n	80025c8 <led_pwm_stop+0x54>
 80025a8:	4b0c      	ldr	r3, [pc, #48]	@ (80025dc <led_pwm_stop+0x68>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6a1a      	ldr	r2, [r3, #32]
 80025ae:	f240 4344 	movw	r3, #1092	@ 0x444
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d107      	bne.n	80025c8 <led_pwm_stop+0x54>
 80025b8:	4b08      	ldr	r3, [pc, #32]	@ (80025dc <led_pwm_stop+0x68>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	4b07      	ldr	r3, [pc, #28]	@ (80025dc <led_pwm_stop+0x68>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f022 0201 	bic.w	r2, r2, #1
 80025c6:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 80025c8:	4b03      	ldr	r3, [pc, #12]	@ (80025d8 <led_pwm_stop+0x64>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80025ce:	79fb      	ldrb	r3, [r7, #7]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	200000d6 	.word	0x200000d6
 80025dc:	200031e0 	.word	0x200031e0

080025e0 <led_service_init>:

void led_service_init(void) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	@ 0x28
 80025e4:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 80025e6:	4b42      	ldr	r3, [pc, #264]	@ (80026f0 <led_service_init+0x110>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80025ec:	2300      	movs	r3, #0
 80025ee:	61fb      	str	r3, [r7, #28]
 80025f0:	e02d      	b.n	800264e <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	011b      	lsls	r3, r3, #4
 80025f6:	4a3f      	ldr	r2, [pc, #252]	@ (80026f4 <led_service_init+0x114>)
 80025f8:	4413      	add	r3, r2
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fd42 	bl	8002084 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002600:	4a3c      	ldr	r2, [pc, #240]	@ (80026f4 <led_service_init+0x114>)
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	4413      	add	r3, r2
 8002608:	6818      	ldr	r0, [r3, #0]
 800260a:	4a3a      	ldr	r2, [pc, #232]	@ (80026f4 <led_service_init+0x114>)
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	4413      	add	r3, r2
 8002612:	3304      	adds	r3, #4
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	2200      	movs	r2, #0
 8002618:	4619      	mov	r1, r3
 800261a:	f006 fa41 	bl	8008aa0 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 800261e:	4a35      	ldr	r2, [pc, #212]	@ (80026f4 <led_service_init+0x114>)
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	4413      	add	r3, r2
 8002626:	330c      	adds	r3, #12
 8002628:	2200      	movs	r2, #0
 800262a:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 800262c:	4a31      	ldr	r2, [pc, #196]	@ (80026f4 <led_service_init+0x114>)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	4413      	add	r3, r2
 8002634:	330e      	adds	r3, #14
 8002636:	2200      	movs	r2, #0
 8002638:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 800263a:	4a2e      	ldr	r2, [pc, #184]	@ (80026f4 <led_service_init+0x114>)
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	4413      	add	r3, r2
 8002642:	330d      	adds	r3, #13
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	3301      	adds	r3, #1
 800264c:	61fb      	str	r3, [r7, #28]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0ce      	beq.n	80025f2 <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 8002654:	4b28      	ldr	r3, [pc, #160]	@ (80026f8 <led_service_init+0x118>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a28      	ldr	r2, [pc, #160]	@ (80026fc <led_service_init+0x11c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d001      	beq.n	8002662 <led_service_init+0x82>
        MX_TIM15_Init();
 800265e:	f004 ffff 	bl	8007660 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 8002662:	4825      	ldr	r0, [pc, #148]	@ (80026f8 <led_service_init+0x118>)
 8002664:	f00a f8cc 	bl	800c800 <HAL_TIM_PWM_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00c      	beq.n	8002688 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 800266e:	4a24      	ldr	r2, [pc, #144]	@ (8002700 <led_service_init+0x120>)
 8002670:	4b24      	ldr	r3, [pc, #144]	@ (8002704 <led_service_init+0x124>)
 8002672:	9301      	str	r3, [sp, #4]
 8002674:	4b24      	ldr	r3, [pc, #144]	@ (8002708 <led_service_init+0x128>)
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	4613      	mov	r3, r2
 800267a:	f06f 0203 	mvn.w	r2, #3
 800267e:	2164      	movs	r1, #100	@ 0x64
 8002680:	2001      	movs	r0, #1
 8002682:	f000 fa0d 	bl	8002aa0 <log_event_auto>
        return;
 8002686:	e02f      	b.n	80026e8 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8002688:	463b      	mov	r3, r7
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	605a      	str	r2, [r3, #4]
 8002690:	609a      	str	r2, [r3, #8]
 8002692:	60da      	str	r2, [r3, #12]
 8002694:	611a      	str	r2, [r3, #16]
 8002696:	615a      	str	r2, [r3, #20]
 8002698:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 800269a:	2360      	movs	r3, #96	@ 0x60
 800269c:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026a2:	2300      	movs	r3, #0
 80026a4:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 80026b2:	2300      	movs	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 80026b6:	463b      	mov	r3, r7
 80026b8:	2200      	movs	r2, #0
 80026ba:	4619      	mov	r1, r3
 80026bc:	480e      	ldr	r0, [pc, #56]	@ (80026f8 <led_service_init+0x118>)
 80026be:	f00b f81f 	bl	800d700 <HAL_TIM_PWM_ConfigChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00c      	beq.n	80026e2 <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 80026c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002700 <led_service_init+0x120>)
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <led_service_init+0x12c>)
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002708 <led_service_init+0x128>)
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	4613      	mov	r3, r2
 80026d4:	f06f 0203 	mvn.w	r2, #3
 80026d8:	2164      	movs	r1, #100	@ 0x64
 80026da:	2001      	movs	r0, #1
 80026dc:	f000 f9e0 	bl	8002aa0 <log_event_auto>
        return;
 80026e0:	e002      	b.n	80026e8 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 80026e2:	4804      	ldr	r0, [pc, #16]	@ (80026f4 <led_service_init+0x114>)
 80026e4:	f7ff fe2a 	bl	800233c <led_force_off>
}
 80026e8:	3720      	adds	r7, #32
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	200000d6 	.word	0x200000d6
 80026f4:	20000000 	.word	0x20000000
 80026f8:	200031e0 	.word	0x200031e0
 80026fc:	40014000 	.word	0x40014000
 8002700:	080116ec 	.word	0x080116ec
 8002704:	08011778 	.word	0x08011778
 8002708:	08011750 	.word	0x08011750
 800270c:	0801179c 	.word	0x0801179c

08002710 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002712:	b097      	sub	sp, #92	@ 0x5c
 8002714:	af0a      	add	r7, sp, #40	@ 0x28
 8002716:	6178      	str	r0, [r7, #20]
 8002718:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 80d2 	beq.w	80028c6 <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	2b08      	cmp	r3, #8
 8002726:	d902      	bls.n	800272e <led_on_led_ctrl+0x1e>
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	2b2a      	cmp	r3, #42	@ 0x2a
 800272c:	d90e      	bls.n	800274c <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 800272e:	4a68      	ldr	r2, [pc, #416]	@ (80028d0 <led_on_led_ctrl+0x1c0>)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	9302      	str	r3, [sp, #8]
 8002734:	4b67      	ldr	r3, [pc, #412]	@ (80028d4 <led_on_led_ctrl+0x1c4>)
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	4b67      	ldr	r3, [pc, #412]	@ (80028d8 <led_on_led_ctrl+0x1c8>)
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	4613      	mov	r3, r2
 800273e:	f06f 0203 	mvn.w	r2, #3
 8002742:	2164      	movs	r1, #100	@ 0x64
 8002744:	2001      	movs	r0, #1
 8002746:	f000 f9ab 	bl	8002aa0 <log_event_auto>
        return;
 800274a:	e0bd      	b.n	80028c8 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 800274c:	f107 031c 	add.w	r3, r7, #28
 8002750:	461a      	mov	r2, r3
 8002752:	6939      	ldr	r1, [r7, #16]
 8002754:	6978      	ldr	r0, [r7, #20]
 8002756:	f7fe f84c 	bl	80007f2 <led_ctrl_req_decoder>
 800275a:	4603      	mov	r3, r0
 800275c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 8002760:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00f      	beq.n	8002788 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 8002768:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800276c:	4958      	ldr	r1, [pc, #352]	@ (80028d0 <led_on_led_ctrl+0x1c0>)
 800276e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002772:	9302      	str	r3, [sp, #8]
 8002774:	4b59      	ldr	r3, [pc, #356]	@ (80028dc <led_on_led_ctrl+0x1cc>)
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	4b59      	ldr	r3, [pc, #356]	@ (80028e0 <led_on_led_ctrl+0x1d0>)
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	460b      	mov	r3, r1
 800277e:	2164      	movs	r1, #100	@ 0x64
 8002780:	2001      	movs	r0, #1
 8002782:	f000 f98d 	bl	8002aa0 <log_event_auto>
        return;
 8002786:	e09f      	b.n	80028c8 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8002788:	7f7b      	ldrb	r3, [r7, #29]
 800278a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 800278e:	2301      	movs	r3, #1
 8002790:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 8002794:	2300      	movs	r3, #0
 8002796:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80027a0:	2300      	movs	r3, #0
 80027a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027a4:	e02d      	b.n	8002802 <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 80027a6:	2301      	movs	r3, #1
 80027a8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 80027ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80027b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027b4:	4013      	ands	r3, r2
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01e      	beq.n	80027fa <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 80027bc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80027c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027c4:	4313      	orrs	r3, r2
 80027c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 80027ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	4a45      	ldr	r2, [pc, #276]	@ (80028e4 <led_on_led_ctrl+0x1d4>)
 80027d0:	1898      	adds	r0, r3, r2
 80027d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	3320      	adds	r3, #32
 80027d8:	f107 0210 	add.w	r2, r7, #16
 80027dc:	4413      	add	r3, r2
 80027de:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 80027e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	3320      	adds	r3, #32
 80027e8:	f107 0210 	add.w	r2, r7, #16
 80027ec:	4413      	add	r3, r2
 80027ee:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80027f2:	461a      	mov	r2, r3
 80027f4:	f7ff fe6a 	bl	80024cc <led_apply_config>
 80027f8:	e000      	b.n	80027fc <led_on_led_ctrl+0xec>
            continue;
 80027fa:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80027fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027fe:	3301      	adds	r3, #1
 8002800:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0ce      	beq.n	80027a6 <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002808:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800280c:	43db      	mvns	r3, r3
 800280e:	b2da      	uxtb	r2, r3
 8002810:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002814:	4013      	ands	r3, r2
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 800281c:	2301      	movs	r3, #1
 800281e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002822:	e00a      	b.n	800283a <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8002824:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002828:	2b00      	cmp	r3, #0
 800282a:	d106      	bne.n	800283a <led_on_led_ctrl+0x12a>
 800282c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8002834:	2301      	movs	r3, #1
 8002836:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 800283a:	7f3b      	ldrb	r3, [r7, #28]
 800283c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002840:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff fc6b 	bl	8002120 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 800284a:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 800284e:	4e20      	ldr	r6, [pc, #128]	@ (80028d0 <led_on_led_ctrl+0x1c0>)
 8002850:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002854:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8002858:	4b22      	ldr	r3, [pc, #136]	@ (80028e4 <led_on_led_ctrl+0x1d4>)
 800285a:	7b1b      	ldrb	r3, [r3, #12]
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	4b21      	ldr	r3, [pc, #132]	@ (80028e4 <led_on_led_ctrl+0x1d4>)
 8002860:	89db      	ldrh	r3, [r3, #14]
 8002862:	4821      	ldr	r0, [pc, #132]	@ (80028e8 <led_on_led_ctrl+0x1d8>)
 8002864:	fba0 0303 	umull	r0, r3, r0, r3
 8002868:	095b      	lsrs	r3, r3, #5
 800286a:	b29b      	uxth	r3, r3
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	4b1d      	ldr	r3, [pc, #116]	@ (80028e4 <led_on_led_ctrl+0x1d4>)
 8002870:	89db      	ldrh	r3, [r3, #14]
 8002872:	481d      	ldr	r0, [pc, #116]	@ (80028e8 <led_on_led_ctrl+0x1d8>)
 8002874:	fba0 5003 	umull	r5, r0, r0, r3
 8002878:	0940      	lsrs	r0, r0, #5
 800287a:	2564      	movs	r5, #100	@ 0x64
 800287c:	fb05 f000 	mul.w	r0, r5, r0
 8002880:	1a1b      	subs	r3, r3, r0
 8002882:	b29b      	uxth	r3, r3
 8002884:	461d      	mov	r5, r3
 8002886:	4b17      	ldr	r3, [pc, #92]	@ (80028e4 <led_on_led_ctrl+0x1d4>)
 8002888:	7b5b      	ldrb	r3, [r3, #13]
 800288a:	607b      	str	r3, [r7, #4]
 800288c:	4b17      	ldr	r3, [pc, #92]	@ (80028ec <led_on_led_ctrl+0x1dc>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002892:	3301      	adds	r3, #1
 8002894:	4815      	ldr	r0, [pc, #84]	@ (80028ec <led_on_led_ctrl+0x1dc>)
 8002896:	6800      	ldr	r0, [r0, #0]
 8002898:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800289a:	9009      	str	r0, [sp, #36]	@ 0x24
 800289c:	9308      	str	r3, [sp, #32]
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	9007      	str	r0, [sp, #28]
 80028a2:	9506      	str	r5, [sp, #24]
 80028a4:	68b8      	ldr	r0, [r7, #8]
 80028a6:	9005      	str	r0, [sp, #20]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	9304      	str	r3, [sp, #16]
 80028ac:	9103      	str	r1, [sp, #12]
 80028ae:	9202      	str	r2, [sp, #8]
 80028b0:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <led_on_led_ctrl+0x1e0>)
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	4b0f      	ldr	r3, [pc, #60]	@ (80028f4 <led_on_led_ctrl+0x1e4>)
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	4633      	mov	r3, r6
 80028ba:	4622      	mov	r2, r4
 80028bc:	2102      	movs	r1, #2
 80028be:	2001      	movs	r0, #1
 80028c0:	f000 f8ee 	bl	8002aa0 <log_event_auto>
 80028c4:	e000      	b.n	80028c8 <led_on_led_ctrl+0x1b8>
        return;
 80028c6:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 80028c8:	3734      	adds	r7, #52	@ 0x34
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028ce:	bf00      	nop
 80028d0:	080116ec 	.word	0x080116ec
 80028d4:	080117c4 	.word	0x080117c4
 80028d8:	080117e0 	.word	0x080117e0
 80028dc:	080117e4 	.word	0x080117e4
 80028e0:	08011808 	.word	0x08011808
 80028e4:	20000000 	.word	0x20000000
 80028e8:	51eb851f 	.word	0x51eb851f
 80028ec:	200031e0 	.word	0x200031e0
 80028f0:	08011810 	.word	0x08011810
 80028f4:	08011860 	.word	0x08011860

080028f8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002900:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002904:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d013      	beq.n	8002938 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002910:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002914:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002918:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00b      	beq.n	8002938 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002920:	e000      	b.n	8002924 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002922:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002924:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0f9      	beq.n	8002922 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800292e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002938:	687b      	ldr	r3, [r7, #4]
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 800294c:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <log_service_init+0x18>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6898      	ldr	r0, [r3, #8]
 8002952:	2300      	movs	r3, #0
 8002954:	2202      	movs	r2, #2
 8002956:	2100      	movs	r1, #0
 8002958:	f00d fe50 	bl	80105fc <setvbuf>
}
 800295c:	bf00      	nop
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000030 	.word	0x20000030

08002964 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	603a      	str	r2, [r7, #0]
 800296e:	71fb      	strb	r3, [r7, #7]
 8002970:	460b      	mov	r3, r1
 8002972:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 8002974:	79f9      	ldrb	r1, [r7, #7]
 8002976:	79ba      	ldrb	r2, [r7, #6]
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	4803      	ldr	r0, [pc, #12]	@ (8002988 <log_event_ids+0x24>)
 800297c:	f00d fdce 	bl	801051c <iprintf>
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	08011868 	.word	0x08011868

0800298c <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <log_event_names+0x16>
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <log_event_names+0x40>)
 80029a0:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <log_event_names+0x20>
 80029a8:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <log_event_names+0x40>)
 80029aa:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <log_event_names+0x2a>
 80029b2:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <log_event_names+0x40>)
 80029b4:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	68f9      	ldr	r1, [r7, #12]
 80029bc:	4804      	ldr	r0, [pc, #16]	@ (80029d0 <log_event_names+0x44>)
 80029be:	f00d fdad 	bl	801051c <iprintf>
}
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	08011888 	.word	0x08011888
 80029d0:	0801188c 	.word	0x0801188c

080029d4 <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <log_swo_enabled+0x4c>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d017      	beq.n	8002a14 <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 80029e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a24 <log_swo_enabled+0x50>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d011      	beq.n	8002a14 <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 80029f0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80029f4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80029f8:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d009      	beq.n	8002a14 <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002a00:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002a04:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002a08:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <log_swo_enabled+0x40>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <log_swo_enabled+0x42>
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	e000edf0 	.word	0xe000edf0
 8002a24:	e0042000 	.word	0xe0042000

08002a28 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d005      	beq.n	8002a46 <_write+0x1e>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d002      	beq.n	8002a46 <_write+0x1e>
        return -1;
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
 8002a44:	e026      	b.n	8002a94 <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 8002a46:	f7ff ffc5 	bl	80029d4 <log_swo_enabled>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d012      	beq.n	8002a76 <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	e009      	b.n	8002a6a <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff ff4a 	bl	80028f8 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	3301      	adds	r3, #1
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	dbf1      	blt.n	8002a56 <_write+0x2e>
        }
        return len;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	e00e      	b.n	8002a94 <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7e:	68b9      	ldr	r1, [r7, #8]
 8002a80:	4806      	ldr	r0, [pc, #24]	@ (8002a9c <_write+0x74>)
 8002a82:	f00c fced 	bl	800f460 <HAL_UART_Transmit>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <_write+0x68>
        return len;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	e001      	b.n	8002a94 <_write+0x6c>
    return -1;
 8002a90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3718      	adds	r7, #24
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	2000322c 	.word	0x2000322c

08002aa0 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b0a8      	sub	sp, #160	@ 0xa0
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60ba      	str	r2, [r7, #8]
 8002aa8:	607b      	str	r3, [r7, #4]
 8002aaa:	4603      	mov	r3, r0
 8002aac:	73fb      	strb	r3, [r7, #15]
 8002aae:	460b      	mov	r3, r1
 8002ab0:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8002ab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d010      	beq.n	8002adc <log_event_auto+0x3c>
 8002aba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00b      	beq.n	8002adc <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8002ac4:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002ac8:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002aca:	f107 0018 	add.w	r0, r7, #24
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ad4:	2180      	movs	r1, #128	@ 0x80
 8002ad6:	f00d feb7 	bl	8010848 <vsniprintf>
    if(fmt && fmt[0]){
 8002ada:	e003      	b.n	8002ae4 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002adc:	233f      	movs	r3, #63	@ 0x3f
 8002ade:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <log_event_auto+0x4e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	e000      	b.n	8002af0 <log_event_auto+0x50>
 8002aee:	4b0d      	ldr	r3, [pc, #52]	@ (8002b24 <log_event_auto+0x84>)
 8002af0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8002af4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <log_event_auto+0x62>
 8002afc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b00:	e000      	b.n	8002b04 <log_event_auto+0x64>
 8002b02:	4b08      	ldr	r3, [pc, #32]	@ (8002b24 <log_event_auto+0x84>)
 8002b04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002b08:	f107 0318 	add.w	r3, r7, #24
 8002b0c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002b10:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002b14:	4804      	ldr	r0, [pc, #16]	@ (8002b28 <log_event_auto+0x88>)
 8002b16:	f00d fd01 	bl	801051c <iprintf>
}
 8002b1a:	bf00      	nop
 8002b1c:	37a0      	adds	r7, #160	@ 0xa0
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	08011888 	.word	0x08011888
 8002b28:	0801188c 	.word	0x0801188c

08002b2c <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 8002b3e:	887a      	ldrh	r2, [r7, #2]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	619a      	str	r2, [r3, #24]
 8002b44:	e000      	b.n	8002b48 <gpio_bsrr_set+0x1c>
    if (!port) return;
 8002b46:	bf00      	nop
}
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d004      	beq.n	8002b6e <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 8002b64:	887b      	ldrh	r3, [r7, #2]
 8002b66:	041a      	lsls	r2, r3, #16
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	619a      	str	r2, [r3, #24]
 8002b6c:	e000      	b.n	8002b70 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 8002b6e:	bf00      	nop
}
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <motion_hw_init>:

void motion_hw_init(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002b82:	2300      	movs	r3, #0
 8002b84:	71fb      	strb	r3, [r7, #7]
 8002b86:	e02b      	b.n	8002be0 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8002b88:	79fa      	ldrb	r2, [r7, #7]
 8002b8a:	493d      	ldr	r1, [pc, #244]	@ (8002c80 <motion_hw_init+0x104>)
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	79fa      	ldrb	r2, [r7, #7]
 8002b9a:	4939      	ldr	r1, [pc, #228]	@ (8002c80 <motion_hw_init+0x104>)
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	4619      	mov	r1, r3
 8002bac:	f7ff ffd1 	bl	8002b52 <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002bb0:	79fa      	ldrb	r2, [r7, #7]
 8002bb2:	4933      	ldr	r1, [pc, #204]	@ (8002c80 <motion_hw_init+0x104>)
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4413      	add	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	3310      	adds	r3, #16
 8002bc0:	6818      	ldr	r0, [r3, #0]
 8002bc2:	79fa      	ldrb	r2, [r7, #7]
 8002bc4:	492e      	ldr	r1, [pc, #184]	@ (8002c80 <motion_hw_init+0x104>)
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	4413      	add	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	3314      	adds	r3, #20
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	f7ff ffa9 	bl	8002b2c <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	71fb      	strb	r3, [r7, #7]
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d9d0      	bls.n	8002b88 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002be6:	2300      	movs	r3, #0
 8002be8:	71bb      	strb	r3, [r7, #6]
 8002bea:	e034      	b.n	8002c56 <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002bec:	79ba      	ldrb	r2, [r7, #6]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4a22      	ldr	r2, [pc, #136]	@ (8002c80 <motion_hw_init+0x104>)
 8002bf8:	4413      	add	r3, r2
 8002bfa:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	7d9b      	ldrb	r3, [r3, #22]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d110      	bne.n	8002c26 <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	213c      	movs	r1, #60	@ 0x3c
 8002c14:	4618      	mov	r0, r3
 8002c16:	f00a fbad 	bl	800d374 <HAL_TIM_Encoder_Start>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d017      	beq.n	8002c50 <motion_hw_init+0xd4>
                Error_Handler();
 8002c20:	f004 f9be 	bl	8006fa0 <Error_Handler>
 8002c24:	e014      	b.n	8002c50 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	7d9b      	ldrb	r3, [r3, #22]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d110      	bne.n	8002c50 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f006 fa2e 	bl	8009094 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002c40:	4618      	mov	r0, r3
 8002c42:	f006 f99d 	bl	8008f80 <HAL_LPTIM_Encoder_Start>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <motion_hw_init+0xd4>
                Error_Handler();
 8002c4c:	f004 f9a8 	bl	8006fa0 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c50:	79bb      	ldrb	r3, [r7, #6]
 8002c52:	3301      	adds	r3, #1
 8002c54:	71bb      	strb	r3, [r7, #6]
 8002c56:	79bb      	ldrb	r3, [r7, #6]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d9c7      	bls.n	8002bec <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 8002c5c:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <motion_hw_init+0x108>)
 8002c5e:	2220      	movs	r2, #32
 8002c60:	4611      	mov	r1, r2
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff ff75 	bl	8002b52 <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 8002c68:	4b07      	ldr	r3, [pc, #28]	@ (8002c88 <motion_hw_init+0x10c>)
 8002c6a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c6e:	4611      	mov	r1, r2
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff6e 	bl	8002b52 <gpio_bsrr_reset>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	08011ef8 	.word	0x08011ef8
 8002c84:	48000800 	.word	0x48000800
 8002c88:	48000c00 	.word	0x48000c00

08002c8c <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	460a      	mov	r2, r1
 8002c96:	71fb      	strb	r3, [r7, #7]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d82e      	bhi.n	8002d00 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002ca2:	79bb      	ldrb	r3, [r7, #6]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d015      	beq.n	8002cd4 <motion_hw_set_dir+0x48>
 8002ca8:	79fa      	ldrb	r2, [r7, #7]
 8002caa:	4917      	ldr	r1, [pc, #92]	@ (8002d08 <motion_hw_set_dir+0x7c>)
 8002cac:	4613      	mov	r3, r2
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	4413      	add	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	3308      	adds	r3, #8
 8002cb8:	6818      	ldr	r0, [r3, #0]
 8002cba:	79fa      	ldrb	r2, [r7, #7]
 8002cbc:	4912      	ldr	r1, [pc, #72]	@ (8002d08 <motion_hw_set_dir+0x7c>)
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	330c      	adds	r3, #12
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f7ff ff2d 	bl	8002b2c <gpio_bsrr_set>
 8002cd2:	e016      	b.n	8002d02 <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002cd4:	79fa      	ldrb	r2, [r7, #7]
 8002cd6:	490c      	ldr	r1, [pc, #48]	@ (8002d08 <motion_hw_set_dir+0x7c>)
 8002cd8:	4613      	mov	r3, r2
 8002cda:	00db      	lsls	r3, r3, #3
 8002cdc:	4413      	add	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	3308      	adds	r3, #8
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	79fa      	ldrb	r2, [r7, #7]
 8002ce8:	4907      	ldr	r1, [pc, #28]	@ (8002d08 <motion_hw_set_dir+0x7c>)
 8002cea:	4613      	mov	r3, r2
 8002cec:	00db      	lsls	r3, r3, #3
 8002cee:	4413      	add	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	440b      	add	r3, r1
 8002cf4:	330c      	adds	r3, #12
 8002cf6:	881b      	ldrh	r3, [r3, #0]
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f7ff ff2a 	bl	8002b52 <gpio_bsrr_reset>
 8002cfe:	e000      	b.n	8002d02 <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d00:	bf00      	nop
}
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	08011ef8 	.word	0x08011ef8

08002d0c <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	460a      	mov	r2, r1
 8002d16:	71fb      	strb	r3, [r7, #7]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d82e      	bhi.n	8002d80 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002d22:	79bb      	ldrb	r3, [r7, #6]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d015      	beq.n	8002d54 <motion_hw_enable+0x48>
 8002d28:	79fa      	ldrb	r2, [r7, #7]
 8002d2a:	4917      	ldr	r1, [pc, #92]	@ (8002d88 <motion_hw_enable+0x7c>)
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	4413      	add	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	3310      	adds	r3, #16
 8002d38:	6818      	ldr	r0, [r3, #0]
 8002d3a:	79fa      	ldrb	r2, [r7, #7]
 8002d3c:	4912      	ldr	r1, [pc, #72]	@ (8002d88 <motion_hw_enable+0x7c>)
 8002d3e:	4613      	mov	r3, r2
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	4413      	add	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	440b      	add	r3, r1
 8002d48:	3314      	adds	r3, #20
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f7ff ff00 	bl	8002b52 <gpio_bsrr_reset>
 8002d52:	e016      	b.n	8002d82 <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002d54:	79fa      	ldrb	r2, [r7, #7]
 8002d56:	490c      	ldr	r1, [pc, #48]	@ (8002d88 <motion_hw_enable+0x7c>)
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	3310      	adds	r3, #16
 8002d64:	6818      	ldr	r0, [r3, #0]
 8002d66:	79fa      	ldrb	r2, [r7, #7]
 8002d68:	4907      	ldr	r1, [pc, #28]	@ (8002d88 <motion_hw_enable+0x7c>)
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	4413      	add	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	440b      	add	r3, r1
 8002d74:	3314      	adds	r3, #20
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	4619      	mov	r1, r3
 8002d7a:	f7ff fed7 	bl	8002b2c <gpio_bsrr_set>
 8002d7e:	e000      	b.n	8002d82 <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d80:	bf00      	nop
}
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	08011ef8 	.word	0x08011ef8

08002d8c <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d814      	bhi.n	8002dc6 <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002d9c:	79fa      	ldrb	r2, [r7, #7]
 8002d9e:	490c      	ldr	r1, [pc, #48]	@ (8002dd0 <motion_hw_step_high+0x44>)
 8002da0:	4613      	mov	r3, r2
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	4413      	add	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	6818      	ldr	r0, [r3, #0]
 8002dac:	79fa      	ldrb	r2, [r7, #7]
 8002dae:	4908      	ldr	r1, [pc, #32]	@ (8002dd0 <motion_hw_step_high+0x44>)
 8002db0:	4613      	mov	r3, r2
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	4413      	add	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	3304      	adds	r3, #4
 8002dbc:	881b      	ldrh	r3, [r3, #0]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	f7ff feb4 	bl	8002b2c <gpio_bsrr_set>
 8002dc4:	e000      	b.n	8002dc8 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002dc6:	bf00      	nop
}
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	08011ef8 	.word	0x08011ef8

08002dd4 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d814      	bhi.n	8002e0e <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002de4:	79fa      	ldrb	r2, [r7, #7]
 8002de6:	490c      	ldr	r1, [pc, #48]	@ (8002e18 <motion_hw_step_low+0x44>)
 8002de8:	4613      	mov	r3, r2
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	4413      	add	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	6818      	ldr	r0, [r3, #0]
 8002df4:	79fa      	ldrb	r2, [r7, #7]
 8002df6:	4908      	ldr	r1, [pc, #32]	@ (8002e18 <motion_hw_step_low+0x44>)
 8002df8:	4613      	mov	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	3304      	adds	r3, #4
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	4619      	mov	r1, r3
 8002e08:	f7ff fea3 	bl	8002b52 <gpio_bsrr_reset>
 8002e0c:	e000      	b.n	8002e10 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002e0e:	bf00      	nop
}
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	08011ef8 	.word	0x08011ef8

08002e1c <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <motion_hw_encoder_read_raw+0x14>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	e015      	b.n	8002e5c <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002e30:	79fa      	ldrb	r2, [r7, #7]
 8002e32:	4613      	mov	r3, r2
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4413      	add	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8002e68 <motion_hw_encoder_read_raw+0x4c>)
 8002e3c:	4413      	add	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	7d9b      	ldrb	r3, [r3, #22]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d104      	bne.n	8002e52 <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e50:	e004      	b.n	8002e5c <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	b29b      	uxth	r3, r3
    }
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	08011ef8 	.word	0x08011ef8

08002e6c <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	4603      	mov	r3, r0
 8002e74:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d901      	bls.n	8002e80 <motion_hw_encoder_bits+0x14>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e008      	b.n	8002e92 <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 8002e80:	79fa      	ldrb	r2, [r7, #7]
 8002e82:	4907      	ldr	r1, [pc, #28]	@ (8002ea0 <motion_hw_encoder_bits+0x34>)
 8002e84:	4613      	mov	r3, r2
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	440b      	add	r3, r1
 8002e8e:	3320      	adds	r3, #32
 8002e90:	781b      	ldrb	r3, [r3, #0]
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	08011ef8 	.word	0x08011ef8

08002ea4 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	22ab      	movs	r2, #171	@ 0xab
 8002eb4:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	701a      	strb	r2, [r3, #0]
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
 8002ed2:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	4413      	add	r3, r2
 8002eda:	2254      	movs	r2, #84	@ 0x54
 8002edc:	701a      	strb	r2, [r3, #0]
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <motion_test_b2_on_press>:
#else
#define motion_auto_friction_is_armed() (0u)
#endif /* MOTION_FRICTION_ENABLE */

/* B2 toggle desativado: handlers no-op */
void motion_test_b2_on_press(void) { /* noop */ }
 8002eea:	b480      	push	{r7}
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	bf00      	nop
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <motion_test_b2_on_release>:
void motion_test_b2_on_release(void) { /* noop */ }
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
	...

08002f08 <dda_steps_per_rev_axis>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 5000 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 5000u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor[MOTION_AXIS_COUNT] = { MICROSTEP_FACTOR, MICROSTEP_FACTOR, MICROSTEP_FACTOR };
static inline uint32_t dda_steps_per_rev_axis(uint8_t axis) {
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <dda_steps_per_rev_axis+0x14>
 8002f18:	2300      	movs	r3, #0
 8002f1a:	71fb      	strb	r3, [r7, #7]
    return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor[axis];
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	4a07      	ldr	r2, [pc, #28]	@ (8002f3c <dda_steps_per_rev_axis+0x34>)
 8002f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	461a      	mov	r2, r3
 8002f28:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002f2c:	fb02 f303 	mul.w	r3, r2, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	20000010 	.word	0x20000010

08002f40 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
#endif /* MOTION_CSV_TEXT_ENABLE */
}
 8002f50:	bf00      	nop
 8002f52:	3714      	adds	r7, #20
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <motion_lock>:
#endif

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f62:	f3ef 8310 	mrs	r3, PRIMASK
 8002f66:	603b      	str	r3, [r7, #0]
  return(result);
 8002f68:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002f6a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f6c:	b672      	cpsid	i
}
 8002f6e:	bf00      	nop
    __disable_irq();
    return primask;
 8002f70:	687b      	ldr	r3, [r7, #4]
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002f7e:	b480      	push	{r7}
 8002f80:	b085      	sub	sp, #20
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f383 8810 	msr	PRIMASK, r3
}
 8002f90:	bf00      	nop
    __set_PRIMASK(primask);
}
 8002f92:	bf00      	nop
 8002f94:	3714      	adds	r7, #20
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
	...

08002fa0 <motion_select_master_axis_progress>:
/* =======================
 *  Seleção de Mestre (modo progress)
 * ======================= */
#if MOTION_PROGRESS_MODE
static inline int8_t motion_select_master_axis_progress(void)
{
 8002fa0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002fa4:	b092      	sub	sp, #72	@ 0x48
 8002fa6:	af00      	add	r7, sp, #0
    int8_t master = -1;
 8002fa8:	23ff      	movs	r3, #255	@ 0xff
 8002faa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t m_num = 0u, m_den = 1u;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* 1) Preferir o menor progresso ENTRE eixos que ainda têm trabalho (ativo+fila)
          e que participam do segmento atual (total_steps>0). */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002fbc:	e075      	b.n	80030aa <motion_select_master_axis_progress+0x10a>
        /* total restante (ativo + fila) em O(1) */
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002fbe:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	4413      	add	r3, r2
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	4a5c      	ldr	r2, [pc, #368]	@ (800313c <motion_select_master_axis_progress+0x19c>)
 8002fcc:	4413      	add	r3, r2
 8002fce:	623b      	str	r3, [r7, #32]
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	689b      	ldr	r3, [r3, #8]
                          ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d905      	bls.n	8002fe8 <motion_select_master_axis_progress+0x48>
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	e000      	b.n	8002fea <motion_select_master_axis_progress+0x4a>
 8002fe8:	2300      	movs	r3, #0
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002fea:	61fb      	str	r3, [r7, #28]
        uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002fec:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002ff0:	4a53      	ldr	r2, [pc, #332]	@ (8003140 <motion_select_master_axis_progress+0x1a0>)
 8002ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff6:	69fa      	ldr	r2, [r7, #28]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d04b      	beq.n	800309a <motion_select_master_axis_progress+0xfa>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d049      	beq.n	800309e <motion_select_master_axis_progress+0xfe>

        uint32_t num = ax->emitted_steps; /* progresso acumulado */
 800300a:	6a3b      	ldr	r3, [r7, #32]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	617b      	str	r3, [r7, #20]
        uint32_t den = ax->total_steps;   /* tamanho do segmento */
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	613b      	str	r3, [r7, #16]
        if (master < 0) { master = (int8_t)axis; m_num = num; m_den = den; }
 8003016:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800301a:	2b00      	cmp	r3, #0
 800301c:	da08      	bge.n	8003030 <motion_select_master_axis_progress+0x90>
 800301e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003022:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	643b      	str	r3, [r7, #64]	@ 0x40
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800302e:	e037      	b.n	80030a0 <motion_select_master_axis_progress+0x100>
        else if ((uint64_t)num * (uint64_t)m_den < (uint64_t)m_num * (uint64_t)den) {
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2200      	movs	r2, #0
 8003034:	4698      	mov	r8, r3
 8003036:	4691      	mov	r9, r2
 8003038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800303a:	2200      	movs	r2, #0
 800303c:	469a      	mov	sl, r3
 800303e:	4693      	mov	fp, r2
 8003040:	fb0a f209 	mul.w	r2, sl, r9
 8003044:	fb08 f30b 	mul.w	r3, r8, fp
 8003048:	4413      	add	r3, r2
 800304a:	fba8 010a 	umull	r0, r1, r8, sl
 800304e:	440b      	add	r3, r1
 8003050:	4619      	mov	r1, r3
 8003052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003054:	2200      	movs	r2, #0
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	60fa      	str	r2, [r7, #12]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	2200      	movs	r2, #0
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	607a      	str	r2, [r7, #4]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	fb02 f203 	mul.w	r2, r2, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68be      	ldr	r6, [r7, #8]
 800306e:	fb06 f303 	mul.w	r3, r6, r3
 8003072:	4413      	add	r3, r2
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	683e      	ldr	r6, [r7, #0]
 8003078:	fba2 4506 	umull	r4, r5, r2, r6
 800307c:	442b      	add	r3, r5
 800307e:	461d      	mov	r5, r3
 8003080:	42a0      	cmp	r0, r4
 8003082:	eb71 0305 	sbcs.w	r3, r1, r5
 8003086:	d20b      	bcs.n	80030a0 <motion_select_master_axis_progress+0x100>
            master = (int8_t)axis; m_num = num; m_den = den;
 8003088:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800308c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	643b      	str	r3, [r7, #64]	@ 0x40
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003098:	e002      	b.n	80030a0 <motion_select_master_axis_progress+0x100>
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 800309a:	bf00      	nop
 800309c:	e000      	b.n	80030a0 <motion_select_master_axis_progress+0x100>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 800309e:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030a0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80030a4:	3301      	adds	r3, #1
 80030a6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80030aa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d985      	bls.n	8002fbe <motion_select_master_axis_progress+0x1e>
        }
    }

    /* 2) Fallback: se ninguém do segmento atual tem rem_total>0, escolha
          o eixo com MAIOR rem_total geral (apontando para o próximo da fila). */
    if (master < 0) {
 80030b2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	da37      	bge.n	800312a <motion_select_master_axis_progress+0x18a>
        uint32_t best_rem = 0u;
 80030ba:	2300      	movs	r3, #0
 80030bc:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030be:	2300      	movs	r3, #0
 80030c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80030c4:	e02d      	b.n	8003122 <motion_select_master_axis_progress+0x182>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 80030c6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80030ca:	4613      	mov	r3, r2
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	4413      	add	r3, r2
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	4a1a      	ldr	r2, [pc, #104]	@ (800313c <motion_select_master_axis_progress+0x19c>)
 80030d4:	4413      	add	r3, r2
 80030d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 80030d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030de:	689b      	ldr	r3, [r3, #8]
                              ? (ax->total_steps - ax->emitted_steps) : 0u;
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d905      	bls.n	80030f0 <motion_select_master_axis_progress+0x150>
 80030e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	e000      	b.n	80030f2 <motion_select_master_axis_progress+0x152>
 80030f0:	2300      	movs	r3, #0
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 80030f2:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t rem_total = active + g_queue_rem_steps[axis];
 80030f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80030f8:	4a11      	ldr	r2, [pc, #68]	@ (8003140 <motion_select_master_axis_progress+0x1a0>)
 80030fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003100:	4413      	add	r3, r2
 8003102:	627b      	str	r3, [r7, #36]	@ 0x24
            if (rem_total > best_rem) { best_rem = rem_total; master = (int8_t)axis; }
 8003104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003108:	429a      	cmp	r2, r3
 800310a:	d905      	bls.n	8003118 <motion_select_master_axis_progress+0x178>
 800310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003110:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003114:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003118:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800311c:	3301      	adds	r3, #1
 800311e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8003122:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003126:	2b02      	cmp	r3, #2
 8003128:	d9cd      	bls.n	80030c6 <motion_select_master_axis_progress+0x126>
        }
    }

    return master;
 800312a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800312e:	4618      	mov	r0, r3
 8003130:	3748      	adds	r7, #72	@ 0x48
 8003132:	46bd      	mov	sp, r7
 8003134:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	200000e4 	.word	0x200000e4
 8003140:	20002d80 	.word	0x20002d80

08003144 <motion_total_for_axis>:
#endif /* MOTION_PROGRESS_MODE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d002      	beq.n	800315c <motion_total_for_axis+0x18>
 8003156:	2b01      	cmp	r3, #1
 8003158:	d003      	beq.n	8003162 <motion_total_for_axis+0x1e>
 800315a:	e005      	b.n	8003168 <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	e004      	b.n	800316c <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	e001      	b.n	800316c <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	695b      	ldr	r3, [r3, #20]
    }
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	460b      	mov	r3, r1
 8003182:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003184:	78fb      	ldrb	r3, [r7, #3]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <motion_velocity_for_axis+0x18>
 800318a:	2b01      	cmp	r3, #1
 800318c:	d003      	beq.n	8003196 <motion_velocity_for_axis+0x1e>
 800318e:	e005      	b.n	800319c <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	885b      	ldrh	r3, [r3, #2]
 8003194:	e004      	b.n	80031a0 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	891b      	ldrh	r3, [r3, #8]
 800319a:	e001      	b.n	80031a0 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	460b      	mov	r3, r1
 80031b6:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d002      	beq.n	80031c4 <motion_kp_for_axis+0x18>
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d003      	beq.n	80031ca <motion_kp_for_axis+0x1e>
 80031c2:	e005      	b.n	80031d0 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	8b1b      	ldrh	r3, [r3, #24]
 80031c8:	e004      	b.n	80031d4 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	8bdb      	ldrh	r3, [r3, #30]
 80031ce:	e001      	b.n	80031d4 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80031ec:	78fb      	ldrb	r3, [r7, #3]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <motion_ki_for_axis+0x18>
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d003      	beq.n	80031fe <motion_ki_for_axis+0x1e>
 80031f6:	e005      	b.n	8003204 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	8b5b      	ldrh	r3, [r3, #26]
 80031fc:	e004      	b.n	8003208 <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	8c1b      	ldrh	r3, [r3, #32]
 8003202:	e001      	b.n	8003208 <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8003208:	4618      	mov	r0, r3
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003220:	78fb      	ldrb	r3, [r7, #3]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <motion_kd_for_axis+0x18>
 8003226:	2b01      	cmp	r3, #1
 8003228:	d003      	beq.n	8003232 <motion_kd_for_axis+0x1e>
 800322a:	e005      	b.n	8003238 <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	8b9b      	ldrh	r3, [r3, #28]
 8003230:	e004      	b.n	800323c <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8003236:	e001      	b.n	800323c <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 800323c:	4618      	mov	r0, r3
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2b7f      	cmp	r3, #127	@ 0x7f
 8003254:	dd01      	ble.n	800325a <motion_clamp_error+0x12>
 8003256:	237f      	movs	r3, #127	@ 0x7f
 8003258:	e008      	b.n	800326c <motion_clamp_error+0x24>
    if (value < -128) return -128;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003260:	da02      	bge.n	8003268 <motion_clamp_error+0x20>
 8003262:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8003266:	e001      	b.n	800326c <motion_clamp_error+0x24>
    return (int8_t)value;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	b25b      	sxtb	r3, r3
}
 800326c:	4618      	mov	r0, r3
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <motion_microsteps_allowed>:

/* =======================
 *  Helpers de microsteps (validação/normalização)
 * ======================= */
static inline uint8_t motion_microsteps_allowed(uint16_t ms)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	80fb      	strh	r3, [r7, #6]
    switch (ms) {
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003288:	d022      	beq.n	80032d0 <motion_microsteps_allowed+0x58>
 800328a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800328e:	dc21      	bgt.n	80032d4 <motion_microsteps_allowed+0x5c>
 8003290:	2b80      	cmp	r3, #128	@ 0x80
 8003292:	d01d      	beq.n	80032d0 <motion_microsteps_allowed+0x58>
 8003294:	2b80      	cmp	r3, #128	@ 0x80
 8003296:	dc1d      	bgt.n	80032d4 <motion_microsteps_allowed+0x5c>
 8003298:	2b40      	cmp	r3, #64	@ 0x40
 800329a:	d019      	beq.n	80032d0 <motion_microsteps_allowed+0x58>
 800329c:	2b40      	cmp	r3, #64	@ 0x40
 800329e:	dc19      	bgt.n	80032d4 <motion_microsteps_allowed+0x5c>
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	dc10      	bgt.n	80032c6 <motion_microsteps_allowed+0x4e>
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	dc13      	bgt.n	80032d0 <motion_microsteps_allowed+0x58>
 80032a8:	e014      	b.n	80032d4 <motion_microsteps_allowed+0x5c>
 80032aa:	3b04      	subs	r3, #4
 80032ac:	4a0d      	ldr	r2, [pc, #52]	@ (80032e4 <motion_microsteps_allowed+0x6c>)
 80032ae:	fa22 f303 	lsr.w	r3, r2, r3
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	bf14      	ite	ne
 80032ba:	2301      	movne	r3, #1
 80032bc:	2300      	moveq	r3, #0
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d105      	bne.n	80032d0 <motion_microsteps_allowed+0x58>
 80032c4:	e006      	b.n	80032d4 <motion_microsteps_allowed+0x5c>
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	dc04      	bgt.n	80032d4 <motion_microsteps_allowed+0x5c>
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	daed      	bge.n	80032aa <motion_microsteps_allowed+0x32>
 80032ce:	e001      	b.n	80032d4 <motion_microsteps_allowed+0x5c>
        case 1u: case 2u: case 4u: case 8u:
        case 16u: case 32u: case 64u: case 128u: case 256u:
            return 1u;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e000      	b.n	80032d6 <motion_microsteps_allowed+0x5e>
        default:
            return 0u;
 80032d4:	2300      	movs	r3, #0
    }
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	10001011 	.word	0x10001011

080032e8 <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 80032e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ec:	b0ab      	sub	sp, #172	@ 0xac
 80032ee:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 80032f0:	4bbd      	ldr	r3, [pc, #756]	@ (80035e8 <motion_refresh_status_locked+0x300>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	4bbd      	ldr	r3, [pc, #756]	@ (80035ec <motion_refresh_status_locked+0x304>)
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <motion_refresh_status_locked+0x1c>
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <motion_refresh_status_locked+0x1e>
 8003304:	2300      	movs	r3, #0
 8003306:	4413      	add	r3, r2
 8003308:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 800330c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003310:	2bff      	cmp	r3, #255	@ 0xff
 8003312:	d902      	bls.n	800331a <motion_refresh_status_locked+0x32>
 8003314:	23ff      	movs	r3, #255	@ 0xff
 8003316:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 800331a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800331e:	b2db      	uxtb	r3, r3
 8003320:	4ab3      	ldr	r2, [pc, #716]	@ (80035f0 <motion_refresh_status_locked+0x308>)
 8003322:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003324:	2300      	movs	r3, #0
 8003326:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 800332a:	e179      	b.n	8003620 <motion_refresh_status_locked+0x338>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 800332c:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003330:	4613      	mov	r3, r2
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	4413      	add	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	4aae      	ldr	r2, [pc, #696]	@ (80035f4 <motion_refresh_status_locked+0x30c>)
 800333a:	4413      	add	r3, r2
 800333c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8003340:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 800334a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 8003354:	2300      	movs	r3, #0
 8003356:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 800335a:	4ba4      	ldr	r3, [pc, #656]	@ (80035ec <motion_refresh_status_locked+0x304>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	d04c      	beq.n	80033fe <motion_refresh_status_locked+0x116>
 8003364:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003368:	2b00      	cmp	r3, #0
 800336a:	d048      	beq.n	80033fe <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 800336c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003370:	2200      	movs	r2, #0
 8003372:	663b      	str	r3, [r7, #96]	@ 0x60
 8003374:	667a      	str	r2, [r7, #100]	@ 0x64
 8003376:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800337a:	1891      	adds	r1, r2, r2
 800337c:	6239      	str	r1, [r7, #32]
 800337e:	415b      	adcs	r3, r3
 8003380:	627b      	str	r3, [r7, #36]	@ 0x24
 8003382:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003386:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003388:	eb12 0801 	adds.w	r8, r2, r1
 800338c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800338e:	eb43 0901 	adc.w	r9, r3, r1
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800339e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80033a2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80033a6:	eb18 0102 	adds.w	r1, r8, r2
 80033aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80033ac:	eb49 0303 	adc.w	r3, r9, r3
 80033b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033b4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80033b8:	4602      	mov	r2, r0
 80033ba:	189b      	adds	r3, r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
 80033be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033c0:	460a      	mov	r2, r1
 80033c2:	4153      	adcs	r3, r2
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033ca:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 80033ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033d2:	2200      	movs	r2, #0
 80033d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80033d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80033d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80033dc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80033e0:	f7fc ff96 	bl	8000310 <__aeabi_uldivmod>
 80033e4:	4602      	mov	r2, r0
 80033e6:	460b      	mov	r3, r1
 80033e8:	4613      	mov	r3, r2
 80033ea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 80033ee:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80033f2:	2b64      	cmp	r3, #100	@ 0x64
 80033f4:	d95a      	bls.n	80034ac <motion_refresh_status_locked+0x1c4>
 80033f6:	2364      	movs	r3, #100	@ 0x64
 80033f8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 80033fc:	e056      	b.n	80034ac <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 80033fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003402:	2b00      	cmp	r3, #0
 8003404:	d108      	bne.n	8003418 <motion_refresh_status_locked+0x130>
 8003406:	4b79      	ldr	r3, [pc, #484]	@ (80035ec <motion_refresh_status_locked+0x304>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <motion_refresh_status_locked+0x130>
            pct = 100u;
 8003410:	2364      	movs	r3, #100	@ 0x64
 8003412:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003416:	e04a      	b.n	80034ae <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 8003418:	4b74      	ldr	r3, [pc, #464]	@ (80035ec <motion_refresh_status_locked+0x304>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d145      	bne.n	80034ae <motion_refresh_status_locked+0x1c6>
 8003422:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003426:	2b00      	cmp	r3, #0
 8003428:	d041      	beq.n	80034ae <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 800342a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800342e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003432:	429a      	cmp	r2, r3
 8003434:	d236      	bcs.n	80034a4 <motion_refresh_status_locked+0x1bc>
 8003436:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800343a:	2200      	movs	r2, #0
 800343c:	469a      	mov	sl, r3
 800343e:	4693      	mov	fp, r2
 8003440:	4652      	mov	r2, sl
 8003442:	465b      	mov	r3, fp
 8003444:	1891      	adds	r1, r2, r2
 8003446:	6139      	str	r1, [r7, #16]
 8003448:	415b      	adcs	r3, r3
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003450:	eb12 040a 	adds.w	r4, r2, sl
 8003454:	eb43 050b 	adc.w	r5, r3, fp
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	016b      	lsls	r3, r5, #5
 8003462:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003466:	0162      	lsls	r2, r4, #5
 8003468:	18a1      	adds	r1, r4, r2
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	eb45 0303 	adc.w	r3, r5, r3
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003476:	460b      	mov	r3, r1
 8003478:	eb13 030a 	adds.w	r3, r3, sl
 800347c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800347e:	4613      	mov	r3, r2
 8003480:	eb43 030b 	adc.w	r3, r3, fp
 8003484:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003486:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800348a:	2200      	movs	r2, #0
 800348c:	633b      	str	r3, [r7, #48]	@ 0x30
 800348e:	637a      	str	r2, [r7, #52]	@ 0x34
 8003490:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003494:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003498:	f7fc ff3a 	bl	8000310 <__aeabi_uldivmod>
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	b2d3      	uxtb	r3, r2
 80034a2:	e000      	b.n	80034a6 <motion_refresh_status_locked+0x1be>
 80034a4:	2364      	movs	r3, #100	@ 0x64
 80034a6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80034aa:	e000      	b.n	80034ae <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 80034ac:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 80034ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034b2:	4a51      	ldr	r2, [pc, #324]	@ (80035f8 <motion_refresh_status_locked+0x310>)
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	4413      	add	r3, r2
 80034b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034bc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034c0:	4a4e      	ldr	r2, [pc, #312]	@ (80035fc <motion_refresh_status_locked+0x314>)
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4413      	add	r3, r2
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	1a86      	subs	r6, r0, r2
 80034cc:	603e      	str	r6, [r7, #0]
 80034ce:	eb61 0303 	sbc.w	r3, r1, r3
 80034d2:	607b      	str	r3, [r7, #4]
 80034d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034d8:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 80034dc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80034e0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80034e4:	f173 0300 	sbcs.w	r3, r3, #0
 80034e8:	db06      	blt.n	80034f8 <motion_refresh_status_locked+0x210>
 80034ea:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80034ee:	f04f 0300 	mov.w	r3, #0
 80034f2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 80034f6:	e00c      	b.n	8003512 <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 80034f8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80034fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003500:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8003504:	da05      	bge.n	8003512 <motion_refresh_status_locked+0x22a>
 8003506:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800350a:	f04f 33ff 	mov.w	r3, #4294967295
 800350e:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8003512:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff fcf6 	bl	8002f08 <dda_steps_per_rev_axis>
 800351c:	4603      	mov	r3, r0
 800351e:	2200      	movs	r2, #0
 8003520:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003522:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003524:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003528:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800352c:	4602      	mov	r2, r0
 800352e:	fb02 f203 	mul.w	r2, r2, r3
 8003532:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003536:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 800353a:	fb01 f303 	mul.w	r3, r1, r3
 800353e:	441a      	add	r2, r3
 8003540:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003544:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003546:	fba3 1301 	umull	r1, r3, r3, r1
 800354a:	657b      	str	r3, [r7, #84]	@ 0x54
 800354c:	460b      	mov	r3, r1
 800354e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003550:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003552:	18d3      	adds	r3, r2, r3
 8003554:	657b      	str	r3, [r7, #84]	@ 0x54
 8003556:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800355a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 800355e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003562:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003566:	4b26      	ldr	r3, [pc, #152]	@ (8003600 <motion_refresh_status_locked+0x318>)
 8003568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 800356c:	2b00      	cmp	r3, #0
 800356e:	d011      	beq.n	8003594 <motion_refresh_status_locked+0x2ac>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 8003570:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003574:	4b22      	ldr	r3, [pc, #136]	@ (8003600 <motion_refresh_status_locked+0x318>)
 8003576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357a:	2200      	movs	r2, #0
 800357c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800357e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003580:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003584:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003588:	f7fc fe72 	bl	8000270 <__aeabi_ldivmod>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
                                : 0);
 8003590:	4613      	mov	r3, r2
 8003592:	e000      	b.n	8003596 <motion_refresh_status_locked+0x2ae>
 8003594:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003596:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 8003598:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 80035a0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80035a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 80035a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80035aa:	f7ff fe4d 	bl	8003248 <motion_clamp_error>
 80035ae:	4603      	mov	r3, r0
 80035b0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 80035b4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <motion_refresh_status_locked+0x2da>
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d009      	beq.n	80035d4 <motion_refresh_status_locked+0x2ec>
 80035c0:	e020      	b.n	8003604 <motion_refresh_status_locked+0x31c>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 80035c2:	4a0b      	ldr	r2, [pc, #44]	@ (80035f0 <motion_refresh_status_locked+0x308>)
 80035c4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80035c8:	7093      	strb	r3, [r2, #2]
 80035ca:	4a09      	ldr	r2, [pc, #36]	@ (80035f0 <motion_refresh_status_locked+0x308>)
 80035cc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80035d0:	7153      	strb	r3, [r2, #5]
 80035d2:	e020      	b.n	8003616 <motion_refresh_status_locked+0x32e>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 80035d4:	4a06      	ldr	r2, [pc, #24]	@ (80035f0 <motion_refresh_status_locked+0x308>)
 80035d6:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80035da:	70d3      	strb	r3, [r2, #3]
 80035dc:	4a04      	ldr	r2, [pc, #16]	@ (80035f0 <motion_refresh_status_locked+0x308>)
 80035de:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80035e2:	7193      	strb	r3, [r2, #6]
 80035e4:	e017      	b.n	8003616 <motion_refresh_status_locked+0x32e>
 80035e6:	bf00      	nop
 80035e8:	20002d7a 	.word	0x20002d7a
 80035ec:	20000174 	.word	0x20000174
 80035f0:	200000dc 	.word	0x200000dc
 80035f4:	200000e4 	.word	0x200000e4
 80035f8:	20002d90 	.word	0x20002d90
 80035fc:	20002db8 	.word	0x20002db8
 8003600:	08011f64 	.word	0x08011f64
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 8003604:	4a0c      	ldr	r2, [pc, #48]	@ (8003638 <motion_refresh_status_locked+0x350>)
 8003606:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 800360a:	7113      	strb	r3, [r2, #4]
 800360c:	4a0a      	ldr	r2, [pc, #40]	@ (8003638 <motion_refresh_status_locked+0x350>)
 800360e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003612:	71d3      	strb	r3, [r2, #7]
 8003614:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003616:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800361a:	3301      	adds	r3, #1
 800361c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8003620:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003624:	2b02      	cmp	r3, #2
 8003626:	f67f ae81 	bls.w	800332c <motion_refresh_status_locked+0x44>
        }
    }
}
 800362a:	bf00      	nop
 800362c:	bf00      	nop
 800362e:	37ac      	adds	r7, #172	@ 0xac
 8003630:	46bd      	mov	sp, r7
 8003632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003636:	bf00      	nop
 8003638:	200000dc 	.word	0x200000dc

0800363c <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003642:	2300      	movs	r3, #0
 8003644:	71fb      	strb	r3, [r7, #7]
 8003646:	e045      	b.n	80036d4 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 8003648:	79fb      	ldrb	r3, [r7, #7]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fbc2 	bl	8002dd4 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8003650:	79fb      	ldrb	r3, [r7, #7]
 8003652:	2100      	movs	r1, #0
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff fb59 	bl	8002d0c <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 800365a:	79fa      	ldrb	r2, [r7, #7]
 800365c:	4613      	mov	r3, r2
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	4413      	add	r3, r2
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	4a1f      	ldr	r2, [pc, #124]	@ (80036e4 <motion_stop_all_axes_locked+0xa8>)
 8003666:	4413      	add	r3, r2
 8003668:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	2200      	movs	r2, #0
 8003674:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2200      	movs	r2, #0
 800367a:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	2200      	movs	r2, #0
 8003680:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2200      	movs	r2, #0
 8003686:	81da      	strh	r2, [r3, #14]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2200      	movs	r2, #0
 800368c:	821a      	strh	r2, [r3, #16]
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2200      	movs	r2, #0
 8003692:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	2200      	movs	r2, #0
 8003698:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	2200      	movs	r2, #0
 800369e:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2200      	movs	r2, #0
 80036b4:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	2200      	movs	r2, #0
 80036ba:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2200      	movs	r2, #0
 80036c0:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2200      	movs	r2, #0
 80036c6:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	2200      	movs	r2, #0
 80036cc:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	3301      	adds	r3, #1
 80036d2:	71fb      	strb	r3, [r7, #7]
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d9b6      	bls.n	8003648 <motion_stop_all_axes_locked+0xc>
    }
}
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	200000e4 	.word	0x200000e4

080036e8 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 80036ee:	4b0f      	ldr	r3, [pc, #60]	@ (800372c <motion_queue_clear_locked+0x44>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 80036f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003730 <motion_queue_clear_locked+0x48>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 80036fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <motion_queue_clear_locked+0x4c>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003700:	2300      	movs	r3, #0
 8003702:	71fb      	strb	r3, [r7, #7]
 8003704:	e007      	b.n	8003716 <motion_queue_clear_locked+0x2e>
 8003706:	79fb      	ldrb	r3, [r7, #7]
 8003708:	4a0b      	ldr	r2, [pc, #44]	@ (8003738 <motion_queue_clear_locked+0x50>)
 800370a:	2100      	movs	r1, #0
 800370c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003710:	79fb      	ldrb	r3, [r7, #7]
 8003712:	3301      	adds	r3, #1
 8003714:	71fb      	strb	r3, [r7, #7]
 8003716:	79fb      	ldrb	r3, [r7, #7]
 8003718:	2b02      	cmp	r3, #2
 800371a:	d9f4      	bls.n	8003706 <motion_queue_clear_locked+0x1e>
}
 800371c:	bf00      	nop
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	20002d78 	.word	0x20002d78
 8003730:	20002d79 	.word	0x20002d79
 8003734:	20002d7a 	.word	0x20002d7a
 8003738:	20002d80 	.word	0x20002d80

0800373c <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 800373c:	b5b0      	push	{r4, r5, r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 8003744:	4b22      	ldr	r3, [pc, #136]	@ (80037d0 <motion_queue_push_locked+0x94>)
 8003746:	881b      	ldrh	r3, [r3, #0]
 8003748:	2bff      	cmp	r3, #255	@ 0xff
 800374a:	d902      	bls.n	8003752 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 800374c:	f06f 0303 	mvn.w	r3, #3
 8003750:	e039      	b.n	80037c6 <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 8003752:	4b20      	ldr	r3, [pc, #128]	@ (80037d4 <motion_queue_push_locked+0x98>)
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	4619      	mov	r1, r3
 8003758:	4a1f      	ldr	r2, [pc, #124]	@ (80037d8 <motion_queue_push_locked+0x9c>)
 800375a:	232c      	movs	r3, #44	@ 0x2c
 800375c:	fb01 f303 	mul.w	r3, r1, r3
 8003760:	441a      	add	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4614      	mov	r4, r2
 8003766:	461d      	mov	r5, r3
 8003768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800376a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800376c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800376e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003770:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003774:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 8003778:	4b16      	ldr	r3, [pc, #88]	@ (80037d4 <motion_queue_push_locked+0x98>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	3301      	adds	r3, #1
 800377e:	b2da      	uxtb	r2, r3
 8003780:	4b14      	ldr	r3, [pc, #80]	@ (80037d4 <motion_queue_push_locked+0x98>)
 8003782:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 8003784:	4b12      	ldr	r3, [pc, #72]	@ (80037d0 <motion_queue_push_locked+0x94>)
 8003786:	881b      	ldrh	r3, [r3, #0]
 8003788:	3301      	adds	r3, #1
 800378a:	b29a      	uxth	r2, r3
 800378c:	4b10      	ldr	r3, [pc, #64]	@ (80037d0 <motion_queue_push_locked+0x94>)
 800378e:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003790:	2300      	movs	r3, #0
 8003792:	73fb      	strb	r3, [r7, #15]
 8003794:	e011      	b.n	80037ba <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	4619      	mov	r1, r3
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f7ff fcd2 	bl	8003144 <motion_total_for_axis>
 80037a0:	4601      	mov	r1, r0
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	4a0d      	ldr	r2, [pc, #52]	@ (80037dc <motion_queue_push_locked+0xa0>)
 80037a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
 80037ac:	440a      	add	r2, r1
 80037ae:	490b      	ldr	r1, [pc, #44]	@ (80037dc <motion_queue_push_locked+0xa0>)
 80037b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	3301      	adds	r3, #1
 80037b8:	73fb      	strb	r3, [r7, #15]
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d9ea      	bls.n	8003796 <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 80037c0:	f7ff fd92 	bl	80032e8 <motion_refresh_status_locked>
    return PROTO_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bdb0      	pop	{r4, r5, r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20002d7a 	.word	0x20002d7a
 80037d4:	20002d79 	.word	0x20002d79
 80037d8:	20000178 	.word	0x20000178
 80037dc:	20002d80 	.word	0x20002d80

080037e0 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 80037e0:	b5b0      	push	{r4, r5, r7, lr}
 80037e2:	b090      	sub	sp, #64	@ 0x40
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 80037e8:	4b34      	ldr	r3, [pc, #208]	@ (80038bc <motion_queue_pop_locked+0xdc>)
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <motion_queue_pop_locked+0x14>
 80037f0:	2300      	movs	r3, #0
 80037f2:	e05f      	b.n	80038b4 <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 80037f4:	4b32      	ldr	r3, [pc, #200]	@ (80038c0 <motion_queue_pop_locked+0xe0>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	4619      	mov	r1, r3
 80037fa:	4a32      	ldr	r2, [pc, #200]	@ (80038c4 <motion_queue_pop_locked+0xe4>)
 80037fc:	232c      	movs	r3, #44	@ 0x2c
 80037fe:	fb01 f303 	mul.w	r3, r1, r3
 8003802:	4413      	add	r3, r2
 8003804:	f107 040c 	add.w	r4, r7, #12
 8003808:	461d      	mov	r5, r3
 800380a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800380c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800380e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003810:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003812:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003816:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00b      	beq.n	8003838 <motion_queue_pop_locked+0x58>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	461d      	mov	r5, r3
 8003824:	f107 040c 	add.w	r4, r7, #12
 8003828:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800382a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800382c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800382e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003830:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003834:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 8003838:	4b21      	ldr	r3, [pc, #132]	@ (80038c0 <motion_queue_pop_locked+0xe0>)
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	3301      	adds	r3, #1
 800383e:	b2da      	uxtb	r2, r3
 8003840:	4b1f      	ldr	r3, [pc, #124]	@ (80038c0 <motion_queue_pop_locked+0xe0>)
 8003842:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 8003844:	4b1d      	ldr	r3, [pc, #116]	@ (80038bc <motion_queue_pop_locked+0xdc>)
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	4b1b      	ldr	r3, [pc, #108]	@ (80038bc <motion_queue_pop_locked+0xdc>)
 800384e:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003850:	2300      	movs	r3, #0
 8003852:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8003856:	e028      	b.n	80038aa <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 8003858:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800385c:	f107 030c 	add.w	r3, r7, #12
 8003860:	4611      	mov	r1, r2
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff fc6e 	bl	8003144 <motion_total_for_axis>
 8003868:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 800386a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800386e:	4a16      	ldr	r2, [pc, #88]	@ (80038c8 <motion_queue_pop_locked+0xe8>)
 8003870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003874:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003876:	429a      	cmp	r2, r3
 8003878:	d80c      	bhi.n	8003894 <motion_queue_pop_locked+0xb4>
 800387a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800387e:	4a12      	ldr	r2, [pc, #72]	@ (80038c8 <motion_queue_pop_locked+0xe8>)
 8003880:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003884:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003888:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800388a:	1a8a      	subs	r2, r1, r2
 800388c:	490e      	ldr	r1, [pc, #56]	@ (80038c8 <motion_queue_pop_locked+0xe8>)
 800388e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003892:	e005      	b.n	80038a0 <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 8003894:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003898:	4a0b      	ldr	r2, [pc, #44]	@ (80038c8 <motion_queue_pop_locked+0xe8>)
 800389a:	2100      	movs	r1, #0
 800389c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80038a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038a4:	3301      	adds	r3, #1
 80038a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80038aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d9d2      	bls.n	8003858 <motion_queue_pop_locked+0x78>
    }
    return 1;
 80038b2:	2301      	movs	r3, #1
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3740      	adds	r7, #64	@ 0x40
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bdb0      	pop	{r4, r5, r7, pc}
 80038bc:	20002d7a 	.word	0x20002d7a
 80038c0:	20002d78 	.word	0x20002d78
 80038c4:	20000178 	.word	0x20000178
 80038c8:	20002d80 	.word	0x20002d80

080038cc <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 80038cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038d0:	b08c      	sub	sp, #48	@ 0x30
 80038d2:	af06      	add	r7, sp, #24
 80038d4:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 80d9 	beq.w	8003a90 <motion_begin_segment_locked+0x1c4>

    g_has_active_segment = 1u;
 80038de:	4b6f      	ldr	r3, [pc, #444]	@ (8003a9c <motion_begin_segment_locked+0x1d0>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80038e4:	2300      	movs	r3, #0
 80038e6:	75fb      	strb	r3, [r7, #23]
 80038e8:	e0a3      	b.n	8003a32 <motion_begin_segment_locked+0x166>
        motion_axis_state_t *ax = &g_axis_state[axis];
 80038ea:	7dfa      	ldrb	r2, [r7, #23]
 80038ec:	4613      	mov	r3, r2
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	4413      	add	r3, r2
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	4a6a      	ldr	r2, [pc, #424]	@ (8003aa0 <motion_begin_segment_locked+0x1d4>)
 80038f6:	4413      	add	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 80038fa:	7dfb      	ldrb	r3, [r7, #23]
 80038fc:	4619      	mov	r1, r3
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff fc20 	bl	8003144 <motion_total_for_axis>
 8003904:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 8003906:	7dfb      	ldrb	r3, [r7, #23]
 8003908:	4619      	mov	r1, r3
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7ff fc34 	bl	8003178 <motion_velocity_for_axis>
 8003910:	4603      	mov	r3, r0
 8003912:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2200      	movs	r2, #0
 800391e:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	2200      	movs	r2, #0
 8003924:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	897a      	ldrh	r2, [r7, #10]
 800392a:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 800392c:	7dfb      	ldrb	r3, [r7, #23]
 800392e:	4619      	mov	r1, r3
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f7ff fc3b 	bl	80031ac <motion_kp_for_axis>
 8003936:	4603      	mov	r3, r0
 8003938:	461a      	mov	r2, r3
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 800393e:	7dfb      	ldrb	r3, [r7, #23]
 8003940:	4619      	mov	r1, r3
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff fc4c 	bl	80031e0 <motion_ki_for_axis>
 8003948:	4603      	mov	r3, r0
 800394a:	461a      	mov	r2, r3
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 8003950:	7dfb      	ldrb	r3, [r7, #23]
 8003952:	4619      	mov	r1, r3
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7ff fc5d 	bl	8003214 <motion_kd_for_axis>
 800395a:	4603      	mov	r3, r0
 800395c:	461a      	mov	r2, r3
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	2200      	movs	r2, #0
 8003966:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	2200      	movs	r2, #0
 800396c:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <motion_begin_segment_locked+0xac>
 8003974:	2202      	movs	r2, #2
 8003976:	e000      	b.n	800397a <motion_begin_segment_locked+0xae>
 8003978:	2200      	movs	r2, #0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2200      	movs	r2, #0
 800398c:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	2200      	movs	r2, #0
 8003992:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8003994:	897b      	ldrh	r3, [r7, #10]
 8003996:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800399a:	fb03 f202 	mul.w	r2, r3, r2
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d903      	bls.n	80039b6 <motion_begin_segment_locked+0xea>
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80039b4:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 80039b6:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa4 <motion_begin_segment_locked+0x1d8>)
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d002      	beq.n	80039c6 <motion_begin_segment_locked+0xfa>
            ax->v_actual_sps  = 0u;
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	2200      	movs	r2, #0
 80039c4:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4a37      	ldr	r2, [pc, #220]	@ (8003aa8 <motion_begin_segment_locked+0x1dc>)
 80039ca:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 80039cc:	7dfb      	ldrb	r3, [r7, #23]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff fa00 	bl	8002dd4 <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	785b      	ldrb	r3, [r3, #1]
 80039d8:	461a      	mov	r2, r3
 80039da:	7dfb      	ldrb	r3, [r7, #23]
 80039dc:	fa42 f303 	asr.w	r3, r2, r3
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	7dfb      	ldrb	r3, [r7, #23]
 80039ea:	4611      	mov	r1, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff f94d 	bl	8002c8c <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <motion_begin_segment_locked+0x138>
 80039f8:	7dfb      	ldrb	r3, [r7, #23]
 80039fa:	2101      	movs	r1, #1
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff f985 	bl	8002d0c <motion_hw_enable>
 8003a02:	e004      	b.n	8003a0e <motion_begin_segment_locked+0x142>
        else            motion_hw_enable(axis, 0u);
 8003a04:	7dfb      	ldrb	r3, [r7, #23]
 8003a06:	2100      	movs	r1, #0
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff f97f 	bl	8002d0c <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 8003a0e:	7dfb      	ldrb	r3, [r7, #23]
 8003a10:	4a26      	ldr	r2, [pc, #152]	@ (8003aac <motion_begin_segment_locked+0x1e0>)
 8003a12:	2100      	movs	r1, #0
 8003a14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 8003a18:	7dfb      	ldrb	r3, [r7, #23]
 8003a1a:	4a25      	ldr	r2, [pc, #148]	@ (8003ab0 <motion_begin_segment_locked+0x1e4>)
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	4a23      	ldr	r2, [pc, #140]	@ (8003ab4 <motion_begin_segment_locked+0x1e8>)
 8003a26:	2100      	movs	r1, #0
 8003a28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003a2c:	7dfb      	ldrb	r3, [r7, #23]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	75fb      	strb	r3, [r7, #23]
 8003a32:	7dfb      	ldrb	r3, [r7, #23]
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	f67f af58 	bls.w	80038ea <motion_begin_segment_locked+0x1e>
#if MOTION_FRICTION_ENABLE
    motion_auto_friction_on_segment_begin_locked(seg);
#endif
#if MOTION_DEBUG_FLOW
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
           (unsigned)seg->frameId,
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	781b      	ldrb	r3, [r3, #0]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003a3e:	4698      	mov	r8, r3
           (unsigned)seg->dirMask,
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	785b      	ldrb	r3, [r3, #1]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003a44:	4699      	mov	r9, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	885b      	ldrh	r3, [r3, #2]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003a4a:	469a      	mov	sl, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	891b      	ldrh	r3, [r3, #8]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003a50:	461e      	mov	r6, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	8a1b      	ldrh	r3, [r3, #16]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003a56:	603b      	str	r3, [r7, #0]
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
 8003a58:	2100      	movs	r1, #0
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f7ff fb72 	bl	8003144 <motion_total_for_axis>
 8003a60:	4604      	mov	r4, r0
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
 8003a62:	2101      	movs	r1, #1
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f7ff fb6d 	bl	8003144 <motion_total_for_axis>
 8003a6a:	4605      	mov	r5, r0
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff fb68 	bl	8003144 <motion_total_for_axis>
 8003a74:	4603      	mov	r3, r0
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003a76:	9304      	str	r3, [sp, #16]
 8003a78:	9503      	str	r5, [sp, #12]
 8003a7a:	9402      	str	r4, [sp, #8]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	9301      	str	r3, [sp, #4]
 8003a80:	9600      	str	r6, [sp, #0]
 8003a82:	4653      	mov	r3, sl
 8003a84:	464a      	mov	r2, r9
 8003a86:	4641      	mov	r1, r8
 8003a88:	480b      	ldr	r0, [pc, #44]	@ (8003ab8 <motion_begin_segment_locked+0x1ec>)
 8003a8a:	f00c fd47 	bl	801051c <iprintf>
 8003a8e:	e000      	b.n	8003a92 <motion_begin_segment_locked+0x1c6>
    if (!seg) return;
 8003a90:	bf00      	nop
#endif
}
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a9a:	bf00      	nop
 8003a9c:	20000174 	.word	0x20000174
 8003aa0:	200000e4 	.word	0x200000e4
 8003aa4:	200000dc 	.word	0x200000dc
 8003aa8:	00030d40 	.word	0x00030d40
 8003aac:	20002dd0 	.word	0x20002dd0
 8003ab0:	20002e00 	.word	0x20002e00
 8003ab4:	20002e0c 	.word	0x20002e0c
 8003ab8:	080118b8 	.word	0x080118b8

08003abc <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08c      	sub	sp, #48	@ 0x30
 8003ac0:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 8003ac2:	1d3b      	adds	r3, r7, #4
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff fe8b 	bl	80037e0 <motion_queue_pop_locked>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <motion_try_start_next_locked+0x18>
        return 0u;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e010      	b.n	8003af6 <motion_try_start_next_locked+0x3a>
    motion_begin_segment_locked(&next);
 8003ad4:	1d3b      	adds	r3, r7, #4
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff fef8 	bl	80038cc <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 8003adc:	793a      	ldrb	r2, [r7, #4]
 8003ade:	4b08      	ldr	r3, [pc, #32]	@ (8003b00 <motion_try_start_next_locked+0x44>)
 8003ae0:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
 8003ae2:	4b07      	ldr	r3, [pc, #28]	@ (8003b00 <motion_try_start_next_locked+0x44>)
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4b06      	ldr	r3, [pc, #24]	@ (8003b04 <motion_try_start_next_locked+0x48>)
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	461a      	mov	r2, r3
 8003aee:	4806      	ldr	r0, [pc, #24]	@ (8003b08 <motion_try_start_next_locked+0x4c>)
 8003af0:	f00c fd14 	bl	801051c <iprintf>
#endif
    return 1u;
 8003af4:	2301      	movs	r3, #1
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3730      	adds	r7, #48	@ 0x30
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	20002d7c 	.word	0x20002d7c
 8003b04:	20002d7a 	.word	0x20002d7a
 8003b08:	08011910 	.word	0x08011910

08003b0c <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8003b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b10:	b088      	sub	sp, #32
 8003b12:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b14:	2300      	movs	r3, #0
 8003b16:	77fb      	strb	r3, [r7, #31]
 8003b18:	e067      	b.n	8003bea <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 8003b1a:	7ffb      	ldrb	r3, [r7, #31]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff f97d 	bl	8002e1c <motion_hw_encoder_read_raw>
 8003b22:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 8003b24:	7ffb      	ldrb	r3, [r7, #31]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7ff f9a0 	bl	8002e6c <motion_hw_encoder_bits>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 8003b30:	7dfb      	ldrb	r3, [r7, #23]
 8003b32:	2b10      	cmp	r3, #16
 8003b34:	d12d      	bne.n	8003b92 <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 8003b36:	7ffb      	ldrb	r3, [r7, #31]
 8003b38:	4a30      	ldr	r2, [pc, #192]	@ (8003bfc <motion_update_encoders+0xf0>)
 8003b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3e:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	89fb      	ldrh	r3, [r7, #14]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	7ffb      	ldrb	r3, [r7, #31]
 8003b52:	4611      	mov	r1, r2
 8003b54:	4a29      	ldr	r2, [pc, #164]	@ (8003bfc <motion_update_encoders+0xf0>)
 8003b56:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8003b5a:	7ffb      	ldrb	r3, [r7, #31]
 8003b5c:	4a28      	ldr	r2, [pc, #160]	@ (8003c00 <motion_update_encoders+0xf4>)
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4413      	add	r3, r2
 8003b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b66:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003b6a:	17c8      	asrs	r0, r1, #31
 8003b6c:	460c      	mov	r4, r1
 8003b6e:	4605      	mov	r5, r0
 8003b70:	7ff9      	ldrb	r1, [r7, #31]
 8003b72:	eb12 0a04 	adds.w	sl, r2, r4
 8003b76:	eb43 0b05 	adc.w	fp, r3, r5
 8003b7a:	4a21      	ldr	r2, [pc, #132]	@ (8003c00 <motion_update_encoders+0xf4>)
 8003b7c:	00cb      	lsls	r3, r1, #3
 8003b7e:	4413      	add	r3, r2
 8003b80:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 8003b84:	7ffb      	ldrb	r3, [r7, #31]
 8003b86:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003b8a:	491e      	ldr	r1, [pc, #120]	@ (8003c04 <motion_update_encoders+0xf8>)
 8003b8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003b90:	e028      	b.n	8003be4 <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 8003b92:	7ffb      	ldrb	r3, [r7, #31]
 8003b94:	4a19      	ldr	r2, [pc, #100]	@ (8003bfc <motion_update_encoders+0xf0>)
 8003b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 8003ba0:	7ffb      	ldrb	r3, [r7, #31]
 8003ba2:	4916      	ldr	r1, [pc, #88]	@ (8003bfc <motion_update_encoders+0xf0>)
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8003baa:	7ffb      	ldrb	r3, [r7, #31]
 8003bac:	4a14      	ldr	r2, [pc, #80]	@ (8003c00 <motion_update_encoders+0xf4>)
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb6:	6939      	ldr	r1, [r7, #16]
 8003bb8:	17c8      	asrs	r0, r1, #31
 8003bba:	4688      	mov	r8, r1
 8003bbc:	4681      	mov	r9, r0
 8003bbe:	7ff9      	ldrb	r1, [r7, #31]
 8003bc0:	eb12 0008 	adds.w	r0, r2, r8
 8003bc4:	6038      	str	r0, [r7, #0]
 8003bc6:	eb43 0309 	adc.w	r3, r3, r9
 8003bca:	607b      	str	r3, [r7, #4]
 8003bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8003c00 <motion_update_encoders+0xf4>)
 8003bce:	00cb      	lsls	r3, r1, #3
 8003bd0:	4413      	add	r3, r2
 8003bd2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003bd6:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 8003bda:	7ffb      	ldrb	r3, [r7, #31]
 8003bdc:	4909      	ldr	r1, [pc, #36]	@ (8003c04 <motion_update_encoders+0xf8>)
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003be4:	7ffb      	ldrb	r3, [r7, #31]
 8003be6:	3301      	adds	r3, #1
 8003be8:	77fb      	strb	r3, [r7, #31]
 8003bea:	7ffb      	ldrb	r3, [r7, #31]
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d994      	bls.n	8003b1a <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 8003bf0:	bf00      	nop
 8003bf2:	bf00      	nop
 8003bf4:	3720      	adds	r7, #32
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bfc:	20002da8 	.word	0x20002da8
 8003c00:	20002d90 	.word	0x20002d90
 8003c04:	20002dd0 	.word	0x20002dd0

08003c08 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	4603      	mov	r3, r0
 8003c10:	460a      	mov	r2, r1
 8003c12:	71fb      	strb	r3, [r7, #7]
 8003c14:	4613      	mov	r3, r2
 8003c16:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	733b      	strb	r3, [r7, #12]
 8003c1c:	79bb      	ldrb	r3, [r7, #6]
 8003c1e:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8003c20:	f107 0110 	add.w	r1, r7, #16
 8003c24:	f107 030c 	add.w	r3, r7, #12
 8003c28:	2206      	movs	r2, #6
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fd fd67 	bl	80016fe <move_queue_add_ack_resp_encoder>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00c      	beq.n	8003c50 <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 8003c36:	4a12      	ldr	r2, [pc, #72]	@ (8003c80 <motion_send_queue_add_ack+0x78>)
 8003c38:	4b12      	ldr	r3, [pc, #72]	@ (8003c84 <motion_send_queue_add_ack+0x7c>)
 8003c3a:	9301      	str	r3, [sp, #4]
 8003c3c:	4b12      	ldr	r3, [pc, #72]	@ (8003c88 <motion_send_queue_add_ack+0x80>)
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	4613      	mov	r3, r2
 8003c42:	f06f 0201 	mvn.w	r2, #1
 8003c46:	2164      	movs	r1, #100	@ 0x64
 8003c48:	2002      	movs	r0, #2
 8003c4a:	f7fe ff29 	bl	8002aa0 <log_event_auto>
 8003c4e:	e014      	b.n	8003c7a <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003c50:	f107 0310 	add.w	r3, r7, #16
 8003c54:	2106      	movs	r1, #6
 8003c56:	4618      	mov	r0, r3
 8003c58:	f002 fdc8 	bl	80067ec <app_resp_push>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00b      	beq.n	8003c7a <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8003c62:	4a07      	ldr	r2, [pc, #28]	@ (8003c80 <motion_send_queue_add_ack+0x78>)
 8003c64:	4b09      	ldr	r3, [pc, #36]	@ (8003c8c <motion_send_queue_add_ack+0x84>)
 8003c66:	9301      	str	r3, [sp, #4]
 8003c68:	4b07      	ldr	r3, [pc, #28]	@ (8003c88 <motion_send_queue_add_ack+0x80>)
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	f06f 0203 	mvn.w	r2, #3
 8003c72:	2164      	movs	r1, #100	@ 0x64
 8003c74:	2002      	movs	r0, #2
 8003c76:	f7fe ff13 	bl	8002aa0 <log_event_auto>
    }
}
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	080118b0 	.word	0x080118b0
 8003c84:	08011938 	.word	0x08011938
 8003c88:	08011944 	.word	0x08011944
 8003c8c:	08011948 	.word	0x08011948

08003c90 <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b08a      	sub	sp, #40	@ 0x28
 8003c94:	af02      	add	r7, sp, #8
 8003c96:	4603      	mov	r3, r0
 8003c98:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 8003c9a:	79fb      	ldrb	r3, [r7, #7]
 8003c9c:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 8003c9e:	4b27      	ldr	r3, [pc, #156]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003ca4:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 8003ca6:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003ca8:	795b      	ldrb	r3, [r3, #5]
 8003caa:	b25b      	sxtb	r3, r3
 8003cac:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cae:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 8003cb0:	4b22      	ldr	r3, [pc, #136]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003cb2:	799b      	ldrb	r3, [r3, #6]
 8003cb4:	b25b      	sxtb	r3, r3
 8003cb6:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cb8:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 8003cba:	4b20      	ldr	r3, [pc, #128]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003cbc:	79db      	ldrb	r3, [r3, #7]
 8003cbe:	b25b      	sxtb	r3, r3
 8003cc0:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cc2:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8003cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003cc6:	789b      	ldrb	r3, [r3, #2]
 8003cc8:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cca:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003cce:	78db      	ldrb	r3, [r3, #3]
 8003cd0:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cd2:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 8003cd4:	4b19      	ldr	r3, [pc, #100]	@ (8003d3c <motion_send_queue_status_response+0xac>)
 8003cd6:	791b      	ldrb	r3, [r3, #4]
 8003cd8:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cda:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8003cdc:	f107 0114 	add.w	r1, r7, #20
 8003ce0:	f107 030c 	add.w	r3, r7, #12
 8003ce4:	220c      	movs	r2, #12
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7fd fdc1 	bl	800186e <move_queue_status_resp_encoder>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00c      	beq.n	8003d0c <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 8003cf2:	4a13      	ldr	r2, [pc, #76]	@ (8003d40 <motion_send_queue_status_response+0xb0>)
 8003cf4:	4b13      	ldr	r3, [pc, #76]	@ (8003d44 <motion_send_queue_status_response+0xb4>)
 8003cf6:	9301      	str	r3, [sp, #4]
 8003cf8:	4b13      	ldr	r3, [pc, #76]	@ (8003d48 <motion_send_queue_status_response+0xb8>)
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	f06f 0201 	mvn.w	r2, #1
 8003d02:	2164      	movs	r1, #100	@ 0x64
 8003d04:	2002      	movs	r0, #2
 8003d06:	f7fe fecb 	bl	8002aa0 <log_event_auto>
 8003d0a:	e014      	b.n	8003d36 <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003d0c:	f107 0314 	add.w	r3, r7, #20
 8003d10:	210c      	movs	r1, #12
 8003d12:	4618      	mov	r0, r3
 8003d14:	f002 fd6a 	bl	80067ec <app_resp_push>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 8003d1e:	4a08      	ldr	r2, [pc, #32]	@ (8003d40 <motion_send_queue_status_response+0xb0>)
 8003d20:	4b0a      	ldr	r3, [pc, #40]	@ (8003d4c <motion_send_queue_status_response+0xbc>)
 8003d22:	9301      	str	r3, [sp, #4]
 8003d24:	4b08      	ldr	r3, [pc, #32]	@ (8003d48 <motion_send_queue_status_response+0xb8>)
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	f06f 0203 	mvn.w	r2, #3
 8003d2e:	2164      	movs	r1, #100	@ 0x64
 8003d30:	2002      	movs	r0, #2
 8003d32:	f7fe feb5 	bl	8002aa0 <log_event_auto>
    }
}
 8003d36:	3720      	adds	r7, #32
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	200000dc 	.word	0x200000dc
 8003d40:	080118b0 	.word	0x080118b0
 8003d44:	08011938 	.word	0x08011938
 8003d48:	08011954 	.word	0x08011954
 8003d4c:	08011948 	.word	0x08011948

08003d50 <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b088      	sub	sp, #32
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	4603      	mov	r3, r0
 8003d58:	71fb      	strb	r3, [r7, #7]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	71bb      	strb	r3, [r7, #6]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	733b      	strb	r3, [r7, #12]
 8003d66:	79bb      	ldrb	r3, [r7, #6]
 8003d68:	737b      	strb	r3, [r7, #13]
 8003d6a:	797b      	ldrb	r3, [r7, #5]
 8003d6c:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003d6e:	f107 0110 	add.w	r1, r7, #16
 8003d72:	f107 030c 	add.w	r3, r7, #12
 8003d76:	2206      	movs	r2, #6
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fd fe68 	bl	8001a4e <start_move_resp_encoder>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d115      	bne.n	8003db0 <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003d84:	f107 0310 	add.w	r3, r7, #16
 8003d88:	2106      	movs	r1, #6
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f002 fd2e 	bl	80067ec <app_resp_push>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00d      	beq.n	8003db2 <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8003d96:	4a08      	ldr	r2, [pc, #32]	@ (8003db8 <motion_send_start_response+0x68>)
 8003d98:	4b08      	ldr	r3, [pc, #32]	@ (8003dbc <motion_send_start_response+0x6c>)
 8003d9a:	9301      	str	r3, [sp, #4]
 8003d9c:	4b08      	ldr	r3, [pc, #32]	@ (8003dc0 <motion_send_start_response+0x70>)
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	4613      	mov	r3, r2
 8003da2:	f06f 0203 	mvn.w	r2, #3
 8003da6:	2164      	movs	r1, #100	@ 0x64
 8003da8:	2002      	movs	r0, #2
 8003daa:	f7fe fe79 	bl	8002aa0 <log_event_auto>
 8003dae:	e000      	b.n	8003db2 <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003db0:	bf00      	nop
    }
}
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	080118b0 	.word	0x080118b0
 8003dbc:	0801195c 	.word	0x0801195c
 8003dc0:	0801196c 	.word	0x0801196c

08003dc4 <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b088      	sub	sp, #32
 8003dc8:	af02      	add	r7, sp, #8
 8003dca:	4603      	mov	r3, r0
 8003dcc:	460a      	mov	r2, r1
 8003dce:	71fb      	strb	r3, [r7, #7]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 8003dd4:	79fb      	ldrb	r3, [r7, #7]
 8003dd6:	733b      	strb	r3, [r7, #12]
 8003dd8:	79bb      	ldrb	r3, [r7, #6]
 8003dda:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003ddc:	f107 0110 	add.w	r1, r7, #16
 8003de0:	f107 030c 	add.w	r3, r7, #12
 8003de4:	2205      	movs	r2, #5
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fd fbd6 	bl	8001598 <move_end_resp_encoder>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d115      	bne.n	8003e1e <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003df2:	f107 0310 	add.w	r3, r7, #16
 8003df6:	2105      	movs	r1, #5
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f002 fcf7 	bl	80067ec <app_resp_push>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00d      	beq.n	8003e20 <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8003e04:	4a08      	ldr	r2, [pc, #32]	@ (8003e28 <motion_send_move_end_response+0x64>)
 8003e06:	4b09      	ldr	r3, [pc, #36]	@ (8003e2c <motion_send_move_end_response+0x68>)
 8003e08:	9301      	str	r3, [sp, #4]
 8003e0a:	4b09      	ldr	r3, [pc, #36]	@ (8003e30 <motion_send_move_end_response+0x6c>)
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	f06f 0203 	mvn.w	r2, #3
 8003e14:	2164      	movs	r1, #100	@ 0x64
 8003e16:	2002      	movs	r0, #2
 8003e18:	f7fe fe42 	bl	8002aa0 <log_event_auto>
 8003e1c:	e000      	b.n	8003e20 <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003e1e:	bf00      	nop
    }
}
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	080118b0 	.word	0x080118b0
 8003e2c:	0801195c 	.word	0x0801195c
 8003e30:	08011974 	.word	0x08011974

08003e34 <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b088      	sub	sp, #32
 8003e38:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 8003e3a:	f7ff f88f 	bl	8002f5c <motion_lock>
 8003e3e:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 8003e40:	2208      	movs	r2, #8
 8003e42:	2100      	movs	r1, #0
 8003e44:	486a      	ldr	r0, [pc, #424]	@ (8003ff0 <motion_service_init+0x1bc>)
 8003e46:	f00c fda1 	bl	801098c <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 8003e4a:	2290      	movs	r2, #144	@ 0x90
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	4869      	ldr	r0, [pc, #420]	@ (8003ff4 <motion_service_init+0x1c0>)
 8003e50:	f00c fd9c 	bl	801098c <memset>
    memset(g_queue, 0, sizeof g_queue);
 8003e54:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8003e58:	2100      	movs	r1, #0
 8003e5a:	4867      	ldr	r0, [pc, #412]	@ (8003ff8 <motion_service_init+0x1c4>)
 8003e5c:	f00c fd96 	bl	801098c <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8003e60:	2218      	movs	r2, #24
 8003e62:	2100      	movs	r1, #0
 8003e64:	4865      	ldr	r0, [pc, #404]	@ (8003ffc <motion_service_init+0x1c8>)
 8003e66:	f00c fd91 	bl	801098c <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 8003e6a:	220c      	movs	r2, #12
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4864      	ldr	r0, [pc, #400]	@ (8004000 <motion_service_init+0x1cc>)
 8003e70:	f00c fd8c 	bl	801098c <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8003e74:	2218      	movs	r2, #24
 8003e76:	2100      	movs	r1, #0
 8003e78:	4862      	ldr	r0, [pc, #392]	@ (8004004 <motion_service_init+0x1d0>)
 8003e7a:	f00c fd87 	bl	801098c <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 8003e7e:	220c      	movs	r2, #12
 8003e80:	2100      	movs	r1, #0
 8003e82:	4861      	ldr	r0, [pc, #388]	@ (8004008 <motion_service_init+0x1d4>)
 8003e84:	f00c fd82 	bl	801098c <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8003e88:	220c      	movs	r2, #12
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	485f      	ldr	r0, [pc, #380]	@ (800400c <motion_service_init+0x1d8>)
 8003e8e:	f00c fd7d 	bl	801098c <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 8003e92:	220c      	movs	r2, #12
 8003e94:	2100      	movs	r1, #0
 8003e96:	485e      	ldr	r0, [pc, #376]	@ (8004010 <motion_service_init+0x1dc>)
 8003e98:	f00c fd78 	bl	801098c <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 8003e9c:	220c      	movs	r2, #12
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	485c      	ldr	r0, [pc, #368]	@ (8004014 <motion_service_init+0x1e0>)
 8003ea2:	f00c fd73 	bl	801098c <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8003ea6:	220c      	movs	r2, #12
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	485b      	ldr	r0, [pc, #364]	@ (8004018 <motion_service_init+0x1e4>)
 8003eac:	f00c fd6e 	bl	801098c <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8003eb0:	220c      	movs	r2, #12
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4859      	ldr	r0, [pc, #356]	@ (800401c <motion_service_init+0x1e8>)
 8003eb6:	f00c fd69 	bl	801098c <memset>
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	73fb      	strb	r3, [r7, #15]
 8003ebe:	e007      	b.n	8003ed0 <motion_service_init+0x9c>
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	4a57      	ldr	r2, [pc, #348]	@ (8004020 <motion_service_init+0x1ec>)
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	73fb      	strb	r3, [r7, #15]
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d9f4      	bls.n	8003ec0 <motion_service_init+0x8c>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4852      	ldr	r0, [pc, #328]	@ (8004024 <motion_service_init+0x1f0>)
 8003edc:	f00c fd56 	bl	801098c <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 8003ee0:	220c      	movs	r2, #12
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	4850      	ldr	r0, [pc, #320]	@ (8004028 <motion_service_init+0x1f4>)
 8003ee6:	f00c fd51 	bl	801098c <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 8003eea:	220c      	movs	r2, #12
 8003eec:	2100      	movs	r1, #0
 8003eee:	484f      	ldr	r0, [pc, #316]	@ (800402c <motion_service_init+0x1f8>)
 8003ef0:	f00c fd4c 	bl	801098c <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8003ef4:	220c      	movs	r2, #12
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	484d      	ldr	r0, [pc, #308]	@ (8004030 <motion_service_init+0x1fc>)
 8003efa:	f00c fd47 	bl	801098c <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8003efe:	2203      	movs	r2, #3
 8003f00:	2100      	movs	r1, #0
 8003f02:	484c      	ldr	r0, [pc, #304]	@ (8004034 <motion_service_init+0x200>)
 8003f04:	f00c fd42 	bl	801098c <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 8003f08:	220c      	movs	r2, #12
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	484a      	ldr	r0, [pc, #296]	@ (8004038 <motion_service_init+0x204>)
 8003f0e:	f00c fd3d 	bl	801098c <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 8003f12:	220c      	movs	r2, #12
 8003f14:	2100      	movs	r1, #0
 8003f16:	4849      	ldr	r0, [pc, #292]	@ (800403c <motion_service_init+0x208>)
 8003f18:	f00c fd38 	bl	801098c <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8003f1c:	220c      	movs	r2, #12
 8003f1e:	2100      	movs	r1, #0
 8003f20:	4847      	ldr	r0, [pc, #284]	@ (8004040 <motion_service_init+0x20c>)
 8003f22:	f00c fd33 	bl	801098c <memset>
    g_tim6_ticks = 0u;
 8003f26:	4b47      	ldr	r3, [pc, #284]	@ (8004044 <motion_service_init+0x210>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 8003f2c:	4b30      	ldr	r3, [pc, #192]	@ (8003ff0 <motion_service_init+0x1bc>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8003f32:	4b45      	ldr	r3, [pc, #276]	@ (8004048 <motion_service_init+0x214>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	801a      	strh	r2, [r3, #0]
 8003f38:	4b44      	ldr	r3, [pc, #272]	@ (800404c <motion_service_init+0x218>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	701a      	strb	r2, [r3, #0]
 8003f3e:	4b43      	ldr	r3, [pc, #268]	@ (800404c <motion_service_init+0x218>)
 8003f40:	781a      	ldrb	r2, [r3, #0]
 8003f42:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <motion_service_init+0x21c>)
 8003f44:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 8003f46:	4b43      	ldr	r3, [pc, #268]	@ (8004054 <motion_service_init+0x220>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	701a      	strb	r2, [r3, #0]
     * g_axis_friction_C_sps[AXIS_Y] = ...;
     * g_axis_friction_B_pm[AXIS_Y]  = ...;
     */
#endif

    motion_stop_all_axes_locked();
 8003f4c:	f7ff fb76 	bl	800363c <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8003f50:	f7ff f9ca 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8003f54:	68b8      	ldr	r0, [r7, #8]
 8003f56:	f7ff f812 	bl	8002f7e <motion_unlock>

    motion_hw_init();
 8003f5a:	f7fe fe0f 	bl	8002b7c <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f5e:	2300      	movs	r3, #0
 8003f60:	73bb      	strb	r3, [r7, #14]
 8003f62:	e01a      	b.n	8003f9a <motion_service_init+0x166>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 8003f64:	7bbb      	ldrb	r3, [r7, #14]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fe ff58 	bl	8002e1c <motion_hw_encoder_read_raw>
 8003f6c:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8003f6e:	7bbb      	ldrb	r3, [r7, #14]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fe ff7b 	bl	8002e6c <motion_hw_encoder_bits>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b10      	cmp	r3, #16
 8003f7a:	d106      	bne.n	8003f8a <motion_service_init+0x156>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8003f7c:	7bbb      	ldrb	r3, [r7, #14]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	b292      	uxth	r2, r2
 8003f82:	491f      	ldr	r1, [pc, #124]	@ (8004000 <motion_service_init+0x1cc>)
 8003f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003f88:	e004      	b.n	8003f94 <motion_service_init+0x160>
        } else {
            g_encoder_last_raw[axis] = raw;
 8003f8a:	7bbb      	ldrb	r3, [r7, #14]
 8003f8c:	491c      	ldr	r1, [pc, #112]	@ (8004000 <motion_service_init+0x1cc>)
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f94:	7bbb      	ldrb	r3, [r7, #14]
 8003f96:	3301      	adds	r3, #1
 8003f98:	73bb      	strb	r3, [r7, #14]
 8003f9a:	7bbb      	ldrb	r3, [r7, #14]
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d9e1      	bls.n	8003f64 <motion_service_init+0x130>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 8003fa0:	482d      	ldr	r0, [pc, #180]	@ (8004058 <motion_service_init+0x224>)
 8003fa2:	f008 faf9 	bl	800c598 <HAL_TIM_Base_Start_IT>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <motion_service_init+0x17c>
 8003fac:	f002 fff8 	bl	8006fa0 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 8003fb0:	482a      	ldr	r0, [pc, #168]	@ (800405c <motion_service_init+0x228>)
 8003fb2:	f008 faf1 	bl	800c598 <HAL_TIM_Base_Start_IT>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <motion_service_init+0x18c>
 8003fbc:	f002 fff0 	bl	8006fa0 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8003fc0:	4a27      	ldr	r2, [pc, #156]	@ (8004060 <motion_service_init+0x22c>)
 8003fc2:	4b28      	ldr	r3, [pc, #160]	@ (8004064 <motion_service_init+0x230>)
 8003fc4:	9302      	str	r3, [sp, #8]
 8003fc6:	4b28      	ldr	r3, [pc, #160]	@ (8004068 <motion_service_init+0x234>)
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	4b28      	ldr	r3, [pc, #160]	@ (800406c <motion_service_init+0x238>)
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	2002      	movs	r0, #2
 8003fd6:	f7fe fd63 	bl	8002aa0 <log_event_auto>
    printf("MOTION cfg: TIM6=%lu Hz, MAX_SPS=%lu\r\n",
 8003fda:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003fde:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003fe2:	4823      	ldr	r0, [pc, #140]	@ (8004070 <motion_service_init+0x23c>)
 8003fe4:	f00c fa9a 	bl	801051c <iprintf>
           (unsigned long)MOTION_TIM6_HZ,
           (unsigned long)MOTION_MAX_SPS);
}
 8003fe8:	bf00      	nop
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	200000dc 	.word	0x200000dc
 8003ff4:	200000e4 	.word	0x200000e4
 8003ff8:	20000178 	.word	0x20000178
 8003ffc:	20002d90 	.word	0x20002d90
 8004000:	20002da8 	.word	0x20002da8
 8004004:	20002db8 	.word	0x20002db8
 8004008:	20002dd0 	.word	0x20002dd0
 800400c:	20002e00 	.word	0x20002e00
 8004010:	20002e0c 	.word	0x20002e0c
 8004014:	20002ddc 	.word	0x20002ddc
 8004018:	20002de8 	.word	0x20002de8
 800401c:	20002df4 	.word	0x20002df4
 8004020:	20002d80 	.word	0x20002d80
 8004024:	20002e30 	.word	0x20002e30
 8004028:	20002e34 	.word	0x20002e34
 800402c:	20002e40 	.word	0x20002e40
 8004030:	20002e4c 	.word	0x20002e4c
 8004034:	20002e58 	.word	0x20002e58
 8004038:	20002e5c 	.word	0x20002e5c
 800403c:	20002e68 	.word	0x20002e68
 8004040:	20002e74 	.word	0x20002e74
 8004044:	200000d8 	.word	0x200000d8
 8004048:	20002d7a 	.word	0x20002d7a
 800404c:	20002d79 	.word	0x20002d79
 8004050:	20002d78 	.word	0x20002d78
 8004054:	20000174 	.word	0x20000174
 8004058:	20003148 	.word	0x20003148
 800405c:	20003194 	.word	0x20003194
 8004060:	080118b0 	.word	0x080118b0
 8004064:	08011980 	.word	0x08011980
 8004068:	08011990 	.word	0x08011990
 800406c:	08011994 	.word	0x08011994
 8004070:	0801199c 	.word	0x0801199c

08004074 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b09a      	sub	sp, #104	@ 0x68
 8004078:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 800407a:	4ba0      	ldr	r3, [pc, #640]	@ (80042fc <motion_on_tim6_tick+0x288>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	3301      	adds	r3, #1
 8004080:	4a9e      	ldr	r2, [pc, #632]	@ (80042fc <motion_on_tim6_tick+0x288>)
 8004082:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8004084:	4b9e      	ldr	r3, [pc, #632]	@ (8004300 <motion_on_tim6_tick+0x28c>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	f040 831e 	bne.w	80046cc <motion_on_tim6_tick+0x658>
 8004090:	4b9c      	ldr	r3, [pc, #624]	@ (8004304 <motion_on_tim6_tick+0x290>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 8318 	beq.w	80046cc <motion_on_tim6_tick+0x658>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800409c:	2300      	movs	r3, #0
 800409e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80040a2:	e02e      	b.n	8004102 <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 80040a4:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 80040a8:	4613      	mov	r3, r2
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	4413      	add	r3, r2
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	4a95      	ldr	r2, [pc, #596]	@ (8004308 <motion_on_tim6_tick+0x294>)
 80040b2:	4413      	add	r3, r2
 80040b4:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	7d1b      	ldrb	r3, [r3, #20]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d012      	beq.n	80040e4 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	7d1b      	ldrb	r3, [r3, #20]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	b2da      	uxtb	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	751a      	strb	r2, [r3, #20]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	7d1b      	ldrb	r3, [r3, #20]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d112      	bne.n	80040f8 <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 80040d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fe fe7c 	bl	8002dd4 <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	755a      	strb	r2, [r3, #21]
 80040e2:	e009      	b.n	80040f8 <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	7d5b      	ldrb	r3, [r3, #21]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <motion_on_tim6_tick+0x84>
            --ax->step_low;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	7d5b      	ldrb	r3, [r3, #21]
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b2da      	uxtb	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80040f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80040fc:	3301      	adds	r3, #1
 80040fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004102:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004106:	2b02      	cmp	r3, #2
 8004108:	d9cc      	bls.n	80040a4 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 800410a:	4b80      	ldr	r3, [pc, #512]	@ (800430c <motion_on_tim6_tick+0x298>)
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b00      	cmp	r3, #0
 8004112:	f000 80ef 	beq.w	80042f4 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004116:	2300      	movs	r3, #0
 8004118:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 800411c:	e0e4      	b.n	80042e8 <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800411e:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004122:	4613      	mov	r3, r2
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	4413      	add	r3, r2
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	4a77      	ldr	r2, [pc, #476]	@ (8004308 <motion_on_tim6_tick+0x294>)
 800412c:	4413      	add	r3, r2
 800412e:	633b      	str	r3, [r7, #48]	@ 0x30

            if (ax->emitted_steps >= ax->total_steps) continue;
 8004130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	429a      	cmp	r2, r3
 800413a:	f080 80cb 	bcs.w	80042d4 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 800413e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004140:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <motion_on_tim6_tick+0xe6>
 8004148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800414e:	3b01      	subs	r3, #1
 8004150:	b2da      	uxtb	r2, r3
 8004152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004154:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004158:	e0c1      	b.n	80042de <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004160:	2b00      	cmp	r3, #0
 8004162:	d008      	beq.n	8004176 <motion_on_tim6_tick+0x102>
 8004164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004166:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800416a:	3b01      	subs	r3, #1
 800416c:	b2da      	uxtb	r2, r3
 800416e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004170:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004174:	e0b3      	b.n	80042de <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004178:	7d1b      	ldrb	r3, [r3, #20]
 800417a:	2b00      	cmp	r3, #0
 800417c:	f040 80ac 	bne.w	80042d8 <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 8004180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004182:	7d5b      	ldrb	r3, [r3, #21]
 8004184:	2b00      	cmp	r3, #0
 8004186:	f040 80a9 	bne.w	80042dc <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	441a      	add	r2, r3
 8004194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004196:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8004198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041a0:	f0c0 809d 	bcc.w	80042de <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 80041a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 80041ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ae:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 80041b0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fe fde9 	bl	8002d8c <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 80041ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041bc:	2201      	movs	r2, #1
 80041be:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 80041c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c8:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 80041ca:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80041ce:	4a50      	ldr	r2, [pc, #320]	@ (8004310 <motion_on_tim6_tick+0x29c>)
 80041d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80041d4:	3201      	adds	r2, #1
 80041d6:	494e      	ldr	r1, [pc, #312]	@ (8004310 <motion_on_tim6_tick+0x29c>)
 80041d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 80041dc:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80041e0:	4a4c      	ldr	r2, [pc, #304]	@ (8004314 <motion_on_tim6_tick+0x2a0>)
 80041e2:	5cd3      	ldrb	r3, [r2, r3]
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d118      	bne.n	800421c <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 80041ea:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80041ee:	4a49      	ldr	r2, [pc, #292]	@ (8004314 <motion_on_tim6_tick+0x2a0>)
 80041f0:	2101      	movs	r1, #1
 80041f2:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 80041f4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80041f8:	4a47      	ldr	r2, [pc, #284]	@ (8004318 <motion_on_tim6_tick+0x2a4>)
 80041fa:	2100      	movs	r1, #0
 80041fc:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 80041fe:	4b3f      	ldr	r3, [pc, #252]	@ (80042fc <motion_on_tim6_tick+0x288>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    g_csv_t0_t6[axis] = now_t6;
 8004204:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004208:	4944      	ldr	r1, [pc, #272]	@ (800431c <motion_on_tim6_tick+0x2a8>)
 800420a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800420c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8004210:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004214:	4942      	ldr	r1, [pc, #264]	@ (8004320 <motion_on_tim6_tick+0x2ac>)
 8004216:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 800421c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004220:	4a3c      	ldr	r2, [pc, #240]	@ (8004314 <motion_on_tim6_tick+0x2a0>)
 8004222:	5cd3      	ldrb	r3, [r2, r3]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d059      	beq.n	80042de <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 800422a:	4b34      	ldr	r3, [pc, #208]	@ (80042fc <motion_on_tim6_tick+0x288>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004232:	493a      	ldr	r1, [pc, #232]	@ (800431c <motion_on_tim6_tick+0x2a8>)
 8004234:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 800423c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800423e:	4a39      	ldr	r2, [pc, #228]	@ (8004324 <motion_on_tim6_tick+0x2b0>)
 8004240:	fba2 2303 	umull	r2, r3, r2, r3
 8004244:	091b      	lsrs	r3, r3, #4
 8004246:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004248:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800424c:	4a36      	ldr	r2, [pc, #216]	@ (8004328 <motion_on_tim6_tick+0x2b4>)
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	4413      	add	r3, r2
 8004252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004256:	4611      	mov	r1, r2
 8004258:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800425c:	4a33      	ldr	r2, [pc, #204]	@ (800432c <motion_on_tim6_tick+0x2b8>)
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	4413      	add	r3, r2
 8004262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004266:	4613      	mov	r3, r2
 8004268:	1acb      	subs	r3, r1, r3
 800426a:	623b      	str	r3, [r7, #32]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 800426c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004270:	4a27      	ldr	r2, [pc, #156]	@ (8004310 <motion_on_tim6_tick+0x29c>)
 8004272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d00e      	beq.n	8004298 <motion_on_tim6_tick+0x224>
 800427a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800427e:	4a24      	ldr	r2, [pc, #144]	@ (8004310 <motion_on_tim6_tick+0x29c>)
 8004280:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004284:	4b27      	ldr	r3, [pc, #156]	@ (8004324 <motion_on_tim6_tick+0x2b0>)
 8004286:	fba3 1302 	umull	r1, r3, r3, r2
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	2164      	movs	r1, #100	@ 0x64
 800428e:	fb01 f303 	mul.w	r3, r1, r3
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d122      	bne.n	80042de <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 8004298:	f7fe fe60 	bl	8002f5c <motion_lock>
 800429c:	61f8      	str	r0, [r7, #28]
                        uint32_t id = ++g_csv_seq[axis];
 800429e:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 80042a2:	4b23      	ldr	r3, [pc, #140]	@ (8004330 <motion_on_tim6_tick+0x2bc>)
 80042a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042a8:	3301      	adds	r3, #1
 80042aa:	4921      	ldr	r1, [pc, #132]	@ (8004330 <motion_on_tim6_tick+0x2bc>)
 80042ac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80042b0:	61bb      	str	r3, [r7, #24]
                        motion_unlock(pm);
 80042b2:	69f8      	ldr	r0, [r7, #28]
 80042b4:	f7fe fe63 	bl	8002f7e <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80042b8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80042bc:	4a14      	ldr	r2, [pc, #80]	@ (8004310 <motion_on_tim6_tick+0x29c>)
 80042be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c2:	f897 005e 	ldrb.w	r0, [r7, #94]	@ 0x5e
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042cc:	69b9      	ldr	r1, [r7, #24]
 80042ce:	f7fe fe37 	bl	8002f40 <motion_csv_print>
 80042d2:	e004      	b.n	80042de <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 80042d4:	bf00      	nop
 80042d6:	e002      	b.n	80042de <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 80042d8:	bf00      	nop
 80042da:	e000      	b.n	80042de <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 80042dc:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80042de:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80042e2:	3301      	adds	r3, #1
 80042e4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 80042e8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	f67f af16 	bls.w	800411e <motion_on_tim6_tick+0xaa>
 80042f2:	e122      	b.n	800453a <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80042f4:	2300      	movs	r3, #0
 80042f6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 80042fa:	e119      	b.n	8004530 <motion_on_tim6_tick+0x4bc>
 80042fc:	200000d8 	.word	0x200000d8
 8004300:	200000dc 	.word	0x200000dc
 8004304:	20000174 	.word	0x20000174
 8004308:	200000e4 	.word	0x200000e4
 800430c:	20002e80 	.word	0x20002e80
 8004310:	20002e40 	.word	0x20002e40
 8004314:	20002e30 	.word	0x20002e30
 8004318:	20002e58 	.word	0x20002e58
 800431c:	20002e5c 	.word	0x20002e5c
 8004320:	20002e68 	.word	0x20002e68
 8004324:	51eb851f 	.word	0x51eb851f
 8004328:	20002d90 	.word	0x20002d90
 800432c:	20002db8 	.word	0x20002db8
 8004330:	20002e74 	.word	0x20002e74
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004334:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8004338:	4613      	mov	r3, r2
 800433a:	005b      	lsls	r3, r3, #1
 800433c:	4413      	add	r3, r2
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	4aa5      	ldr	r2, [pc, #660]	@ (80045d8 <motion_on_tim6_tick+0x564>)
 8004342:	4413      	add	r3, r2
 8004344:	64fb      	str	r3, [r7, #76]	@ 0x4c

            if (ax->step_high) continue;
 8004346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004348:	7d1b      	ldrb	r3, [r3, #20]
 800434a:	2b00      	cmp	r3, #0
 800434c:	f040 80e6 	bne.w	800451c <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8004350:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004352:	7d5b      	ldrb	r3, [r3, #21]
 8004354:	2b00      	cmp	r3, #0
 8004356:	f040 80e3 	bne.w	8004520 <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 800435a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	f080 80de 	bcs.w	8004524 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8004368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800436a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800436e:	2b00      	cmp	r3, #0
 8004370:	d008      	beq.n	8004384 <motion_on_tim6_tick+0x310>
 8004372:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004374:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004378:	3b01      	subs	r3, #1
 800437a:	b2da      	uxtb	r2, r3
 800437c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800437e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004382:	e0d0      	b.n	8004526 <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8004384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004386:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800438a:	2b00      	cmp	r3, #0
 800438c:	d008      	beq.n	80043a0 <motion_on_tim6_tick+0x32c>
 800438e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004390:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004394:	3b01      	subs	r3, #1
 8004396:	b2da      	uxtb	r2, r3
 8004398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800439a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 800439e:	e0c2      	b.n	8004526 <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 80043a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043a2:	699a      	ldr	r2, [r3, #24]
 80043a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	441a      	add	r2, r3
 80043aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043ac:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 80043ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b6:	f0c0 80b6 	bcc.w	8004526 <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 80043ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 80043c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c4:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 80043c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	f080 80a9 	bcs.w	8004526 <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 80043d4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80043d8:	4618      	mov	r0, r3
 80043da:	f7fe fcd7 	bl	8002d8c <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 80043de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e0:	2201      	movs	r2, #1
 80043e2:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 80043e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043ec:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 80043ee:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80043f2:	4a7a      	ldr	r2, [pc, #488]	@ (80045dc <motion_on_tim6_tick+0x568>)
 80043f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043f8:	3201      	adds	r2, #1
 80043fa:	4978      	ldr	r1, [pc, #480]	@ (80045dc <motion_on_tim6_tick+0x568>)
 80043fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 8004400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004402:	689a      	ldr	r2, [r3, #8]
 8004404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004406:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 8004408:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800440c:	4a74      	ldr	r2, [pc, #464]	@ (80045e0 <motion_on_tim6_tick+0x56c>)
 800440e:	5cd3      	ldrb	r3, [r2, r3]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d106      	bne.n	8004424 <motion_on_tim6_tick+0x3b0>
 8004416:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800441a:	4a70      	ldr	r2, [pc, #448]	@ (80045dc <motion_on_tim6_tick+0x568>)
 800441c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d11f      	bne.n	8004464 <motion_on_tim6_tick+0x3f0>
 8004424:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004428:	4a6e      	ldr	r2, [pc, #440]	@ (80045e4 <motion_on_tim6_tick+0x570>)
 800442a:	5cd3      	ldrb	r3, [r2, r3]
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d118      	bne.n	8004464 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 8004432:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004436:	4a6b      	ldr	r2, [pc, #428]	@ (80045e4 <motion_on_tim6_tick+0x570>)
 8004438:	2101      	movs	r1, #1
 800443a:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 800443c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004440:	4a67      	ldr	r2, [pc, #412]	@ (80045e0 <motion_on_tim6_tick+0x56c>)
 8004442:	2100      	movs	r1, #0
 8004444:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 8004446:	4b68      	ldr	r3, [pc, #416]	@ (80045e8 <motion_on_tim6_tick+0x574>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	64bb      	str	r3, [r7, #72]	@ 0x48
                        g_csv_t0_t6[axis] = now_t6;
 800444c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004450:	4966      	ldr	r1, [pc, #408]	@ (80045ec <motion_on_tim6_tick+0x578>)
 8004452:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 8004458:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800445c:	4964      	ldr	r1, [pc, #400]	@ (80045f0 <motion_on_tim6_tick+0x57c>)
 800445e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8004464:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004468:	4a5e      	ldr	r2, [pc, #376]	@ (80045e4 <motion_on_tim6_tick+0x570>)
 800446a:	5cd3      	ldrb	r3, [r2, r3]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d059      	beq.n	8004526 <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8004472:	4b5d      	ldr	r3, [pc, #372]	@ (80045e8 <motion_on_tim6_tick+0x574>)
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800447a:	495c      	ldr	r1, [pc, #368]	@ (80045ec <motion_on_tim6_tick+0x578>)
 800447c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	647b      	str	r3, [r7, #68]	@ 0x44
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004486:	4a5b      	ldr	r2, [pc, #364]	@ (80045f4 <motion_on_tim6_tick+0x580>)
 8004488:	fba2 2303 	umull	r2, r3, r2, r3
 800448c:	091b      	lsrs	r3, r3, #4
 800448e:	643b      	str	r3, [r7, #64]	@ 0x40
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004490:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004494:	4a58      	ldr	r2, [pc, #352]	@ (80045f8 <motion_on_tim6_tick+0x584>)
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4413      	add	r3, r2
 800449a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449e:	4611      	mov	r1, r2
 80044a0:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80044a4:	4a55      	ldr	r2, [pc, #340]	@ (80045fc <motion_on_tim6_tick+0x588>)
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4413      	add	r3, r2
 80044aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ae:	4613      	mov	r3, r2
 80044b0:	1acb      	subs	r3, r1, r3
 80044b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 80044b4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80044b8:	4a48      	ldr	r2, [pc, #288]	@ (80045dc <motion_on_tim6_tick+0x568>)
 80044ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d00e      	beq.n	80044e0 <motion_on_tim6_tick+0x46c>
 80044c2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80044c6:	4a45      	ldr	r2, [pc, #276]	@ (80045dc <motion_on_tim6_tick+0x568>)
 80044c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80044cc:	4b49      	ldr	r3, [pc, #292]	@ (80045f4 <motion_on_tim6_tick+0x580>)
 80044ce:	fba3 1302 	umull	r1, r3, r3, r2
 80044d2:	095b      	lsrs	r3, r3, #5
 80044d4:	2164      	movs	r1, #100	@ 0x64
 80044d6:	fb01 f303 	mul.w	r3, r1, r3
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d122      	bne.n	8004526 <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 80044e0:	f7fe fd3c 	bl	8002f5c <motion_lock>
 80044e4:	63b8      	str	r0, [r7, #56]	@ 0x38
                            uint32_t id = ++g_csv_seq[axis];
 80044e6:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 80044ea:	4b45      	ldr	r3, [pc, #276]	@ (8004600 <motion_on_tim6_tick+0x58c>)
 80044ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044f0:	3301      	adds	r3, #1
 80044f2:	4943      	ldr	r1, [pc, #268]	@ (8004600 <motion_on_tim6_tick+0x58c>)
 80044f4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80044f8:	637b      	str	r3, [r7, #52]	@ 0x34
                            motion_unlock(pm);
 80044fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044fc:	f7fe fd3f 	bl	8002f7e <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004500:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004504:	4a35      	ldr	r2, [pc, #212]	@ (80045dc <motion_on_tim6_tick+0x568>)
 8004506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800450a:	f897 005d 	ldrb.w	r0, [r7, #93]	@ 0x5d
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004512:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004514:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004516:	f7fe fd13 	bl	8002f40 <motion_csv_print>
 800451a:	e004      	b.n	8004526 <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 800451c:	bf00      	nop
 800451e:	e002      	b.n	8004526 <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 8004520:	bf00      	nop
 8004522:	e000      	b.n	8004526 <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004524:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004526:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800452a:	3301      	adds	r3, #1
 800452c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8004530:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004534:	2b02      	cmp	r3, #2
 8004536:	f67f aefd 	bls.w	8004334 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 800453a:	f7fe fd0f 	bl	8002f5c <motion_lock>
 800453e:	6178      	str	r0, [r7, #20]
    if (g_has_active_segment) {
 8004540:	4b30      	ldr	r3, [pc, #192]	@ (8004604 <motion_on_tim6_tick+0x590>)
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80bc 	beq.w	80046c4 <motion_on_tim6_tick+0x650>
        uint8_t confirm = 1u;
 800454c:	2301      	movs	r3, #1
 800454e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004552:	2300      	movs	r3, #0
 8004554:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004558:	e01b      	b.n	8004592 <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 800455a:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 800455e:	4613      	mov	r3, r2
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	4413      	add	r3, r2
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	4a1c      	ldr	r2, [pc, #112]	@ (80045d8 <motion_on_tim6_tick+0x564>)
 8004568:	4413      	add	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d303      	bcc.n	8004580 <motion_on_tim6_tick+0x50c>
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	7d1b      	ldrb	r3, [r3, #20]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d003      	beq.n	8004588 <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 8004580:	2300      	movs	r3, #0
 8004582:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8004586:	e008      	b.n	800459a <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004588:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800458c:	3301      	adds	r3, #1
 800458e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004592:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004596:	2b02      	cmp	r3, #2
 8004598:	d9df      	bls.n	800455a <motion_on_tim6_tick+0x4e6>
            }
        }
#if MOTION_PROGRESS_MODE
        /* Confirmar término apenas quando não houver trabalho (ativo+fila)
           em NENHUM eixo. Usa soma O(1) por eixo (ativo + fila acumulada). */
        if (!confirm) {
 800459a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d14d      	bne.n	800463e <motion_on_tim6_tick+0x5ca>
            uint32_t rem_all = 0u;
 80045a2:	2300      	movs	r3, #0
 80045a4:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80045a6:	2300      	movs	r3, #0
 80045a8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80045ac:	e03d      	b.n	800462a <motion_on_tim6_tick+0x5b6>
                const motion_axis_state_t *ax = &g_axis_state[a];
 80045ae:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80045b2:	4613      	mov	r3, r2
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	4413      	add	r3, r2
 80045b8:	011b      	lsls	r3, r3, #4
 80045ba:	4a07      	ldr	r2, [pc, #28]	@ (80045d8 <motion_on_tim6_tick+0x564>)
 80045bc:	4413      	add	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d91d      	bls.n	8004608 <motion_on_tim6_tick+0x594>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	e018      	b.n	800460a <motion_on_tim6_tick+0x596>
 80045d8:	200000e4 	.word	0x200000e4
 80045dc:	20002e40 	.word	0x20002e40
 80045e0:	20002e58 	.word	0x20002e58
 80045e4:	20002e30 	.word	0x20002e30
 80045e8:	200000d8 	.word	0x200000d8
 80045ec:	20002e5c 	.word	0x20002e5c
 80045f0:	20002e68 	.word	0x20002e68
 80045f4:	51eb851f 	.word	0x51eb851f
 80045f8:	20002d90 	.word	0x20002d90
 80045fc:	20002db8 	.word	0x20002db8
 8004600:	20002e74 	.word	0x20002e74
 8004604:	20000174 	.word	0x20000174
 8004608:	2300      	movs	r3, #0
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 800460a:	60bb      	str	r3, [r7, #8]
                rem_all += active + g_queue_rem_steps[a];
 800460c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004610:	4a30      	ldr	r2, [pc, #192]	@ (80046d4 <motion_on_tim6_tick+0x660>)
 8004612:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	4413      	add	r3, r2
 800461a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800461c:	4413      	add	r3, r2
 800461e:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004620:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004624:	3301      	adds	r3, #1
 8004626:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800462a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800462e:	2b02      	cmp	r3, #2
 8004630:	d9bd      	bls.n	80045ae <motion_on_tim6_tick+0x53a>
            }
            if (rem_all == 0u) {
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	2b00      	cmp	r3, #0
 8004636:	d102      	bne.n	800463e <motion_on_tim6_tick+0x5ca>
                confirm = 1u;
 8004638:	2301      	movs	r3, #1
 800463a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
            }
        }
#endif
        if (confirm) {
 800463e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d03e      	beq.n	80046c4 <motion_on_tim6_tick+0x650>
            if (motion_try_start_next_locked()) {
 8004646:	f7ff fa39 	bl	8003abc <motion_try_start_next_locked>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d006      	beq.n	800465e <motion_on_tim6_tick+0x5ea>
                g_status.state = MOTION_RUNNING;
 8004650:	4b21      	ldr	r3, [pc, #132]	@ (80046d8 <motion_on_tim6_tick+0x664>)
 8004652:	2202      	movs	r2, #2
 8004654:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
 8004656:	4821      	ldr	r0, [pc, #132]	@ (80046dc <motion_on_tim6_tick+0x668>)
 8004658:	f00b ffc8 	bl	80105ec <puts>
 800465c:	e030      	b.n	80046c0 <motion_on_tim6_tick+0x64c>
#endif
            } else {
                g_has_active_segment = 0u;
 800465e:	4b20      	ldr	r3, [pc, #128]	@ (80046e0 <motion_on_tim6_tick+0x66c>)
 8004660:	2200      	movs	r2, #0
 8004662:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 8004664:	f7fe ffea 	bl	800363c <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8004668:	4b1b      	ldr	r3, [pc, #108]	@ (80046d8 <motion_on_tim6_tick+0x664>)
 800466a:	2205      	movs	r2, #5
 800466c:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 800466e:	4b1d      	ldr	r3, [pc, #116]	@ (80046e4 <motion_on_tim6_tick+0x670>)
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	2100      	movs	r1, #0
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff fba5 	bl	8003dc4 <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800467a:	2300      	movs	r3, #0
 800467c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8004680:	e01a      	b.n	80046b8 <motion_on_tim6_tick+0x644>
            g_csv_active[a] = 0u;
 8004682:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004686:	4a18      	ldr	r2, [pc, #96]	@ (80046e8 <motion_on_tim6_tick+0x674>)
 8004688:	2100      	movs	r1, #0
 800468a:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 800468c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004690:	4a16      	ldr	r2, [pc, #88]	@ (80046ec <motion_on_tim6_tick+0x678>)
 8004692:	2100      	movs	r1, #0
 8004694:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8004696:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800469a:	4a15      	ldr	r2, [pc, #84]	@ (80046f0 <motion_on_tim6_tick+0x67c>)
 800469c:	2100      	movs	r1, #0
 800469e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 80046a2:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80046a6:	4a13      	ldr	r2, [pc, #76]	@ (80046f4 <motion_on_tim6_tick+0x680>)
 80046a8:	2100      	movs	r1, #0
 80046aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80046ae:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80046b2:	3301      	adds	r3, #1
 80046b4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80046b8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d9e0      	bls.n	8004682 <motion_on_tim6_tick+0x60e>
        }
            }
            motion_refresh_status_locked();
 80046c0:	f7fe fe12 	bl	80032e8 <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 80046c4:	6978      	ldr	r0, [r7, #20]
 80046c6:	f7fe fc5a 	bl	8002f7e <motion_unlock>
 80046ca:	e000      	b.n	80046ce <motion_on_tim6_tick+0x65a>
        return;
 80046cc:	bf00      	nop
}
 80046ce:	3760      	adds	r7, #96	@ 0x60
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20002d80 	.word	0x20002d80
 80046d8:	200000dc 	.word	0x200000dc
 80046dc:	080119c4 	.word	0x080119c4
 80046e0:	20000174 	.word	0x20000174
 80046e4:	20002d7c 	.word	0x20002d7c
 80046e8:	20002e30 	.word	0x20002e30
 80046ec:	20002e58 	.word	0x20002e58
 80046f0:	20002e40 	.word	0x20002e40
 80046f4:	20002e74 	.word	0x20002e74

080046f8 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 80046f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046fc:	b0e6      	sub	sp, #408	@ 0x198
 80046fe:	af02      	add	r7, sp, #8
    motion_update_encoders();
 8004700:	f7ff fa04 	bl	8003b0c <motion_update_encoders>

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 8004704:	4bba      	ldr	r3, [pc, #744]	@ (80049f0 <motion_on_tim7_tick+0x2f8>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800470c:	2300      	movs	r3, #0
 800470e:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
 8004712:	e079      	b.n	8004808 <motion_on_tim7_tick+0x110>
        if (!g_csv_active[axis]) continue;
 8004714:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8004718:	4bb6      	ldr	r3, [pc, #728]	@ (80049f4 <motion_on_tim7_tick+0x2fc>)
 800471a:	5c9b      	ldrb	r3, [r3, r2]
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d06c      	beq.n	80047fc <motion_on_tim7_tick+0x104>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 8004722:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8004726:	4bb4      	ldr	r3, [pc, #720]	@ (80049f8 <motion_on_tim7_tick+0x300>)
 8004728:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800472c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004730:	1a9b      	subs	r3, r3, r2
 8004732:	2b00      	cmp	r3, #0
 8004734:	db63      	blt.n	80047fe <motion_on_tim7_tick+0x106>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004736:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800473a:	4ab0      	ldr	r2, [pc, #704]	@ (80049fc <motion_on_tim7_tick+0x304>)
 800473c:	00db      	lsls	r3, r3, #3
 800473e:	4413      	add	r3, r2
 8004740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004744:	4611      	mov	r1, r2
 8004746:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800474a:	4aad      	ldr	r2, [pc, #692]	@ (8004a00 <motion_on_tim7_tick+0x308>)
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	4413      	add	r3, r2
 8004750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004754:	4613      	mov	r3, r2
 8004756:	1acb      	subs	r3, r1, r3
 8004758:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 800475c:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8004760:	4ba8      	ldr	r3, [pc, #672]	@ (8004a04 <motion_on_tim7_tick+0x30c>)
 8004762:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004766:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004770:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004774:	4ba4      	ldr	r3, [pc, #656]	@ (8004a08 <motion_on_tim7_tick+0x310>)
 8004776:	fba3 2302 	umull	r2, r3, r3, r2
 800477a:	091b      	lsrs	r3, r3, #4
 800477c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
#endif
            uint32_t pm = motion_lock();
 8004780:	f7fe fbec 	bl	8002f5c <motion_lock>
 8004784:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
            uint32_t id = ++g_csv_seq[axis];
 8004788:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 800478c:	4b9f      	ldr	r3, [pc, #636]	@ (8004a0c <motion_on_tim7_tick+0x314>)
 800478e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	4b9d      	ldr	r3, [pc, #628]	@ (8004a0c <motion_on_tim7_tick+0x314>)
 8004796:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800479a:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
            motion_unlock(pm);
 800479e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80047a2:	f7fe fbec 	bl	8002f7e <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80047a6:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 80047aa:	4b99      	ldr	r3, [pc, #612]	@ (8004a10 <motion_on_tim7_tick+0x318>)
 80047ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047b0:	f897 018f 	ldrb.w	r0, [r7, #399]	@ 0x18f
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047ba:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80047be:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80047c2:	f7fe fbbd 	bl	8002f40 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 80047c6:	2332      	movs	r3, #50	@ 0x32
 80047c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 80047cc:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 80047d0:	4b89      	ldr	r3, [pc, #548]	@ (80049f8 <motion_on_tim7_tick+0x300>)
 80047d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80047d6:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 80047da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047de:	441a      	add	r2, r3
 80047e0:	4b85      	ldr	r3, [pc, #532]	@ (80049f8 <motion_on_tim7_tick+0x300>)
 80047e2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80047e6:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 80047ea:	4b83      	ldr	r3, [pc, #524]	@ (80049f8 <motion_on_tim7_tick+0x300>)
 80047ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80047f0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80047f4:	1a9b      	subs	r3, r3, r2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	dae8      	bge.n	80047cc <motion_on_tim7_tick+0xd4>
 80047fa:	e000      	b.n	80047fe <motion_on_tim7_tick+0x106>
        if (!g_csv_active[axis]) continue;
 80047fc:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80047fe:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8004802:	3301      	adds	r3, #1
 8004804:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
 8004808:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800480c:	2b02      	cmp	r3, #2
 800480e:	d981      	bls.n	8004714 <motion_on_tim7_tick+0x1c>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004810:	2300      	movs	r3, #0
 8004812:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
 8004816:	e027      	b.n	8004868 <motion_on_tim7_tick+0x170>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 8004818:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 800481c:	4a77      	ldr	r2, [pc, #476]	@ (80049fc <motion_on_tim7_tick+0x304>)
 800481e:	00db      	lsls	r3, r3, #3
 8004820:	4413      	add	r3, r2
 8004822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004826:	f897 118e 	ldrb.w	r1, [r7, #398]	@ 0x18e
 800482a:	4b7a      	ldr	r3, [pc, #488]	@ (8004a14 <motion_on_tim7_tick+0x31c>)
 800482c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004830:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8004834:	4a71      	ldr	r2, [pc, #452]	@ (80049fc <motion_on_tim7_tick+0x304>)
 8004836:	00db      	lsls	r3, r3, #3
 8004838:	4413      	add	r3, r2
 800483a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483e:	4611      	mov	r1, r2
 8004840:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8004844:	4a6e      	ldr	r2, [pc, #440]	@ (8004a00 <motion_on_tim7_tick+0x308>)
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	4413      	add	r3, r2
 800484a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484e:	4613      	mov	r3, r2
 8004850:	1acb      	subs	r3, r1, r3
 8004852:	f897 218e 	ldrb.w	r2, [r7, #398]	@ 0x18e
 8004856:	4619      	mov	r1, r3
 8004858:	4b6f      	ldr	r3, [pc, #444]	@ (8004a18 <motion_on_tim7_tick+0x320>)
 800485a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800485e:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8004862:	3301      	adds	r3, #1
 8004864:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
 8004868:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 800486c:	2b02      	cmp	r3, #2
 800486e:	d9d3      	bls.n	8004818 <motion_on_tim7_tick+0x120>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8004870:	4b6a      	ldr	r3, [pc, #424]	@ (8004a1c <motion_on_tim7_tick+0x324>)
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	f040 80e5 	bne.w	8004a46 <motion_on_tim7_tick+0x34e>
 800487c:	4b68      	ldr	r3, [pc, #416]	@ (8004a20 <motion_on_tim7_tick+0x328>)
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 80df 	beq.w	8004a46 <motion_on_tim7_tick+0x34e>
 8004888:	4b66      	ldr	r3, [pc, #408]	@ (8004a24 <motion_on_tim7_tick+0x32c>)
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 80d9 	beq.w	8004a46 <motion_on_tim7_tick+0x34e>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004894:	2300      	movs	r3, #0
 8004896:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
 800489a:	e0cf      	b.n	8004a3c <motion_on_tim7_tick+0x344>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800489c:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 80048a0:	4613      	mov	r3, r2
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	4413      	add	r3, r2
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	4a5f      	ldr	r2, [pc, #380]	@ (8004a28 <motion_on_tim7_tick+0x330>)
 80048aa:	4413      	add	r3, r2
 80048ac:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80048b0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	429a      	cmp	r2, r3
 80048be:	f080 80b7 	bcs.w	8004a30 <motion_on_tim7_tick+0x338>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 80048c2:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 80048c6:	4b59      	ldr	r3, [pc, #356]	@ (8004a2c <motion_on_tim7_tick+0x334>)
 80048c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80048cc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80048d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d2:	f897 118d 	ldrb.w	r1, [r7, #397]	@ 0x18d
 80048d6:	441a      	add	r2, r3
 80048d8:	4b54      	ldr	r3, [pc, #336]	@ (8004a2c <motion_on_tim7_tick+0x334>)
 80048da:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 80048de:	2300      	movs	r3, #0
 80048e0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 80048e4:	e010      	b.n	8004908 <motion_on_tim7_tick+0x210>
 80048e6:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 80048ea:	4b50      	ldr	r3, [pc, #320]	@ (8004a2c <motion_on_tim7_tick+0x334>)
 80048ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048f0:	f897 118d 	ldrb.w	r1, [r7, #397]	@ 0x18d
 80048f4:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 80048f8:	4b4c      	ldr	r3, [pc, #304]	@ (8004a2c <motion_on_tim7_tick+0x334>)
 80048fa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80048fe:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004902:	3301      	adds	r3, #1
 8004904:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004908:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 800490c:	4b47      	ldr	r3, [pc, #284]	@ (8004a2c <motion_on_tim7_tick+0x334>)
 800490e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004912:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004916:	d2e6      	bcs.n	80048e6 <motion_on_tim7_tick+0x1ee>
            while (steps_avail--) {
 8004918:	e03f      	b.n	800499a <motion_on_tim7_tick+0x2a2>
                if (ax->v_actual_sps < ax->v_target_sps) {
 800491a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800491e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004920:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	429a      	cmp	r2, r3
 8004928:	d215      	bcs.n	8004956 <motion_on_tim7_tick+0x25e>
                    ax->v_actual_sps++;
 800492a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004936:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004938:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800493c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800493e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	429a      	cmp	r2, r3
 8004946:	d928      	bls.n	800499a <motion_on_tim7_tick+0x2a2>
 8004948:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800494c:	6a1a      	ldr	r2, [r3, #32]
 800494e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004952:	625a      	str	r2, [r3, #36]	@ 0x24
 8004954:	e021      	b.n	800499a <motion_on_tim7_tick+0x2a2>
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 8004956:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800495a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800495c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	429a      	cmp	r2, r3
 8004964:	d919      	bls.n	800499a <motion_on_tim7_tick+0x2a2>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004966:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800496a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496c:	2b00      	cmp	r3, #0
 800496e:	d006      	beq.n	800497e <motion_on_tim7_tick+0x286>
 8004970:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004976:	1e5a      	subs	r2, r3, #1
 8004978:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800497c:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 800497e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004982:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004984:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	429a      	cmp	r2, r3
 800498c:	d205      	bcs.n	800499a <motion_on_tim7_tick+0x2a2>
 800498e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004992:	6a1a      	ldr	r2, [r3, #32]
 8004994:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004998:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 800499a:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 800499e:	1e53      	subs	r3, r2, #1
 80049a0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80049a4:	2a00      	cmp	r2, #0
 80049a6:	d1b8      	bne.n	800491a <motion_on_tim7_tick+0x222>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 80049a8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80049ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049ae:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d904      	bls.n	80049c0 <motion_on_tim7_tick+0x2c8>
 80049b6:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80049ba:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80049be:	6253      	str	r3, [r2, #36]	@ 0x24
#if MOTION_FRICTION_ENABLE
            /* DEMO: aplica atrito pós-rampa (C + B·v) na velocidade efetiva */
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
#endif
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 80049c0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80049c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c6:	2200      	movs	r2, #0
 80049c8:	461c      	mov	r4, r3
 80049ca:	4615      	mov	r5, r2
 80049cc:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80049d0:	ea4f 4804 	mov.w	r8, r4, lsl #16
 80049d4:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80049d8:	f04f 0300 	mov.w	r3, #0
 80049dc:	4640      	mov	r0, r8
 80049de:	4649      	mov	r1, r9
 80049e0:	f7fb fc96 	bl	8000310 <__aeabi_uldivmod>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80049ec:	61da      	str	r2, [r3, #28]
 80049ee:	e020      	b.n	8004a32 <motion_on_tim7_tick+0x33a>
 80049f0:	200000d8 	.word	0x200000d8
 80049f4:	20002e30 	.word	0x20002e30
 80049f8:	20002e68 	.word	0x20002e68
 80049fc:	20002d90 	.word	0x20002d90
 8004a00:	20002db8 	.word	0x20002db8
 8004a04:	20002e5c 	.word	0x20002e5c
 8004a08:	51eb851f 	.word	0x51eb851f
 8004a0c:	20002e74 	.word	0x20002e74
 8004a10:	20002e40 	.word	0x20002e40
 8004a14:	20002e18 	.word	0x20002e18
 8004a18:	20002e24 	.word	0x20002e24
 8004a1c:	200000dc 	.word	0x200000dc
 8004a20:	20000174 	.word	0x20000174
 8004a24:	20002e80 	.word	0x20002e80
 8004a28:	200000e4 	.word	0x200000e4
 8004a2c:	20002df4 	.word	0x20002df4
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004a30:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004a32:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 8004a36:	3301      	adds	r3, #1
 8004a38:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
 8004a3c:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	f67f af2b 	bls.w	800489c <motion_on_tim7_tick+0x1a4>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 8004a46:	4b7f      	ldr	r3, [pc, #508]	@ (8004c44 <motion_on_tim7_tick+0x54c>)
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	f040 843c 	bne.w	80052ca <motion_on_tim7_tick+0xbd2>
 8004a52:	4b7d      	ldr	r3, [pc, #500]	@ (8004c48 <motion_on_tim7_tick+0x550>)
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 8436 	beq.w	80052ca <motion_on_tim7_tick+0xbd2>
 8004a5e:	4b7b      	ldr	r3, [pc, #492]	@ (8004c4c <motion_on_tim7_tick+0x554>)
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f040 8430 	bne.w	80052ca <motion_on_tim7_tick+0xbd2>
#if MOTION_PROGRESS_MODE
        int8_t master_axis = motion_select_master_axis_progress();
 8004a6a:	f7fe fa99 	bl	8002fa0 <motion_select_master_axis_progress>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
        uint32_t rem_master = 0u;
 8004a74:	2300      	movs	r3, #0
 8004a76:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
        if (master_axis >= 0) {
 8004a7a:	f997 313b 	ldrsb.w	r3, [r7, #315]	@ 0x13b
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	db28      	blt.n	8004ad4 <motion_on_tim7_tick+0x3dc>
            const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 8004a82:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8004a86:	461a      	mov	r2, r3
 8004a88:	4613      	mov	r3, r2
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	4413      	add	r3, r2
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	4a6f      	ldr	r2, [pc, #444]	@ (8004c50 <motion_on_tim7_tick+0x558>)
 8004a92:	4413      	add	r3, r2
 8004a94:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 8004a98:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004aa2:	689b      	ldr	r3, [r3, #8]
                                ? (am->total_steps - am->emitted_steps) : 0u;
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d907      	bls.n	8004ab8 <motion_on_tim7_tick+0x3c0>
 8004aa8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	e000      	b.n	8004aba <motion_on_tim7_tick+0x3c2>
 8004ab8:	2300      	movs	r3, #0
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 8004aba:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
 8004abe:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	4b63      	ldr	r3, [pc, #396]	@ (8004c54 <motion_on_tim7_tick+0x55c>)
 8004ac6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004aca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004ace:	4413      	add	r3, r2
 8004ad0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
        }
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
 8004ada:	e3f1      	b.n	80052c0 <motion_on_tim7_tick+0xbc8>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004adc:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	4413      	add	r3, r2
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	4a59      	ldr	r2, [pc, #356]	@ (8004c50 <motion_on_tim7_tick+0x558>)
 8004aea:	4413      	add	r3, r2
 8004aec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 8004af0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004af4:	899b      	ldrh	r3, [r3, #12]
 8004af6:	461a      	mov	r2, r3
 8004af8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            uint32_t v_base_sps = v_cmd_sps;   /* debug: valor antes de throttle/PI */
 8004b04:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004b08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

#if MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE
            /* Throttle por erro (apenas eixos não-mestres):
               - Usa erro posicional baseado em encoder (mesmo usado no PI)
               - Ajusta v_cmd antes de aplicar correção PI */
            if (master_axis >= 0 && (int8_t)axis != master_axis) {
 8004b0c:	f997 313b 	ldrsb.w	r3, [r7, #315]	@ 0x13b
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f2c0 811f 	blt.w	8004d54 <motion_on_tim7_tick+0x65c>
 8004b16:	f897 213b 	ldrb.w	r2, [r7, #315]	@ 0x13b
 8004b1a:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	f000 8118 	beq.w	8004d54 <motion_on_tim7_tick+0x65c>
                int32_t desired = (int32_t)ax->target_steps;
 8004b24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8004b2e:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004b32:	4a49      	ldr	r2, [pc, #292]	@ (8004c58 <motion_on_tim7_tick+0x560>)
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	4413      	add	r3, r2
 8004b38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b3c:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004b40:	4a46      	ldr	r2, [pc, #280]	@ (8004c5c <motion_on_tim7_tick+0x564>)
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	4413      	add	r3, r2
 8004b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4a:	1a84      	subs	r4, r0, r2
 8004b4c:	613c      	str	r4, [r7, #16]
 8004b4e:	eb61 0303 	sbc.w	r3, r1, r3
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004b58:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8004b5c:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7fe f9d1 	bl	8002f08 <dda_steps_per_rev_axis>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2200      	movs	r2, #0
 8004b6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b6c:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b6e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b72:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8004b76:	4622      	mov	r2, r4
 8004b78:	fb02 f203 	mul.w	r2, r2, r3
 8004b7c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004b80:	4629      	mov	r1, r5
 8004b82:	fb01 f303 	mul.w	r3, r1, r3
 8004b86:	441a      	add	r2, r3
 8004b88:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	fba3 ab01 	umull	sl, fp, r3, r1
 8004b92:	eb02 030b 	add.w	r3, r2, fp
 8004b96:	469b      	mov	fp, r3
 8004b98:	e9c7 ab44 	strd	sl, fp, [r7, #272]	@ 0x110
 8004b9c:	e9c7 ab44 	strd	sl, fp, [r7, #272]	@ 0x110
                int32_t actual = 0;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 8004ba6:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004baa:	4b2d      	ldr	r3, [pc, #180]	@ (8004c60 <motion_on_tim7_tick+0x568>)
 8004bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d030      	beq.n	8004c16 <motion_on_tim7_tick+0x51e>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8004bb4:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004bb8:	4b29      	ldr	r3, [pc, #164]	@ (8004c60 <motion_on_tim7_tick+0x568>)
 8004bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bc2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bc4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8004bc8:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8004bcc:	f7fb fb50 	bl	8000270 <__aeabi_ldivmod>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 8004bd8:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8004bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004be0:	f173 0300 	sbcs.w	r3, r3, #0
 8004be4:	db06      	blt.n	8004bf4 <motion_on_tim7_tick+0x4fc>
 8004be6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
 8004bf2:	e00c      	b.n	8004c0e <motion_on_tim7_tick+0x516>
 8004bf4:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8004bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004bfc:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004c00:	da05      	bge.n	8004c0e <motion_on_tim7_tick+0x516>
 8004c02:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004c06:	f04f 33ff 	mov.w	r3, #4294967295
 8004c0a:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
                    actual = (int32_t)q;
 8004c0e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8004c12:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                }
                int32_t err = desired - actual;
 8004c16:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8004c1a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
                uint32_t err_abs = (err < 0) ? (uint32_t)(-err) : (uint32_t)err;
 8004c24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bfb8      	it	lt
 8004c2c:	425b      	neglt	r3, r3
 8004c2e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

                uint32_t scale_pm;
                if (err_abs >= (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD) {
 8004c32:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c36:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c38:	d914      	bls.n	8004c64 <motion_on_tim7_tick+0x56c>
                    scale_pm = (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* piso */
 8004c3a:	23fa      	movs	r3, #250	@ 0xfa
 8004c3c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8004c40:	e04c      	b.n	8004cdc <motion_on_tim7_tick+0x5e4>
 8004c42:	bf00      	nop
 8004c44:	200000dc 	.word	0x200000dc
 8004c48:	20000174 	.word	0x20000174
 8004c4c:	20002e80 	.word	0x20002e80
 8004c50:	200000e4 	.word	0x200000e4
 8004c54:	20002d80 	.word	0x20002d80
 8004c58:	20002d90 	.word	0x20002d90
 8004c5c:	20002db8 	.word	0x20002db8
 8004c60:	08011f64 	.word	0x08011f64
                } else {
                    uint32_t range = 1000u - (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* 0..750 */
 8004c64:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8004c68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                    uint32_t dec = (uint32_t)(((uint64_t)range * (uint64_t)err_abs) / (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD);
 8004c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c70:	2200      	movs	r2, #0
 8004c72:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c74:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c76:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c7e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004c80:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004c84:	462b      	mov	r3, r5
 8004c86:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8004c8a:	4642      	mov	r2, r8
 8004c8c:	fb02 f203 	mul.w	r2, r2, r3
 8004c90:	464b      	mov	r3, r9
 8004c92:	4621      	mov	r1, r4
 8004c94:	fb01 f303 	mul.w	r3, r1, r3
 8004c98:	4413      	add	r3, r2
 8004c9a:	4622      	mov	r2, r4
 8004c9c:	4641      	mov	r1, r8
 8004c9e:	fba2 1201 	umull	r1, r2, r2, r1
 8004ca2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ca6:	460a      	mov	r2, r1
 8004ca8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8004cac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004cb0:	4413      	add	r3, r2
 8004cb2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004cb6:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 8004cba:	f04f 0300 	mov.w	r3, #0
 8004cbe:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8004cc2:	f7fb fb25 	bl	8000310 <__aeabi_uldivmod>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4613      	mov	r3, r2
 8004ccc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                    scale_pm = 1000u - dec; /* 1000..min_permille */
 8004cd0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004cd4:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8004cd8:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                }
                v_cmd_sps = (uint32_t)(((uint64_t)v_cmd_sps * (uint64_t)scale_pm) / 1000u);
 8004cdc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ce4:	657a      	str	r2, [r7, #84]	@ 0x54
 8004ce6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004cea:	2200      	movs	r2, #0
 8004cec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cee:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004cf0:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8004cf4:	462b      	mov	r3, r5
 8004cf6:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8004cfa:	4642      	mov	r2, r8
 8004cfc:	fb02 f203 	mul.w	r2, r2, r3
 8004d00:	464b      	mov	r3, r9
 8004d02:	4621      	mov	r1, r4
 8004d04:	fb01 f303 	mul.w	r3, r1, r3
 8004d08:	4413      	add	r3, r2
 8004d0a:	4622      	mov	r2, r4
 8004d0c:	4641      	mov	r1, r8
 8004d0e:	fba2 1201 	umull	r1, r2, r2, r1
 8004d12:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d16:	460a      	mov	r2, r1
 8004d18:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8004d1c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8004d20:	4413      	add	r3, r2
 8004d22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004d26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d2a:	f04f 0300 	mov.w	r3, #0
 8004d2e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8004d32:	f7fb faed 	bl	8000310 <__aeabi_uldivmod>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8004d40:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8004d44:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d903      	bls.n	8004d54 <motion_on_tim7_tick+0x65c>
 8004d4c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004d50:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 8004d54:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d58:	89da      	ldrh	r2, [r3, #14]
 8004d5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d5e:	8a1b      	ldrh	r3, [r3, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d68:	8a5b      	ldrh	r3, [r3, #18]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 8150 	beq.w	8005014 <motion_on_tim7_tick+0x91c>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 8004d74:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8004d7e:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004d82:	4ab2      	ldr	r2, [pc, #712]	@ (800504c <motion_on_tim7_tick+0x954>)
 8004d84:	00db      	lsls	r3, r3, #3
 8004d86:	4413      	add	r3, r2
 8004d88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d8c:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004d90:	4aaf      	ldr	r2, [pc, #700]	@ (8005050 <motion_on_tim7_tick+0x958>)
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	4413      	add	r3, r2
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	1a84      	subs	r4, r0, r2
 8004d9c:	60bc      	str	r4, [r7, #8]
 8004d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8004da2:	60fb      	str	r3, [r7, #12]
 8004da4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004da8:	e9c7 343c 	strd	r3, r4, [r7, #240]	@ 0xf0
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV(axis) / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8004dac:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7fe f8a9 	bl	8002f08 <dda_steps_per_rev_axis>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2200      	movs	r2, #0
 8004dba:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dbc:	647a      	str	r2, [r7, #68]	@ 0x44
 8004dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc2:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8004dc6:	4622      	mov	r2, r4
 8004dc8:	fb02 f203 	mul.w	r2, r2, r3
 8004dcc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	fb01 f303 	mul.w	r3, r1, r3
 8004dd6:	441a      	add	r2, r3
 8004dd8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004ddc:	4621      	mov	r1, r4
 8004dde:	fba3 1301 	umull	r1, r3, r3, r1
 8004de2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004de6:	460b      	mov	r3, r1
 8004de8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004dec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004df0:	18d3      	adds	r3, r2, r3
 8004df2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004df6:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8004dfa:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
 8004dfe:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
                int32_t actual = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 8004e08:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004e0c:	4b91      	ldr	r3, [pc, #580]	@ (8005054 <motion_on_tim7_tick+0x95c>)
 8004e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d030      	beq.n	8004e78 <motion_on_tim7_tick+0x780>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8004e16:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004e1a:	4b8e      	ldr	r3, [pc, #568]	@ (8005054 <motion_on_tim7_tick+0x95c>)
 8004e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e20:	2200      	movs	r2, #0
 8004e22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004e26:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e2a:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8004e2e:	f7fb fa1f 	bl	8000270 <__aeabi_ldivmod>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 8004e3a:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8004e3e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004e42:	f173 0300 	sbcs.w	r3, r3, #0
 8004e46:	db06      	blt.n	8004e56 <motion_on_tim7_tick+0x75e>
 8004e48:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004e4c:	f04f 0300 	mov.w	r3, #0
 8004e50:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
 8004e54:	e00c      	b.n	8004e70 <motion_on_tim7_tick+0x778>
 8004e56:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8004e5a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004e5e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004e62:	da05      	bge.n	8004e70 <motion_on_tim7_tick+0x778>
 8004e64:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004e68:	f04f 33ff 	mov.w	r3, #4294967295
 8004e6c:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    actual = (int32_t)q;
 8004e70:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004e74:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                }
                int32_t err = desired - actual;
 8004e78:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8004e7c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8004e86:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004e8a:	f113 0f09 	cmn.w	r3, #9
 8004e8e:	db06      	blt.n	8004e9e <motion_on_tim7_tick+0x7a6>
 8004e90:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004e94:	2b09      	cmp	r3, #9
 8004e96:	dc02      	bgt.n	8004e9e <motion_on_tim7_tick+0x7a6>
                    err = 0;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 8004e9e:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004ea2:	4b6d      	ldr	r3, [pc, #436]	@ (8005058 <motion_on_tim7_tick+0x960>)
 8004ea4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ea8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004eac:	4413      	add	r3, r2
 8004eae:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8004eb2:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004eb6:	4b69      	ldr	r3, [pc, #420]	@ (800505c <motion_on_tim7_tick+0x964>)
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	dd03      	ble.n	8004ec4 <motion_on_tim7_tick+0x7cc>
 8004ebc:	4b67      	ldr	r3, [pc, #412]	@ (800505c <motion_on_tim7_tick+0x964>)
 8004ebe:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004ec2:	e007      	b.n	8004ed4 <motion_on_tim7_tick+0x7dc>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 8004ec4:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004ec8:	4b65      	ldr	r3, [pc, #404]	@ (8005060 <motion_on_tim7_tick+0x968>)
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	da02      	bge.n	8004ed4 <motion_on_tim7_tick+0x7dc>
 8004ece:	4b64      	ldr	r3, [pc, #400]	@ (8005060 <motion_on_tim7_tick+0x968>)
 8004ed0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                int32_t draw = err - g_pi_prev_err[axis];
 8004ed4:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004ed8:	4b62      	ldr	r3, [pc, #392]	@ (8005064 <motion_on_tim7_tick+0x96c>)
 8004eda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ede:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004ee2:	1a9b      	subs	r3, r3, r2
 8004ee4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                g_pi_prev_err[axis] = err;
 8004ee8:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8004eec:	4a5d      	ldr	r2, [pc, #372]	@ (8005064 <motion_on_tim7_tick+0x96c>)
 8004eee:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004ef2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 8004ef6:	2308      	movs	r3, #8
 8004ef8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 8004efc:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004f00:	4b59      	ldr	r3, [pc, #356]	@ (8005068 <motion_on_tim7_tick+0x970>)
 8004f02:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004f06:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004f0a:	4b57      	ldr	r3, [pc, #348]	@ (8005068 <motion_on_tim7_tick+0x970>)
 8004f0c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f14:	1a9a      	subs	r2, r3, r2
 8004f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f1a:	fa42 f303 	asr.w	r3, r2, r3
 8004f1e:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8004f22:	18c2      	adds	r2, r0, r3
 8004f24:	4b50      	ldr	r3, [pc, #320]	@ (8005068 <motion_on_tim7_tick+0x970>)
 8004f26:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 8004f2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f2e:	89db      	ldrh	r3, [r3, #14]
 8004f30:	461a      	mov	r2, r3
 8004f32:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004f36:	fb02 f303 	mul.w	r3, r2, r3
 8004f3a:	121b      	asrs	r3, r3, #8
 8004f3c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8004f40:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f44:	8a1b      	ldrh	r3, [r3, #16]
 8004f46:	461a      	mov	r2, r3
 8004f48:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004f4c:	fb02 f303 	mul.w	r3, r2, r3
 8004f50:	121b      	asrs	r3, r3, #8
 8004f52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 8004f56:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f5a:	8a5b      	ldrh	r3, [r3, #18]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00c      	beq.n	8004f7a <motion_on_tim7_tick+0x882>
 8004f60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f64:	8a5b      	ldrh	r3, [r3, #18]
 8004f66:	4619      	mov	r1, r3
 8004f68:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8004f6c:	4b3e      	ldr	r3, [pc, #248]	@ (8005068 <motion_on_tim7_tick+0x970>)
 8004f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f72:	fb01 f303 	mul.w	r3, r1, r3
 8004f76:	121b      	asrs	r3, r3, #8
 8004f78:	e000      	b.n	8004f7c <motion_on_tim7_tick+0x884>
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8004f80:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004f84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f88:	441a      	add	r2, r3
 8004f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f8e:	4413      	add	r3, r2
 8004f90:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8004f94:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8004f98:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	dd04      	ble.n	8004faa <motion_on_tim7_tick+0x8b2>
 8004fa0:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004fa4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004fa8:	e007      	b.n	8004fba <motion_on_tim7_tick+0x8c2>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8004faa:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8004fae:	4b2f      	ldr	r3, [pc, #188]	@ (800506c <motion_on_tim7_tick+0x974>)
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	da02      	bge.n	8004fba <motion_on_tim7_tick+0x8c2>
 8004fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800506c <motion_on_tim7_tick+0x974>)
 8004fb6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 8004fba:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8004fbe:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004fc2:	4413      	add	r3, r2
 8004fc4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                if (v_adj < 0) v_adj = 0;
 8004fc8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	da02      	bge.n	8004fd6 <motion_on_tim7_tick+0x8de>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 8004fd6:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004fda:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	dd03      	ble.n	8004fea <motion_on_tim7_tick+0x8f2>
 8004fe2:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004fe6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                v_cmd_sps = (uint32_t)v_adj;
 8004fea:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004fee:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 8004ff2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00c      	beq.n	8005014 <motion_on_tim7_tick+0x91c>
 8004ffa:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004ffe:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005002:	429a      	cmp	r2, r3
 8005004:	d006      	beq.n	8005014 <motion_on_tim7_tick+0x91c>
                    g_pi_i_accum[axis] = iacc;
 8005006:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 800500a:	4a13      	ldr	r2, [pc, #76]	@ (8005058 <motion_on_tim7_tick+0x960>)
 800500c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005010:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
            /* Atrito será aplicado pós-rampa (na v_actual_sps) para modelar planta */
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 8005014:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501a:	2b00      	cmp	r3, #0
 800501c:	d003      	beq.n	8005026 <motion_on_tim7_tick+0x92e>
 800501e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005024:	e000      	b.n	8005028 <motion_on_tim7_tick+0x930>
 8005026:	4b0d      	ldr	r3, [pc, #52]	@ (800505c <motion_on_tim7_tick+0x964>)
 8005028:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 800502c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005036:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8005038:	429a      	cmp	r2, r3
 800503a:	d919      	bls.n	8005070 <motion_on_tim7_tick+0x978>
 800503c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	e012      	b.n	8005072 <motion_on_tim7_tick+0x97a>
 800504c:	20002d90 	.word	0x20002d90
 8005050:	20002db8 	.word	0x20002db8
 8005054:	08011f64 	.word	0x08011f64
 8005058:	20002e00 	.word	0x20002e00
 800505c:	00030d40 	.word	0x00030d40
 8005060:	fffcf2c0 	.word	0xfffcf2c0
 8005064:	20002e0c 	.word	0x20002e0c
 8005068:	20002de8 	.word	0x20002de8
 800506c:	ffff9e58 	.word	0xffff9e58
 8005070:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8005072:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8005076:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 800507a:	4b97      	ldr	r3, [pc, #604]	@ (80052d8 <motion_on_tim7_tick+0xbe0>)
 800507c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005080:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005084:	4413      	add	r3, r2
 8005086:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
#if MOTION_PROGRESS_MODE
            /* Só impõe o restante do mestre se ele tiver trabalho pendente */
            if (master_axis >= 0 && rem_master > 0u) {
 800508a:	f997 313b 	ldrsb.w	r3, [r7, #315]	@ 0x13b
 800508e:	2b00      	cmp	r3, #0
 8005090:	db07      	blt.n	80050a2 <motion_on_tim7_tick+0x9aa>
 8005092:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <motion_on_tim7_tick+0x9aa>
                rem_steps = rem_master;
 800509a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800509e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 80050a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            uint32_t s_brake = 0u;
 80050ac:	2300      	movs	r3, #0
 80050ae:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
            if (a_sps2 > 0u && v_now > 0u) {
 80050b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d03f      	beq.n	800513a <motion_on_tim7_tick+0xa42>
 80050ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d03b      	beq.n	800513a <motion_on_tim7_tick+0xa42>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 80050c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80050c6:	2200      	movs	r2, #0
 80050c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80050ca:	637a      	str	r2, [r7, #52]	@ 0x34
 80050cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80050d0:	2200      	movs	r2, #0
 80050d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80050da:	462b      	mov	r3, r5
 80050dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80050e0:	4642      	mov	r2, r8
 80050e2:	fb02 f203 	mul.w	r2, r2, r3
 80050e6:	464b      	mov	r3, r9
 80050e8:	4621      	mov	r1, r4
 80050ea:	fb01 f303 	mul.w	r3, r1, r3
 80050ee:	4413      	add	r3, r2
 80050f0:	4622      	mov	r2, r4
 80050f2:	4641      	mov	r1, r8
 80050f4:	fba2 1201 	umull	r1, r2, r2, r1
 80050f8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80050fa:	460a      	mov	r2, r1
 80050fc:	67ba      	str	r2, [r7, #120]	@ 0x78
 80050fe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005100:	4413      	add	r3, r2
 8005102:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005104:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8005108:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
 800510c:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
                uint64_t denom = (uint64_t)(2u * a_sps2);
 8005110:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	2200      	movs	r2, #0
 8005118:	603b      	str	r3, [r7, #0]
 800511a:	607a      	str	r2, [r7, #4]
 800511c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005120:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
                s_brake = (uint32_t)(vv / denom);
 8005124:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8005128:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800512c:	f7fb f8f0 	bl	8000310 <__aeabi_uldivmod>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4613      	mov	r3, r2
 8005136:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 800513a:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 800513e:	4b67      	ldr	r3, [pc, #412]	@ (80052dc <motion_on_tim7_tick+0xbe4>)
 8005140:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005144:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005148:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800514c:	441a      	add	r2, r3
 800514e:	4b63      	ldr	r3, [pc, #396]	@ (80052dc <motion_on_tim7_tick+0xbe4>)
 8005150:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8005154:	2300      	movs	r3, #0
 8005156:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 800515a:	e010      	b.n	800517e <motion_on_tim7_tick+0xa86>
 800515c:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005160:	4b5e      	ldr	r3, [pc, #376]	@ (80052dc <motion_on_tim7_tick+0xbe4>)
 8005162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005166:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 800516a:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 800516e:	4b5b      	ldr	r3, [pc, #364]	@ (80052dc <motion_on_tim7_tick+0xbe4>)
 8005170:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005174:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005178:	3301      	adds	r3, #1
 800517a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800517e:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005182:	4b56      	ldr	r3, [pc, #344]	@ (80052dc <motion_on_tim7_tick+0xbe4>)
 8005184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005188:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800518c:	d2e6      	bcs.n	800515c <motion_on_tim7_tick+0xa64>
            while (steps_avail--) {
 800518e:	e04c      	b.n	800522a <motion_on_tim7_tick+0xb32>
                if (rem_steps <= s_brake) {
 8005190:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8005194:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8005198:	429a      	cmp	r2, r3
 800519a:	d80c      	bhi.n	80051b6 <motion_on_tim7_tick+0xabe>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 800519c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d041      	beq.n	800522a <motion_on_tim7_tick+0xb32>
 80051a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ac:	1e5a      	subs	r2, r3, #1
 80051ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80051b4:	e039      	b.n	800522a <motion_on_tim7_tick+0xb32>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 80051b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051bc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d913      	bls.n	80051ec <motion_on_tim7_tick+0xaf4>
                    ax->v_actual_sps++;
 80051c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051d0:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 80051d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051d8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051dc:	4293      	cmp	r3, r2
 80051de:	d224      	bcs.n	800522a <motion_on_tim7_tick+0xb32>
 80051e0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80051e4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051e8:	6253      	str	r3, [r2, #36]	@ 0x24
 80051ea:	e01e      	b.n	800522a <motion_on_tim7_tick+0xb32>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 80051ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051f2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d217      	bcs.n	800522a <motion_on_tim7_tick+0xb32>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 80051fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005200:	2b00      	cmp	r3, #0
 8005202:	d006      	beq.n	8005212 <motion_on_tim7_tick+0xb1a>
 8005204:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	1e5a      	subs	r2, r3, #1
 800520c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005210:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005212:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005216:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005218:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800521c:	4293      	cmp	r3, r2
 800521e:	d904      	bls.n	800522a <motion_on_tim7_tick+0xb32>
 8005220:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8005224:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005228:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 800522a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800522e:	1e53      	subs	r3, r2, #1
 8005230:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8005234:	2a00      	cmp	r2, #0
 8005236:	d1ab      	bne.n	8005190 <motion_on_tim7_tick+0xa98>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 8005238:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800523c:	2b00      	cmp	r3, #0
 800523e:	d103      	bne.n	8005248 <motion_on_tim7_tick+0xb50>
 8005240:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8005244:	2300      	movs	r3, #0
 8005246:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8005248:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800524c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005250:	429a      	cmp	r2, r3
 8005252:	d903      	bls.n	800525c <motion_on_tim7_tick+0xb64>
 8005254:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005258:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 800525c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005260:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005262:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005266:	429a      	cmp	r2, r3
 8005268:	d904      	bls.n	8005274 <motion_on_tim7_tick+0xb7c>
 800526a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800526e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005272:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Aplica modelo de atrito pós-rampa (C + B·v): atua sobre v_actual_sps */
            uint8_t friction_active = 0u;
 8005274:	2300      	movs	r3, #0
 8005276:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
            uint32_t friction_drop_sps = 0u;
 800527a:	2300      	movs	r3, #0
 800527c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
#endif
#if MOTION_FRICTION_ENABLE
            motion_auto_friction_record_sample(axis, v_base_sps, v_cmd_sps, ax->v_actual_sps);
#endif
            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8005280:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005286:	2200      	movs	r2, #0
 8005288:	623b      	str	r3, [r7, #32]
 800528a:	627a      	str	r2, [r7, #36]	@ 0x24
 800528c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005290:	460b      	mov	r3, r1
 8005292:	0c1b      	lsrs	r3, r3, #16
 8005294:	61fb      	str	r3, [r7, #28]
 8005296:	460b      	mov	r3, r1
 8005298:	041b      	lsls	r3, r3, #16
 800529a:	61bb      	str	r3, [r7, #24]
 800529c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80052a8:	f7fb f832 	bl	8000310 <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80052b4:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80052b6:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 80052ba:	3301      	adds	r3, #1
 80052bc:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
 80052c0:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	f67f ac09 	bls.w	8004adc <motion_on_tim7_tick+0x3e4>
        }
    }
#if MOTION_FRICTION_ENABLE
    motion_auto_friction_maybe_report();
#endif
}
 80052ca:	bf00      	nop
 80052cc:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 80052d0:	46bd      	mov	sp, r7
 80052d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052d6:	bf00      	nop
 80052d8:	20002d80 	.word	0x20002d80
 80052dc:	20002df4 	.word	0x20002df4

080052e0 <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 80052e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052e2:	b097      	sub	sp, #92	@ 0x5c
 80052e4:	af06      	add	r7, sp, #24
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 80052ea:	2301      	movs	r3, #1
 80052ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 80052f0:	2300      	movs	r3, #0
 80052f2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 80a3 	beq.w	8005444 <motion_on_move_queue_add+0x164>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 80052fe:	f107 0308 	add.w	r3, r7, #8
 8005302:	461a      	mov	r2, r3
 8005304:	6839      	ldr	r1, [r7, #0]
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7fb fc5c 	bl	8000bc4 <move_queue_add_req_decoder>
 800530c:	4603      	mov	r3, r0
 800530e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 8005312:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8005316:	2b00      	cmp	r3, #0
 8005318:	d014      	beq.n	8005344 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 800531a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800531e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005322:	4611      	mov	r1, r2
 8005324:	4618      	mov	r0, r3
 8005326:	f7fe fc6f 	bl	8003c08 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 800532a:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 800532e:	4947      	ldr	r1, [pc, #284]	@ (800544c <motion_on_move_queue_add+0x16c>)
 8005330:	4b47      	ldr	r3, [pc, #284]	@ (8005450 <motion_on_move_queue_add+0x170>)
 8005332:	9301      	str	r3, [sp, #4]
 8005334:	4b47      	ldr	r3, [pc, #284]	@ (8005454 <motion_on_move_queue_add+0x174>)
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	460b      	mov	r3, r1
 800533a:	2164      	movs	r1, #100	@ 0x64
 800533c:	2002      	movs	r0, #2
 800533e:	f7fd fbaf 	bl	8002aa0 <log_event_auto>
        return;
 8005342:	e080      	b.n	8005446 <motion_on_move_queue_add+0x166>
    }
    frame_id = req.frameId;
 8005344:	7a3b      	ldrb	r3, [r7, #8]
 8005346:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 800534a:	f000 fe73 	bl	8006034 <safety_is_safe>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d114      	bne.n	800537e <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005354:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005358:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800535c:	4611      	mov	r1, r2
 800535e:	4618      	mov	r0, r3
 8005360:	f7fe fc52 	bl	8003c08 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8005364:	4a39      	ldr	r2, [pc, #228]	@ (800544c <motion_on_move_queue_add+0x16c>)
 8005366:	4b3c      	ldr	r3, [pc, #240]	@ (8005458 <motion_on_move_queue_add+0x178>)
 8005368:	9301      	str	r3, [sp, #4]
 800536a:	4b3a      	ldr	r3, [pc, #232]	@ (8005454 <motion_on_move_queue_add+0x174>)
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	4613      	mov	r3, r2
 8005370:	f06f 0203 	mvn.w	r2, #3
 8005374:	2164      	movs	r1, #100	@ 0x64
 8005376:	2002      	movs	r0, #2
 8005378:	f7fd fb92 	bl	8002aa0 <log_event_auto>
        return;
 800537c:	e063      	b.n	8005446 <motion_on_move_queue_add+0x166>
    }

    uint32_t primask = motion_lock();
 800537e:	f7fd fded 	bl	8002f5c <motion_lock>
 8005382:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8005384:	f107 0308 	add.w	r3, r7, #8
 8005388:	4618      	mov	r0, r3
 800538a:	f7fe f9d7 	bl	800373c <motion_queue_push_locked>
 800538e:	4603      	mov	r3, r0
 8005390:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8005394:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005398:	2b00      	cmp	r3, #0
 800539a:	d12e      	bne.n	80053fa <motion_on_move_queue_add+0x11a>
        ack_status = MOTION_ACK_OK;
 800539c:	2300      	movs	r3, #0
 800539e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 80053a2:	4b2e      	ldr	r3, [pc, #184]	@ (800545c <motion_on_move_queue_add+0x17c>)
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d004      	beq.n	80053b6 <motion_on_move_queue_add+0xd6>
 80053ac:	4b2b      	ldr	r3, [pc, #172]	@ (800545c <motion_on_move_queue_add+0x17c>)
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b05      	cmp	r3, #5
 80053b4:	d102      	bne.n	80053bc <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 80053b6:	4b29      	ldr	r3, [pc, #164]	@ (800545c <motion_on_move_queue_add+0x17c>)
 80053b8:	2201      	movs	r2, #1
 80053ba:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80053bc:	f7fd ff94 	bl	80032e8 <motion_refresh_status_locked>
#if MOTION_DEBUG_FLOW
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 80053c0:	f897 003e 	ldrb.w	r0, [r7, #62]	@ 0x3e
               (unsigned)frame_id,
               (unsigned)req.dirMask,
 80053c4:	7a7b      	ldrb	r3, [r7, #9]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 80053c6:	469c      	mov	ip, r3
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
 80053c8:	897b      	ldrh	r3, [r7, #10]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 80053ca:	469e      	mov	lr, r3
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
 80053cc:	8a3b      	ldrh	r3, [r7, #16]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 80053ce:	461d      	mov	r5, r3
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
 80053d0:	8b3b      	ldrh	r3, [r7, #24]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 80053d2:	461e      	mov	r6, r3
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	69f9      	ldr	r1, [r7, #28]
               (unsigned)g_status.queue_depth);
 80053da:	4c20      	ldr	r4, [pc, #128]	@ (800545c <motion_on_move_queue_add+0x17c>)
 80053dc:	7864      	ldrb	r4, [r4, #1]
 80053de:	b2e4      	uxtb	r4, r4
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 80053e0:	9405      	str	r4, [sp, #20]
 80053e2:	9104      	str	r1, [sp, #16]
 80053e4:	9203      	str	r2, [sp, #12]
 80053e6:	9302      	str	r3, [sp, #8]
 80053e8:	9601      	str	r6, [sp, #4]
 80053ea:	9500      	str	r5, [sp, #0]
 80053ec:	4673      	mov	r3, lr
 80053ee:	4662      	mov	r2, ip
 80053f0:	4601      	mov	r1, r0
 80053f2:	481b      	ldr	r0, [pc, #108]	@ (8005460 <motion_on_move_queue_add+0x180>)
 80053f4:	f00b f892 	bl	801051c <iprintf>
 80053f8:	e002      	b.n	8005400 <motion_on_move_queue_add+0x120>
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 80053fa:	2302      	movs	r3, #2
 80053fc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 8005400:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005402:	f7fd fdbc 	bl	8002f7e <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8005406:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800540a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe fbf9 	bl	8003c08 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8005416:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800541a:	480c      	ldr	r0, [pc, #48]	@ (800544c <motion_on_move_queue_add+0x16c>)
 800541c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005420:	7a79      	ldrb	r1, [r7, #9]
 8005422:	460c      	mov	r4, r1
 8005424:	490d      	ldr	r1, [pc, #52]	@ (800545c <motion_on_move_queue_add+0x17c>)
 8005426:	7849      	ldrb	r1, [r1, #1]
 8005428:	b2c9      	uxtb	r1, r1
 800542a:	9104      	str	r1, [sp, #16]
 800542c:	9403      	str	r4, [sp, #12]
 800542e:	9302      	str	r3, [sp, #8]
 8005430:	4b0c      	ldr	r3, [pc, #48]	@ (8005464 <motion_on_move_queue_add+0x184>)
 8005432:	9301      	str	r3, [sp, #4]
 8005434:	4b07      	ldr	r3, [pc, #28]	@ (8005454 <motion_on_move_queue_add+0x174>)
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	4603      	mov	r3, r0
 800543a:	2101      	movs	r1, #1
 800543c:	2002      	movs	r0, #2
 800543e:	f7fd fb2f 	bl	8002aa0 <log_event_auto>
 8005442:	e000      	b.n	8005446 <motion_on_move_queue_add+0x166>
    if (!frame) return;
 8005444:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 8005446:	3744      	adds	r7, #68	@ 0x44
 8005448:	46bd      	mov	sp, r7
 800544a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800544c:	080118b0 	.word	0x080118b0
 8005450:	080119e4 	.word	0x080119e4
 8005454:	080119f0 	.word	0x080119f0
 8005458:	080119fc 	.word	0x080119fc
 800545c:	200000dc 	.word	0x200000dc
 8005460:	08011a0c 	.word	0x08011a0c
 8005464:	08011a5c 	.word	0x08011a5c

08005468 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8005468:	b5b0      	push	{r4, r5, r7, lr}
 800546a:	b08c      	sub	sp, #48	@ 0x30
 800546c:	af08      	add	r7, sp, #32
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005472:	f107 0308 	add.w	r3, r7, #8
 8005476:	461a      	mov	r2, r3
 8005478:	6839      	ldr	r1, [r7, #0]
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fb fca0 	bl	8000dc0 <move_queue_status_req_decoder>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00c      	beq.n	80054a0 <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8005486:	4a1f      	ldr	r2, [pc, #124]	@ (8005504 <motion_on_move_queue_status+0x9c>)
 8005488:	4b1f      	ldr	r3, [pc, #124]	@ (8005508 <motion_on_move_queue_status+0xa0>)
 800548a:	9301      	str	r3, [sp, #4]
 800548c:	4b1f      	ldr	r3, [pc, #124]	@ (800550c <motion_on_move_queue_status+0xa4>)
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	4613      	mov	r3, r2
 8005492:	f06f 0201 	mvn.w	r2, #1
 8005496:	2164      	movs	r1, #100	@ 0x64
 8005498:	2002      	movs	r0, #2
 800549a:	f7fd fb01 	bl	8002aa0 <log_event_auto>
 800549e:	e02e      	b.n	80054fe <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 80054a0:	f7fd fd5c 	bl	8002f5c <motion_lock>
 80054a4:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 80054a6:	f7fd ff1f 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f7fd fd67 	bl	8002f7e <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 80054b0:	7a3b      	ldrb	r3, [r7, #8]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fe fbec 	bl	8003c90 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 80054b8:	4a12      	ldr	r2, [pc, #72]	@ (8005504 <motion_on_move_queue_status+0x9c>)
 80054ba:	4b15      	ldr	r3, [pc, #84]	@ (8005510 <motion_on_move_queue_status+0xa8>)
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	4619      	mov	r1, r3
 80054c2:	4b13      	ldr	r3, [pc, #76]	@ (8005510 <motion_on_move_queue_status+0xa8>)
 80054c4:	785b      	ldrb	r3, [r3, #1]
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	4618      	mov	r0, r3
 80054ca:	4b11      	ldr	r3, [pc, #68]	@ (8005510 <motion_on_move_queue_status+0xa8>)
 80054cc:	789b      	ldrb	r3, [r3, #2]
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	461c      	mov	r4, r3
 80054d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005510 <motion_on_move_queue_status+0xa8>)
 80054d4:	78db      	ldrb	r3, [r3, #3]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	461d      	mov	r5, r3
 80054da:	4b0d      	ldr	r3, [pc, #52]	@ (8005510 <motion_on_move_queue_status+0xa8>)
 80054dc:	791b      	ldrb	r3, [r3, #4]
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	9306      	str	r3, [sp, #24]
 80054e2:	9505      	str	r5, [sp, #20]
 80054e4:	9404      	str	r4, [sp, #16]
 80054e6:	9003      	str	r0, [sp, #12]
 80054e8:	9102      	str	r1, [sp, #8]
 80054ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005514 <motion_on_move_queue_status+0xac>)
 80054ec:	9301      	str	r3, [sp, #4]
 80054ee:	4b07      	ldr	r3, [pc, #28]	@ (800550c <motion_on_move_queue_status+0xa4>)
 80054f0:	9300      	str	r3, [sp, #0]
 80054f2:	4613      	mov	r3, r2
 80054f4:	2200      	movs	r2, #0
 80054f6:	2101      	movs	r1, #1
 80054f8:	2002      	movs	r0, #2
 80054fa:	f7fd fad1 	bl	8002aa0 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bdb0      	pop	{r4, r5, r7, pc}
 8005504:	080118b0 	.word	0x080118b0
 8005508:	080119e4 	.word	0x080119e4
 800550c:	08011a80 	.word	0x08011a80
 8005510:	200000dc 	.word	0x200000dc
 8005514:	08011a90 	.word	0x08011a90

08005518 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8005518:	b580      	push	{r7, lr}
 800551a:	b08c      	sub	sp, #48	@ 0x30
 800551c:	af02      	add	r7, sp, #8
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 8005522:	f107 0308 	add.w	r3, r7, #8
 8005526:	461a      	mov	r2, r3
 8005528:	6839      	ldr	r1, [r7, #0]
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fb fe3e 	bl	80011ac <start_move_req_decoder>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00c      	beq.n	8005550 <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 8005536:	4a77      	ldr	r2, [pc, #476]	@ (8005714 <motion_on_start_move+0x1fc>)
 8005538:	4b77      	ldr	r3, [pc, #476]	@ (8005718 <motion_on_start_move+0x200>)
 800553a:	9301      	str	r3, [sp, #4]
 800553c:	4b77      	ldr	r3, [pc, #476]	@ (800571c <motion_on_start_move+0x204>)
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	4613      	mov	r3, r2
 8005542:	f06f 0201 	mvn.w	r2, #1
 8005546:	2164      	movs	r1, #100	@ 0x64
 8005548:	2002      	movs	r0, #2
 800554a:	f7fd faa9 	bl	8002aa0 <log_event_auto>
 800554e:	e0de      	b.n	800570e <motion_on_start_move+0x1f6>
        return;
    }
    uint8_t started = 0u;
 8005550:	2300      	movs	r3, #0
 8005552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t primask = motion_lock();
 8005556:	f7fd fd01 	bl	8002f5c <motion_lock>
 800555a:	61f8      	str	r0, [r7, #28]

#if MOTION_DEBUG_FLOW
    {
        uint16_t depth = (uint16_t)(g_queue_count + (g_has_active_segment ? 1u : 0u));
 800555c:	4b70      	ldr	r3, [pc, #448]	@ (8005720 <motion_on_start_move+0x208>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <motion_on_start_move+0x52>
 8005566:	2201      	movs	r2, #1
 8005568:	e000      	b.n	800556c <motion_on_start_move+0x54>
 800556a:	2200      	movs	r2, #0
 800556c:	4b6d      	ldr	r3, [pc, #436]	@ (8005724 <motion_on_start_move+0x20c>)
 800556e:	881b      	ldrh	r3, [r3, #0]
 8005570:	4413      	add	r3, r2
 8005572:	837b      	strh	r3, [r7, #26]
        printf("[FLOW start_move request depth=%u active=%u ids=(",
               (unsigned)((depth > 255u) ? 255u : depth), (unsigned)g_active_frame_id);
 8005574:	8b7b      	ldrh	r3, [r7, #26]
 8005576:	2bff      	cmp	r3, #255	@ 0xff
 8005578:	bf28      	it	cs
 800557a:	23ff      	movcs	r3, #255	@ 0xff
 800557c:	b29b      	uxth	r3, r3
        printf("[FLOW start_move request depth=%u active=%u ids=(",
 800557e:	4619      	mov	r1, r3
 8005580:	4b69      	ldr	r3, [pc, #420]	@ (8005728 <motion_on_start_move+0x210>)
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	461a      	mov	r2, r3
 8005586:	4869      	ldr	r0, [pc, #420]	@ (800572c <motion_on_start_move+0x214>)
 8005588:	f00a ffc8 	bl	801051c <iprintf>
        for (uint16_t i = 0; i < g_queue_count; ++i) {
 800558c:	2300      	movs	r3, #0
 800558e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005590:	e01a      	b.n	80055c8 <motion_on_start_move+0xb0>
            uint8_t idxq = (uint8_t)(((uint16_t)g_queue_head + i) % MOTION_QUEUE_CAPACITY);
 8005592:	4b67      	ldr	r3, [pc, #412]	@ (8005730 <motion_on_start_move+0x218>)
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800559a:	4413      	add	r3, r2
 800559c:	74fb      	strb	r3, [r7, #19]
            unsigned id = (unsigned)g_queue[idxq].req.frameId;
 800559e:	7cfb      	ldrb	r3, [r7, #19]
 80055a0:	4a64      	ldr	r2, [pc, #400]	@ (8005734 <motion_on_start_move+0x21c>)
 80055a2:	212c      	movs	r1, #44	@ 0x2c
 80055a4:	fb01 f303 	mul.w	r3, r1, r3
 80055a8:	4413      	add	r3, r2
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	60fb      	str	r3, [r7, #12]
            printf(i ? ",%u" : "%u", id);
 80055ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <motion_on_start_move+0xa0>
 80055b4:	4b60      	ldr	r3, [pc, #384]	@ (8005738 <motion_on_start_move+0x220>)
 80055b6:	e000      	b.n	80055ba <motion_on_start_move+0xa2>
 80055b8:	4b60      	ldr	r3, [pc, #384]	@ (800573c <motion_on_start_move+0x224>)
 80055ba:	68f9      	ldr	r1, [r7, #12]
 80055bc:	4618      	mov	r0, r3
 80055be:	f00a ffad 	bl	801051c <iprintf>
        for (uint16_t i = 0; i < g_queue_count; ++i) {
 80055c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80055c4:	3301      	adds	r3, #1
 80055c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80055c8:	4b56      	ldr	r3, [pc, #344]	@ (8005724 <motion_on_start_move+0x20c>)
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d3df      	bcc.n	8005592 <motion_on_start_move+0x7a>
        }
        printf(") ]\r\n");
 80055d2:	485b      	ldr	r0, [pc, #364]	@ (8005740 <motion_on_start_move+0x228>)
 80055d4:	f00b f80a 	bl	80105ec <puts>
    }
#endif

    if (!safety_is_safe()) {
 80055d8:	f000 fd2c 	bl	8006034 <safety_is_safe>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d103      	bne.n	80055ea <motion_on_start_move+0xd2>
        started = 0u;
 80055e2:	2300      	movs	r3, #0
 80055e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80055e8:	e016      	b.n	8005618 <motion_on_start_move+0x100>
    } else if (!g_has_active_segment) {
 80055ea:	4b4d      	ldr	r3, [pc, #308]	@ (8005720 <motion_on_start_move+0x208>)
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10b      	bne.n	800560c <motion_on_start_move+0xf4>
        if (motion_try_start_next_locked()) {
 80055f4:	f7fe fa62 	bl	8003abc <motion_try_start_next_locked>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00c      	beq.n	8005618 <motion_on_start_move+0x100>
            g_status.state = MOTION_RUNNING;
 80055fe:	4b51      	ldr	r3, [pc, #324]	@ (8005744 <motion_on_start_move+0x22c>)
 8005600:	2202      	movs	r2, #2
 8005602:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8005604:	2301      	movs	r3, #1
 8005606:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800560a:	e005      	b.n	8005618 <motion_on_start_move+0x100>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 800560c:	4b4d      	ldr	r3, [pc, #308]	@ (8005744 <motion_on_start_move+0x22c>)
 800560e:	2202      	movs	r2, #2
 8005610:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8005612:	2301      	movs	r3, #1
 8005614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    motion_refresh_status_locked();
 8005618:	f7fd fe66 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 800561c:	69f8      	ldr	r0, [r7, #28]
 800561e:	f7fd fcae 	bl	8002f7e <motion_unlock>

    /* Envia ACK do StartMove antes de ligar os timers, garantindo
       que a resposta esteja disponível no próximo poll SPI */
    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 8005622:	7a38      	ldrb	r0, [r7, #8]
 8005624:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005628:	2b00      	cmp	r3, #0
 800562a:	bf0c      	ite	eq
 800562c:	2301      	moveq	r3, #1
 800562e:	2300      	movne	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	4619      	mov	r1, r3
 8005634:	4b43      	ldr	r3, [pc, #268]	@ (8005744 <motion_on_start_move+0x22c>)
 8005636:	785b      	ldrb	r3, [r3, #1]
 8005638:	b2db      	uxtb	r3, r3
 800563a:	461a      	mov	r2, r3
 800563c:	f7fe fb88 	bl	8003d50 <motion_send_start_response>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 8005640:	4841      	ldr	r0, [pc, #260]	@ (8005748 <motion_on_start_move+0x230>)
 8005642:	f006 ffa9 	bl	800c598 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8005646:	4841      	ldr	r0, [pc, #260]	@ (800574c <motion_on_start_move+0x234>)
 8005648:	f006 ffa6 	bl	800c598 <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 800564c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005650:	2b00      	cmp	r3, #0
 8005652:	d040      	beq.n	80056d6 <motion_on_start_move+0x1be>
        uint32_t pm = motion_lock();
 8005654:	f7fd fc82 	bl	8002f5c <motion_lock>
 8005658:	6178      	str	r0, [r7, #20]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800565a:	2300      	movs	r3, #0
 800565c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005660:	e032      	b.n	80056c8 <motion_on_start_move+0x1b0>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8005662:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005666:	4a3a      	ldr	r2, [pc, #232]	@ (8005750 <motion_on_start_move+0x238>)
 8005668:	2101      	movs	r1, #1
 800566a:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 800566c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005670:	4a38      	ldr	r2, [pc, #224]	@ (8005754 <motion_on_start_move+0x23c>)
 8005672:	2100      	movs	r1, #0
 8005674:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8005676:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800567a:	4a37      	ldr	r2, [pc, #220]	@ (8005758 <motion_on_start_move+0x240>)
 800567c:	2100      	movs	r1, #0
 800567e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 8005682:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005686:	4a35      	ldr	r2, [pc, #212]	@ (800575c <motion_on_start_move+0x244>)
 8005688:	2100      	movs	r1, #0
 800568a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 800568e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005692:	4a33      	ldr	r2, [pc, #204]	@ (8005760 <motion_on_start_move+0x248>)
 8005694:	2100      	movs	r1, #0
 8005696:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 800569a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800569e:	4a31      	ldr	r2, [pc, #196]	@ (8005764 <motion_on_start_move+0x24c>)
 80056a0:	2100      	movs	r1, #0
 80056a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 80056a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056aa:	4a2f      	ldr	r2, [pc, #188]	@ (8005768 <motion_on_start_move+0x250>)
 80056ac:	2100      	movs	r1, #0
 80056ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 80056b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056b6:	4a2d      	ldr	r2, [pc, #180]	@ (800576c <motion_on_start_move+0x254>)
 80056b8:	2100      	movs	r1, #0
 80056ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80056be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056c2:	3301      	adds	r3, #1
 80056c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d9c8      	bls.n	8005662 <motion_on_start_move+0x14a>
        }
        motion_unlock(pm);
 80056d0:	6978      	ldr	r0, [r7, #20]
 80056d2:	f7fd fc54 	bl	8002f7e <motion_unlock>
#if MOTION_FRICTION_ENABLE && MOTION_AUTO_FRICTION_STARTMOVE_ENABLE
        motion_auto_friction_try_arm_on_startmove();
#endif
    }

    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 80056d6:	4a0f      	ldr	r2, [pc, #60]	@ (8005714 <motion_on_start_move+0x1fc>)
 80056d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <motion_on_start_move+0x1cc>
 80056e0:	4b23      	ldr	r3, [pc, #140]	@ (8005770 <motion_on_start_move+0x258>)
 80056e2:	e000      	b.n	80056e6 <motion_on_start_move+0x1ce>
 80056e4:	4b23      	ldr	r3, [pc, #140]	@ (8005774 <motion_on_start_move+0x25c>)
 80056e6:	9301      	str	r3, [sp, #4]
 80056e8:	4b0c      	ldr	r3, [pc, #48]	@ (800571c <motion_on_start_move+0x204>)
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	4613      	mov	r3, r2
 80056ee:	2200      	movs	r2, #0
 80056f0:	2102      	movs	r1, #2
 80056f2:	2002      	movs	r0, #2
 80056f4:	f7fd f9d4 	bl	8002aa0 <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
 80056f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <motion_on_start_move+0x1ec>
 8005700:	4b1b      	ldr	r3, [pc, #108]	@ (8005770 <motion_on_start_move+0x258>)
 8005702:	e000      	b.n	8005706 <motion_on_start_move+0x1ee>
 8005704:	4b1b      	ldr	r3, [pc, #108]	@ (8005774 <motion_on_start_move+0x25c>)
 8005706:	4619      	mov	r1, r3
 8005708:	481b      	ldr	r0, [pc, #108]	@ (8005778 <motion_on_start_move+0x260>)
 800570a:	f00a ff07 	bl	801051c <iprintf>
#endif
}
 800570e:	3728      	adds	r7, #40	@ 0x28
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	080118b0 	.word	0x080118b0
 8005718:	080119e4 	.word	0x080119e4
 800571c:	08011ab4 	.word	0x08011ab4
 8005720:	20000174 	.word	0x20000174
 8005724:	20002d7a 	.word	0x20002d7a
 8005728:	20002d7c 	.word	0x20002d7c
 800572c:	08011ac0 	.word	0x08011ac0
 8005730:	20002d78 	.word	0x20002d78
 8005734:	20000178 	.word	0x20000178
 8005738:	08011af4 	.word	0x08011af4
 800573c:	08011af8 	.word	0x08011af8
 8005740:	08011afc 	.word	0x08011afc
 8005744:	200000dc 	.word	0x200000dc
 8005748:	20003148 	.word	0x20003148
 800574c:	20003194 	.word	0x20003194
 8005750:	20002e58 	.word	0x20002e58
 8005754:	20002e30 	.word	0x20002e30
 8005758:	20002e34 	.word	0x20002e34
 800575c:	20002e40 	.word	0x20002e40
 8005760:	20002e4c 	.word	0x20002e4c
 8005764:	20002e5c 	.word	0x20002e5c
 8005768:	20002e68 	.word	0x20002e68
 800576c:	20002e74 	.word	0x20002e74
 8005770:	08011b04 	.word	0x08011b04
 8005774:	08011b0c 	.word	0x08011b0c
 8005778:	08011b14 	.word	0x08011b14

0800577c <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af04      	add	r7, sp, #16
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 8005786:	f107 0308 	add.w	r3, r7, #8
 800578a:	461a      	mov	r2, r3
 800578c:	6839      	ldr	r1, [r7, #0]
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f7fb f972 	bl	8000a78 <move_end_req_decoder>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00c      	beq.n	80057b4 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 800579a:	4a1f      	ldr	r2, [pc, #124]	@ (8005818 <motion_on_move_end+0x9c>)
 800579c:	4b1f      	ldr	r3, [pc, #124]	@ (800581c <motion_on_move_end+0xa0>)
 800579e:	9301      	str	r3, [sp, #4]
 80057a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005820 <motion_on_move_end+0xa4>)
 80057a2:	9300      	str	r3, [sp, #0]
 80057a4:	4613      	mov	r3, r2
 80057a6:	f06f 0201 	mvn.w	r2, #1
 80057aa:	2164      	movs	r1, #100	@ 0x64
 80057ac:	2002      	movs	r0, #2
 80057ae:	f7fd f977 	bl	8002aa0 <log_event_auto>
 80057b2:	e02e      	b.n	8005812 <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 80057b4:	f7fd fbd2 	bl	8002f5c <motion_lock>
 80057b8:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 80057ba:	f7fd ff3f 	bl	800363c <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80057be:	f7fd ff93 	bl	80036e8 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80057c2:	4b18      	ldr	r3, [pc, #96]	@ (8005824 <motion_on_move_end+0xa8>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 80057c8:	4b17      	ldr	r3, [pc, #92]	@ (8005828 <motion_on_move_end+0xac>)
 80057ca:	2204      	movs	r2, #4
 80057cc:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80057ce:	f7fd fd8b 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f7fd fbd3 	bl	8002f7e <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 80057d8:	7a3b      	ldrb	r3, [r7, #8]
 80057da:	2101      	movs	r1, #1
 80057dc:	4618      	mov	r0, r3
 80057de:	f7fe faf1 	bl	8003dc4 <motion_send_move_end_response>

    primask = motion_lock();
 80057e2:	f7fd fbbb 	bl	8002f5c <motion_lock>
 80057e6:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 80057e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005828 <motion_on_move_end+0xac>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80057ee:	f7fd fd7b 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f7fd fbc3 	bl	8002f7e <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80057f8:	4a07      	ldr	r2, [pc, #28]	@ (8005818 <motion_on_move_end+0x9c>)
 80057fa:	4b0c      	ldr	r3, [pc, #48]	@ (800582c <motion_on_move_end+0xb0>)
 80057fc:	9302      	str	r3, [sp, #8]
 80057fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005830 <motion_on_move_end+0xb4>)
 8005800:	9301      	str	r3, [sp, #4]
 8005802:	4b07      	ldr	r3, [pc, #28]	@ (8005820 <motion_on_move_end+0xa4>)
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	4613      	mov	r3, r2
 8005808:	2200      	movs	r2, #0
 800580a:	2102      	movs	r1, #2
 800580c:	2002      	movs	r0, #2
 800580e:	f7fd f947 	bl	8002aa0 <log_event_auto>
}
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	080118b0 	.word	0x080118b0
 800581c:	080119e4 	.word	0x080119e4
 8005820:	08011974 	.word	0x08011974
 8005824:	20000174 	.word	0x20000174
 8005828:	200000dc 	.word	0x200000dc
 800582c:	08011b2c 	.word	0x08011b2c
 8005830:	08011990 	.word	0x08011990

08005834 <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 8005834:	b580      	push	{r7, lr}
 8005836:	b094      	sub	sp, #80	@ 0x50
 8005838:	af04      	add	r7, sp, #16
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 800583e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005842:	461a      	mov	r2, r3
 8005844:	6839      	ldr	r1, [r7, #0]
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7fb fc2e 	bl	80010a8 <set_origin_req_decoder>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00c      	beq.n	800586c <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 8005852:	4a49      	ldr	r2, [pc, #292]	@ (8005978 <motion_on_set_origin+0x144>)
 8005854:	4b49      	ldr	r3, [pc, #292]	@ (800597c <motion_on_set_origin+0x148>)
 8005856:	9301      	str	r3, [sp, #4]
 8005858:	4b49      	ldr	r3, [pc, #292]	@ (8005980 <motion_on_set_origin+0x14c>)
 800585a:	9300      	str	r3, [sp, #0]
 800585c:	4613      	mov	r3, r2
 800585e:	f06f 0201 	mvn.w	r2, #1
 8005862:	2164      	movs	r1, #100	@ 0x64
 8005864:	2002      	movs	r0, #2
 8005866:	f7fd f91b 	bl	8002aa0 <log_event_auto>
 800586a:	e082      	b.n	8005972 <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 800586c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005878:	2300      	movs	r3, #0
 800587a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800587e:	e046      	b.n	800590e <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8005880:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005884:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005888:	fa22 f303 	lsr.w	r3, r2, r3
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b00      	cmp	r3, #0
 8005892:	d037      	beq.n	8005904 <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 8005894:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005898:	4a3a      	ldr	r2, [pc, #232]	@ (8005984 <motion_on_set_origin+0x150>)
 800589a:	00db      	lsls	r3, r3, #3
 800589c:	4413      	add	r3, r2
 800589e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 80058a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80058aa:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80058ae:	f173 0300 	sbcs.w	r3, r3, #0
 80058b2:	db06      	blt.n	80058c2 <motion_on_set_origin+0x8e>
 80058b4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80058b8:	f04f 0300 	mov.w	r3, #0
 80058bc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 80058c0:	e00c      	b.n	80058dc <motion_on_set_origin+0xa8>
 80058c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80058c6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80058ca:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80058ce:	da05      	bge.n	80058dc <motion_on_set_origin+0xa8>
 80058d0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80058d4:	f04f 33ff 	mov.w	r3, #4294967295
 80058d8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 80058dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80058e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058e2:	4929      	ldr	r1, [pc, #164]	@ (8005988 <motion_on_set_origin+0x154>)
 80058e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 80058e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80058ec:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80058f0:	4a24      	ldr	r2, [pc, #144]	@ (8005984 <motion_on_set_origin+0x150>)
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	4413      	add	r3, r2
 80058f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fa:	4824      	ldr	r0, [pc, #144]	@ (800598c <motion_on_set_origin+0x158>)
 80058fc:	00c9      	lsls	r1, r1, #3
 80058fe:	4401      	add	r1, r0
 8005900:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005904:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005908:	3301      	adds	r3, #1
 800590a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800590e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005912:	2b02      	cmp	r3, #2
 8005914:	d9b4      	bls.n	8005880 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 8005916:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800591a:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 800591c:	4b1a      	ldr	r3, [pc, #104]	@ (8005988 <motion_on_set_origin+0x154>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 8005922:	4b19      	ldr	r3, [pc, #100]	@ (8005988 <motion_on_set_origin+0x154>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 8005928:	4b17      	ldr	r3, [pc, #92]	@ (8005988 <motion_on_set_origin+0x154>)
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 800592e:	f107 010c 	add.w	r1, r7, #12
 8005932:	f107 031c 	add.w	r3, r7, #28
 8005936:	2210      	movs	r2, #16
 8005938:	4618      	mov	r0, r3
 800593a:	f7fc f828 	bl	800198e <set_origin_resp_encoder>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d105      	bne.n	8005950 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005944:	f107 030c 	add.w	r3, r7, #12
 8005948:	2110      	movs	r1, #16
 800594a:	4618      	mov	r0, r3
 800594c:	f000 ff4e 	bl	80067ec <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 8005950:	4a09      	ldr	r2, [pc, #36]	@ (8005978 <motion_on_set_origin+0x144>)
 8005952:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005956:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800595a:	9103      	str	r1, [sp, #12]
 800595c:	9302      	str	r3, [sp, #8]
 800595e:	4b0c      	ldr	r3, [pc, #48]	@ (8005990 <motion_on_set_origin+0x15c>)
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	4b07      	ldr	r3, [pc, #28]	@ (8005980 <motion_on_set_origin+0x14c>)
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	4613      	mov	r3, r2
 8005968:	2200      	movs	r2, #0
 800596a:	2102      	movs	r1, #2
 800596c:	2002      	movs	r0, #2
 800596e:	f7fd f897 	bl	8002aa0 <log_event_auto>
}
 8005972:	3740      	adds	r7, #64	@ 0x40
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	080118b0 	.word	0x080118b0
 800597c:	080119e4 	.word	0x080119e4
 8005980:	08011b34 	.word	0x08011b34
 8005984:	20002d90 	.word	0x20002d90
 8005988:	20002ddc 	.word	0x20002ddc
 800598c:	20002db8 	.word	0x20002db8
 8005990:	08011b40 	.word	0x08011b40

08005994 <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8005994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005998:	b09e      	sub	sp, #120	@ 0x78
 800599a:	af02      	add	r7, sp, #8
 800599c:	60f8      	str	r0, [r7, #12]
 800599e:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 80059a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80059a4:	461a      	mov	r2, r3
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f7fa fe97 	bl	80006dc <encoder_status_req_decoder>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00c      	beq.n	80059ce <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 80059b4:	4a65      	ldr	r2, [pc, #404]	@ (8005b4c <motion_on_encoder_status+0x1b8>)
 80059b6:	4b66      	ldr	r3, [pc, #408]	@ (8005b50 <motion_on_encoder_status+0x1bc>)
 80059b8:	9301      	str	r3, [sp, #4]
 80059ba:	4b66      	ldr	r3, [pc, #408]	@ (8005b54 <motion_on_encoder_status+0x1c0>)
 80059bc:	9300      	str	r3, [sp, #0]
 80059be:	4613      	mov	r3, r2
 80059c0:	f06f 0201 	mvn.w	r2, #1
 80059c4:	2164      	movs	r1, #100	@ 0x64
 80059c6:	2002      	movs	r0, #2
 80059c8:	f7fd f86a 	bl	8002aa0 <log_event_auto>
 80059cc:	e0b9      	b.n	8005b42 <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80059ce:	2300      	movs	r3, #0
 80059d0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80059d4:	e080      	b.n	8005ad8 <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 80059d6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80059da:	4a5f      	ldr	r2, [pc, #380]	@ (8005b58 <motion_on_encoder_status+0x1c4>)
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	4413      	add	r3, r2
 80059e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80059e4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80059e8:	4a5c      	ldr	r2, [pc, #368]	@ (8005b5c <motion_on_encoder_status+0x1c8>)
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	4413      	add	r3, r2
 80059ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f2:	ebb0 0a02 	subs.w	sl, r0, r2
 80059f6:	eb61 0b03 	sbc.w	fp, r1, r3
 80059fa:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80059fe:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005a02:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005a06:	f173 0300 	sbcs.w	r3, r3, #0
 8005a0a:	db06      	blt.n	8005a1a <motion_on_encoder_status+0x86>
 8005a0c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8005a18:	e00c      	b.n	8005a34 <motion_on_encoder_status+0xa0>
 8005a1a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005a1e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005a22:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005a26:	da05      	bge.n	8005a34 <motion_on_encoder_status+0xa0>
 8005a28:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a30:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 8005a34:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005a38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	3368      	adds	r3, #104	@ 0x68
 8005a3e:	f107 0108 	add.w	r1, r7, #8
 8005a42:	440b      	add	r3, r1
 8005a44:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 8005a48:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005a4c:	4a44      	ldr	r2, [pc, #272]	@ (8005b60 <motion_on_encoder_status+0x1cc>)
 8005a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a52:	17da      	asrs	r2, r3, #31
 8005a54:	461c      	mov	r4, r3
 8005a56:	4615      	mov	r5, r2
 8005a58:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	3368      	adds	r3, #104	@ 0x68
 8005a60:	f107 0208 	add.w	r2, r7, #8
 8005a64:	4413      	add	r3, r2
 8005a66:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005a6a:	17da      	asrs	r2, r3, #31
 8005a6c:	4698      	mov	r8, r3
 8005a6e:	4691      	mov	r9, r2
 8005a70:	eb14 0308 	adds.w	r3, r4, r8
 8005a74:	603b      	str	r3, [r7, #0]
 8005a76:	eb45 0309 	adc.w	r3, r5, r9
 8005a7a:	607b      	str	r3, [r7, #4]
 8005a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a80:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8005a84:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a88:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005a8c:	f173 0300 	sbcs.w	r3, r3, #0
 8005a90:	db06      	blt.n	8005aa0 <motion_on_encoder_status+0x10c>
 8005a92:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005a96:	f04f 0300 	mov.w	r3, #0
 8005a9a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8005a9e:	e00c      	b.n	8005aba <motion_on_encoder_status+0x126>
 8005aa0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005aa8:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005aac:	da05      	bge.n	8005aba <motion_on_encoder_status+0x126>
 8005aae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 8005aba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005abe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	3368      	adds	r3, #104	@ 0x68
 8005ac4:	f107 0108 	add.w	r1, r7, #8
 8005ac8:	440b      	add	r3, r1
 8005aca:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005ace:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8005ad8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	f67f af7a 	bls.w	80059d6 <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 8005ae2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8005ae6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 8005aea:	4b1e      	ldr	r3, [pc, #120]	@ (8005b64 <motion_on_encoder_status+0x1d0>)
 8005aec:	795b      	ldrb	r3, [r3, #5]
 8005aee:	b25b      	sxtb	r3, r3
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 8005af6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b64 <motion_on_encoder_status+0x1d0>)
 8005af8:	799b      	ldrb	r3, [r3, #6]
 8005afa:	b25b      	sxtb	r3, r3
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 8005b02:	4b18      	ldr	r3, [pc, #96]	@ (8005b64 <motion_on_encoder_status+0x1d0>)
 8005b04:	79db      	ldrb	r3, [r3, #7]
 8005b06:	b25b      	sxtb	r3, r3
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 8005b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b16:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 8005b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b1a:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 8005b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005b20:	f107 0114 	add.w	r1, r7, #20
 8005b24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005b28:	2214      	movs	r2, #20
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fb fba7 	bl	800127e <encoder_status_resp_encoder>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d105      	bne.n	8005b42 <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005b36:	f107 0314 	add.w	r3, r7, #20
 8005b3a:	2114      	movs	r1, #20
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 fe55 	bl	80067ec <app_resp_push>
    }
}
 8005b42:	3770      	adds	r7, #112	@ 0x70
 8005b44:	46bd      	mov	sp, r7
 8005b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b4a:	bf00      	nop
 8005b4c:	080118b0 	.word	0x080118b0
 8005b50:	080119e4 	.word	0x080119e4
 8005b54:	08011b54 	.word	0x08011b54
 8005b58:	20002d90 	.word	0x20002d90
 8005b5c:	20002db8 	.word	0x20002db8
 8005b60:	20002ddc 	.word	0x20002ddc
 8005b64:	200000dc 	.word	0x200000dc

08005b68 <motion_on_auto_friction_request>:
    if (status != MOTION_AUTO_FRICTION_STATUS_OK) {
        LOGA_THIS(LOG_STATE_ERROR, status, "auto_fric_cmd", "status=%u", (unsigned)status);
    }
}
#else
void motion_on_auto_friction_request(const uint8_t *frame, uint32_t len) {
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b08a      	sub	sp, #40	@ 0x28
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
    (void)len;
    motion_auto_friction_req_t req = motion_auto_friction_req_make_default();
 8005b72:	f107 0318 	add.w	r3, r7, #24
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fa ff17 	bl	80009aa <motion_auto_friction_req_make_default>
    motion_auto_friction_resp_t resp = {0};
 8005b7c:	f107 0310 	add.w	r3, r7, #16
 8005b80:	2200      	movs	r2, #0
 8005b82:	601a      	str	r2, [r3, #0]
 8005b84:	809a      	strh	r2, [r3, #4]
    (void)motion_auto_friction_req_decoder(frame, len, &req);
 8005b86:	f107 0318 	add.w	r3, r7, #24
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	6839      	ldr	r1, [r7, #0]
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7fa fed3 	bl	800093a <motion_auto_friction_req_decoder>
    resp.frameId = req.frameId;
 8005b94:	7e3b      	ldrb	r3, [r7, #24]
 8005b96:	743b      	strb	r3, [r7, #16]
    resp.status = MOTION_AUTO_FRICTION_STATUS_UNAVAILABLE;
 8005b98:	2304      	movs	r3, #4
 8005b9a:	747b      	strb	r3, [r7, #17]
    uint8_t raw[8];
    if (motion_auto_friction_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005b9c:	f107 0108 	add.w	r1, r7, #8
 8005ba0:	f107 0310 	add.w	r3, r7, #16
 8005ba4:	2208      	movs	r2, #8
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fb fc98 	bl	80014dc <motion_auto_friction_resp_encoder>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d105      	bne.n	8005bbe <motion_on_auto_friction_request+0x56>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005bb2:	f107 0308 	add.w	r3, r7, #8
 8005bb6:	2108      	movs	r1, #8
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f000 fe17 	bl	80067ec <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "auto_fric_cmd", "unavailable");
 8005bbe:	4a07      	ldr	r2, [pc, #28]	@ (8005bdc <motion_on_auto_friction_request+0x74>)
 8005bc0:	4b07      	ldr	r3, [pc, #28]	@ (8005be0 <motion_on_auto_friction_request+0x78>)
 8005bc2:	9301      	str	r3, [sp, #4]
 8005bc4:	4b07      	ldr	r3, [pc, #28]	@ (8005be4 <motion_on_auto_friction_request+0x7c>)
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	4613      	mov	r3, r2
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2102      	movs	r1, #2
 8005bce:	2002      	movs	r0, #2
 8005bd0:	f7fc ff66 	bl	8002aa0 <log_event_auto>
}
 8005bd4:	bf00      	nop
 8005bd6:	3720      	adds	r7, #32
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	080118b0 	.word	0x080118b0
 8005be0:	08011b60 	.word	0x08011b60
 8005be4:	08011b6c 	.word	0x08011b6c

08005be8 <motion_on_set_microsteps>:
#endif

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b08a      	sub	sp, #40	@ 0x28
 8005bec:	af04      	add	r7, sp, #16
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 8005bf2:	f107 0310 	add.w	r3, r7, #16
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	6839      	ldr	r1, [r7, #0]
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7fb f9d9 	bl	8000fb2 <set_microsteps_req_decoder>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00c      	beq.n	8005c20 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 8005c06:	4a37      	ldr	r2, [pc, #220]	@ (8005ce4 <motion_on_set_microsteps+0xfc>)
 8005c08:	4b37      	ldr	r3, [pc, #220]	@ (8005ce8 <motion_on_set_microsteps+0x100>)
 8005c0a:	9301      	str	r3, [sp, #4]
 8005c0c:	4b37      	ldr	r3, [pc, #220]	@ (8005cec <motion_on_set_microsteps+0x104>)
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	4613      	mov	r3, r2
 8005c12:	f06f 0201 	mvn.w	r2, #1
 8005c16:	2164      	movs	r1, #100	@ 0x64
 8005c18:	2002      	movs	r0, #2
 8005c1a:	f7fc ff41 	bl	8002aa0 <log_event_auto>
 8005c1e:	e05e      	b.n	8005cde <motion_on_set_microsteps+0xf6>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8005c20:	4b33      	ldr	r3, [pc, #204]	@ (8005cf0 <motion_on_set_microsteps+0x108>)
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d10c      	bne.n	8005c44 <motion_on_set_microsteps+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 8005c2a:	4a2e      	ldr	r2, [pc, #184]	@ (8005ce4 <motion_on_set_microsteps+0xfc>)
 8005c2c:	4b31      	ldr	r3, [pc, #196]	@ (8005cf4 <motion_on_set_microsteps+0x10c>)
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	4b2e      	ldr	r3, [pc, #184]	@ (8005cec <motion_on_set_microsteps+0x104>)
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	4613      	mov	r3, r2
 8005c36:	f06f 0203 	mvn.w	r2, #3
 8005c3a:	2164      	movs	r1, #100	@ 0x64
 8005c3c:	2002      	movs	r0, #2
 8005c3e:	f7fc ff2f 	bl	8002aa0 <log_event_auto>
 8005c42:	e038      	b.n	8005cb6 <motion_on_set_microsteps+0xce>
    } else {
        /* Campo é 1 byte; host pode enviar 0 para representar 256. */
        uint16_t ms = (req.microsteps == 0u) ? 256u : req.microsteps;
 8005c44:	8a7b      	ldrh	r3, [r7, #18]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d001      	beq.n	8005c4e <motion_on_set_microsteps+0x66>
 8005c4a:	8a7b      	ldrh	r3, [r7, #18]
 8005c4c:	e001      	b.n	8005c52 <motion_on_set_microsteps+0x6a>
 8005c4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c52:	82fb      	strh	r3, [r7, #22]
        if (!motion_microsteps_allowed(ms)) {
 8005c54:	8afb      	ldrh	r3, [r7, #22]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f7fd fb0e 	bl	8003278 <motion_microsteps_allowed>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10e      	bne.n	8005c80 <motion_on_set_microsteps+0x98>
            ms = 256u;
 8005c62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c66:	82fb      	strh	r3, [r7, #22]
            LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "invalid_ms_default_256");
 8005c68:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce4 <motion_on_set_microsteps+0xfc>)
 8005c6a:	4b23      	ldr	r3, [pc, #140]	@ (8005cf8 <motion_on_set_microsteps+0x110>)
 8005c6c:	9301      	str	r3, [sp, #4]
 8005c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8005cec <motion_on_set_microsteps+0x104>)
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	4613      	mov	r3, r2
 8005c74:	f06f 0203 	mvn.w	r2, #3
 8005c78:	2164      	movs	r1, #100	@ 0x64
 8005c7a:	2002      	movs	r0, #2
 8005c7c:	f7fc ff10 	bl	8002aa0 <log_event_auto>
        }
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_microstep_factor[a] = ms;
 8005c80:	2300      	movs	r3, #0
 8005c82:	757b      	strb	r3, [r7, #21]
 8005c84:	e007      	b.n	8005c96 <motion_on_set_microsteps+0xae>
 8005c86:	7d7b      	ldrb	r3, [r7, #21]
 8005c88:	491c      	ldr	r1, [pc, #112]	@ (8005cfc <motion_on_set_microsteps+0x114>)
 8005c8a:	8afa      	ldrh	r2, [r7, #22]
 8005c8c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8005c90:	7d7b      	ldrb	r3, [r7, #21]
 8005c92:	3301      	adds	r3, #1
 8005c94:	757b      	strb	r3, [r7, #21]
 8005c96:	7d7b      	ldrb	r3, [r7, #21]
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d9f4      	bls.n	8005c86 <motion_on_set_microsteps+0x9e>
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "all_axes_ms=%u", (unsigned)ms);
 8005c9c:	4a11      	ldr	r2, [pc, #68]	@ (8005ce4 <motion_on_set_microsteps+0xfc>)
 8005c9e:	8afb      	ldrh	r3, [r7, #22]
 8005ca0:	9302      	str	r3, [sp, #8]
 8005ca2:	4b17      	ldr	r3, [pc, #92]	@ (8005d00 <motion_on_set_microsteps+0x118>)
 8005ca4:	9301      	str	r3, [sp, #4]
 8005ca6:	4b11      	ldr	r3, [pc, #68]	@ (8005cec <motion_on_set_microsteps+0x104>)
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	4613      	mov	r3, r2
 8005cac:	2200      	movs	r2, #0
 8005cae:	2102      	movs	r1, #2
 8005cb0:	2002      	movs	r0, #2
 8005cb2:	f7fc fef5 	bl	8002aa0 <log_event_auto>
    }
    /* Resposta mínima (ACK): [HDR,TYPE,frameId,TAIL] */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 8005cb6:	f107 030c 	add.w	r3, r7, #12
 8005cba:	2126      	movs	r1, #38	@ 0x26
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7fd f8f1 	bl	8002ea4 <resp_init>
        raw[2] = req.frameId;
 8005cc2:	7c3b      	ldrb	r3, [r7, #16]
 8005cc4:	73bb      	strb	r3, [r7, #14]
        resp_set_tail(raw, 3);
 8005cc6:	f107 030c 	add.w	r3, r7, #12
 8005cca:	2103      	movs	r1, #3
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7fd f8fc 	bl	8002eca <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005cd2:	f107 030c 	add.w	r3, r7, #12
 8005cd6:	2104      	movs	r1, #4
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fd87 	bl	80067ec <app_resp_push>
    }
}
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	080118b0 	.word	0x080118b0
 8005ce8:	080119e4 	.word	0x080119e4
 8005cec:	08011b7c 	.word	0x08011b7c
 8005cf0:	200000dc 	.word	0x200000dc
 8005cf4:	08011b8c 	.word	0x08011b8c
 8005cf8:	08011b9c 	.word	0x08011b9c
 8005cfc:	20000010 	.word	0x20000010
 8005d00:	08011bb4 	.word	0x08011bb4

08005d04 <motion_on_set_microsteps_axes>:

void motion_on_set_microsteps_axes(const uint8_t *frame, uint32_t len) {
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08e      	sub	sp, #56	@ 0x38
 8005d08:	af06      	add	r7, sp, #24
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
    set_microsteps_axes_req_t req;
    if (set_microsteps_axes_req_decoder(frame, len, &req) != PROTO_OK) {
 8005d0e:	f107 0310 	add.w	r3, r7, #16
 8005d12:	461a      	mov	r2, r3
 8005d14:	6839      	ldr	r1, [r7, #0]
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fb f8c7 	bl	8000eaa <set_microsteps_axes_req_decoder>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00c      	beq.n	8005d3c <motion_on_set_microsteps_axes+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps_ax", "decode_fail");
 8005d22:	4a4b      	ldr	r2, [pc, #300]	@ (8005e50 <motion_on_set_microsteps_axes+0x14c>)
 8005d24:	4b4b      	ldr	r3, [pc, #300]	@ (8005e54 <motion_on_set_microsteps_axes+0x150>)
 8005d26:	9301      	str	r3, [sp, #4]
 8005d28:	4b4b      	ldr	r3, [pc, #300]	@ (8005e58 <motion_on_set_microsteps_axes+0x154>)
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	f06f 0201 	mvn.w	r2, #1
 8005d32:	2164      	movs	r1, #100	@ 0x64
 8005d34:	2002      	movs	r0, #2
 8005d36:	f7fc feb3 	bl	8002aa0 <log_event_auto>
 8005d3a:	e085      	b.n	8005e48 <motion_on_set_microsteps_axes+0x144>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8005d3c:	4b47      	ldr	r3, [pc, #284]	@ (8005e5c <motion_on_set_microsteps_axes+0x158>)
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d10c      	bne.n	8005d60 <motion_on_set_microsteps_axes+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "busy_running");
 8005d46:	4a42      	ldr	r2, [pc, #264]	@ (8005e50 <motion_on_set_microsteps_axes+0x14c>)
 8005d48:	4b45      	ldr	r3, [pc, #276]	@ (8005e60 <motion_on_set_microsteps_axes+0x15c>)
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	4b42      	ldr	r3, [pc, #264]	@ (8005e58 <motion_on_set_microsteps_axes+0x154>)
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	4613      	mov	r3, r2
 8005d52:	f06f 0203 	mvn.w	r2, #3
 8005d56:	2164      	movs	r1, #100	@ 0x64
 8005d58:	2002      	movs	r0, #2
 8005d5a:	f7fc fea1 	bl	8002aa0 <log_event_auto>
 8005d5e:	e05f      	b.n	8005e20 <motion_on_set_microsteps_axes+0x11c>
    } else {
        /* Cada campo é 1 byte; host pode enviar 0 para representar 256. */
        uint16_t msx = (req.ms_x == 0u) ? 256u : req.ms_x;
 8005d60:	7c7b      	ldrb	r3, [r7, #17]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <motion_on_set_microsteps_axes+0x66>
 8005d66:	7c7b      	ldrb	r3, [r7, #17]
 8005d68:	e001      	b.n	8005d6e <motion_on_set_microsteps_axes+0x6a>
 8005d6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d6e:	83fb      	strh	r3, [r7, #30]
        uint16_t msy = (req.ms_y == 0u) ? 256u : req.ms_y;
 8005d70:	7cbb      	ldrb	r3, [r7, #18]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <motion_on_set_microsteps_axes+0x76>
 8005d76:	7cbb      	ldrb	r3, [r7, #18]
 8005d78:	e001      	b.n	8005d7e <motion_on_set_microsteps_axes+0x7a>
 8005d7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d7e:	83bb      	strh	r3, [r7, #28]
        uint16_t msz = (req.ms_z == 0u) ? 256u : req.ms_z;
 8005d80:	7cfb      	ldrb	r3, [r7, #19]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <motion_on_set_microsteps_axes+0x86>
 8005d86:	7cfb      	ldrb	r3, [r7, #19]
 8005d88:	e001      	b.n	8005d8e <motion_on_set_microsteps_axes+0x8a>
 8005d8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d8e:	837b      	strh	r3, [r7, #26]
        uint8_t okx = motion_microsteps_allowed(msx);
 8005d90:	8bfb      	ldrh	r3, [r7, #30]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fd fa70 	bl	8003278 <motion_microsteps_allowed>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	767b      	strb	r3, [r7, #25]
        uint8_t oky = motion_microsteps_allowed(msy);
 8005d9c:	8bbb      	ldrh	r3, [r7, #28]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fd fa6a 	bl	8003278 <motion_microsteps_allowed>
 8005da4:	4603      	mov	r3, r0
 8005da6:	763b      	strb	r3, [r7, #24]
        uint8_t okz = motion_microsteps_allowed(msz);
 8005da8:	8b7b      	ldrh	r3, [r7, #26]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fd fa64 	bl	8003278 <motion_microsteps_allowed>
 8005db0:	4603      	mov	r3, r0
 8005db2:	75fb      	strb	r3, [r7, #23]
        if (!(okx && oky && okz)) {
 8005db4:	7e7b      	ldrb	r3, [r7, #25]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d005      	beq.n	8005dc6 <motion_on_set_microsteps_axes+0xc2>
 8005dba:	7e3b      	ldrb	r3, [r7, #24]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d002      	beq.n	8005dc6 <motion_on_set_microsteps_axes+0xc2>
 8005dc0:	7dfb      	ldrb	r3, [r7, #23]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d112      	bne.n	8005dec <motion_on_set_microsteps_axes+0xe8>
            msx = msy = msz = 256u;
 8005dc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005dca:	837b      	strh	r3, [r7, #26]
 8005dcc:	8b7b      	ldrh	r3, [r7, #26]
 8005dce:	83bb      	strh	r3, [r7, #28]
 8005dd0:	8bbb      	ldrh	r3, [r7, #28]
 8005dd2:	83fb      	strh	r3, [r7, #30]
            LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "invalid_ms_default_256");
 8005dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8005e50 <motion_on_set_microsteps_axes+0x14c>)
 8005dd6:	4b23      	ldr	r3, [pc, #140]	@ (8005e64 <motion_on_set_microsteps_axes+0x160>)
 8005dd8:	9301      	str	r3, [sp, #4]
 8005dda:	4b1f      	ldr	r3, [pc, #124]	@ (8005e58 <motion_on_set_microsteps_axes+0x154>)
 8005ddc:	9300      	str	r3, [sp, #0]
 8005dde:	4613      	mov	r3, r2
 8005de0:	f06f 0203 	mvn.w	r2, #3
 8005de4:	2164      	movs	r1, #100	@ 0x64
 8005de6:	2002      	movs	r0, #2
 8005de8:	f7fc fe5a 	bl	8002aa0 <log_event_auto>
        }
        g_microstep_factor[AXIS_X] = msx;
 8005dec:	4a1e      	ldr	r2, [pc, #120]	@ (8005e68 <motion_on_set_microsteps_axes+0x164>)
 8005dee:	8bfb      	ldrh	r3, [r7, #30]
 8005df0:	8013      	strh	r3, [r2, #0]
        g_microstep_factor[AXIS_Y] = msy;
 8005df2:	4a1d      	ldr	r2, [pc, #116]	@ (8005e68 <motion_on_set_microsteps_axes+0x164>)
 8005df4:	8bbb      	ldrh	r3, [r7, #28]
 8005df6:	8053      	strh	r3, [r2, #2]
        g_microstep_factor[AXIS_Z] = msz;
 8005df8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e68 <motion_on_set_microsteps_axes+0x164>)
 8005dfa:	8b7b      	ldrh	r3, [r7, #26]
 8005dfc:	8093      	strh	r3, [r2, #4]
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps_ax", "ms=(%u,%u,%u)", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 8005dfe:	4814      	ldr	r0, [pc, #80]	@ (8005e50 <motion_on_set_microsteps_axes+0x14c>)
 8005e00:	8bfb      	ldrh	r3, [r7, #30]
 8005e02:	8bba      	ldrh	r2, [r7, #28]
 8005e04:	8b79      	ldrh	r1, [r7, #26]
 8005e06:	9104      	str	r1, [sp, #16]
 8005e08:	9203      	str	r2, [sp, #12]
 8005e0a:	9302      	str	r3, [sp, #8]
 8005e0c:	4b17      	ldr	r3, [pc, #92]	@ (8005e6c <motion_on_set_microsteps_axes+0x168>)
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	4b11      	ldr	r3, [pc, #68]	@ (8005e58 <motion_on_set_microsteps_axes+0x154>)
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	4603      	mov	r3, r0
 8005e16:	2200      	movs	r2, #0
 8005e18:	2102      	movs	r1, #2
 8005e1a:	2002      	movs	r0, #2
 8005e1c:	f7fc fe40 	bl	8002aa0 <log_event_auto>
    }
    /* Resposta mínima (ACK) reutiliza RESP_SET_MICROSTEPS */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 8005e20:	f107 030c 	add.w	r3, r7, #12
 8005e24:	2126      	movs	r1, #38	@ 0x26
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fd f83c 	bl	8002ea4 <resp_init>
        raw[2] = req.frameId;
 8005e2c:	7c3b      	ldrb	r3, [r7, #16]
 8005e2e:	73bb      	strb	r3, [r7, #14]
        resp_set_tail(raw, 3);
 8005e30:	f107 030c 	add.w	r3, r7, #12
 8005e34:	2103      	movs	r1, #3
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7fd f847 	bl	8002eca <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005e3c:	f107 030c 	add.w	r3, r7, #12
 8005e40:	2104      	movs	r1, #4
 8005e42:	4618      	mov	r0, r3
 8005e44:	f000 fcd2 	bl	80067ec <app_resp_push>
    }
}
 8005e48:	3720      	adds	r7, #32
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	080118b0 	.word	0x080118b0
 8005e54:	080119e4 	.word	0x080119e4
 8005e58:	08011bc4 	.word	0x08011bc4
 8005e5c:	200000dc 	.word	0x200000dc
 8005e60:	08011b8c 	.word	0x08011b8c
 8005e64:	08011b9c 	.word	0x08011b9c
 8005e68:	20000010 	.word	0x20000010
 8005e6c:	08011bd8 	.word	0x08011bd8

08005e70 <HAL_TIM_PeriodElapsedCallback>:
        motion_refresh_status_locked();
    }
    motion_unlock(primask);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00f      	beq.n	8005e9e <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a09      	ldr	r2, [pc, #36]	@ (8005ea8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d102      	bne.n	8005e8e <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 8005e88:	f7fe f8f4 	bl	8004074 <motion_on_tim6_tick>
 8005e8c:	e008      	b.n	8005ea0 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a06      	ldr	r2, [pc, #24]	@ (8005eac <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d103      	bne.n	8005ea0 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 8005e98:	f7fe fc2e 	bl	80046f8 <motion_on_tim7_tick>
 8005e9c:	e000      	b.n	8005ea0 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8005e9e:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	40001000 	.word	0x40001000
 8005eac:	40001400 	.word	0x40001400

08005eb0 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 8005eb6:	f7fd f851 	bl	8002f5c <motion_lock>
 8005eba:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 8005ebc:	4b15      	ldr	r3, [pc, #84]	@ (8005f14 <motion_emergency_stop+0x64>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 8005ec2:	f7fd fbbb 	bl	800363c <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8005ec6:	f7fd fc0f 	bl	80036e8 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8005eca:	4b13      	ldr	r3, [pc, #76]	@ (8005f18 <motion_emergency_stop+0x68>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 8005ed0:	4b12      	ldr	r3, [pc, #72]	@ (8005f1c <motion_emergency_stop+0x6c>)
 8005ed2:	2204      	movs	r2, #4
 8005ed4:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005ed6:	f7fd fa07 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7fd f84f 	bl	8002f7e <motion_unlock>

    primask = motion_lock();
 8005ee0:	f7fd f83c 	bl	8002f5c <motion_lock>
 8005ee4:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 8005ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f1c <motion_emergency_stop+0x6c>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005eec:	f7fd f9fc 	bl	80032e8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7fd f844 	bl	8002f7e <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 8005ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8005f20 <motion_emergency_stop+0x70>)
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d005      	beq.n	8005f0a <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 8005efe:	4b08      	ldr	r3, [pc, #32]	@ (8005f20 <motion_emergency_stop+0x70>)
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	2102      	movs	r1, #2
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7fd ff5d 	bl	8003dc4 <motion_send_move_end_response>
    }
}
 8005f0a:	bf00      	nop
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	20002e80 	.word	0x20002e80
 8005f18:	20000174 	.word	0x20000174
 8005f1c:	200000dc 	.word	0x200000dc
 8005f20:	20002d7c 	.word	0x20002d7c

08005f24 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 8005f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8005f64 <probe_service_init+0x40>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8005f30:	4b0c      	ldr	r3, [pc, #48]	@ (8005f64 <probe_service_init+0x40>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8005f36:	2300      	movs	r3, #0
 8005f38:	4a0a      	ldr	r2, [pc, #40]	@ (8005f64 <probe_service_init+0x40>)
 8005f3a:	60d3      	str	r3, [r2, #12]
 8005f3c:	4a09      	ldr	r2, [pc, #36]	@ (8005f64 <probe_service_init+0x40>)
 8005f3e:	6093      	str	r3, [r2, #8]
 8005f40:	4a08      	ldr	r2, [pc, #32]	@ (8005f64 <probe_service_init+0x40>)
 8005f42:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8005f44:	4a08      	ldr	r2, [pc, #32]	@ (8005f68 <probe_service_init+0x44>)
 8005f46:	4b09      	ldr	r3, [pc, #36]	@ (8005f6c <probe_service_init+0x48>)
 8005f48:	9302      	str	r3, [sp, #8]
 8005f4a:	4b09      	ldr	r3, [pc, #36]	@ (8005f70 <probe_service_init+0x4c>)
 8005f4c:	9301      	str	r3, [sp, #4]
 8005f4e:	4b09      	ldr	r3, [pc, #36]	@ (8005f74 <probe_service_init+0x50>)
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	4613      	mov	r3, r2
 8005f54:	2200      	movs	r2, #0
 8005f56:	2100      	movs	r1, #0
 8005f58:	2004      	movs	r0, #4
 8005f5a:	f7fc fda1 	bl	8002aa0 <log_event_auto>
}
 8005f5e:	bf00      	nop
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	20002e84 	.word	0x20002e84
 8005f68:	08011be8 	.word	0x08011be8
 8005f6c:	08011bf0 	.word	0x08011bf0
 8005f70:	08011bf4 	.word	0x08011bf4
 8005f74:	08011bf8 	.word	0x08011bf8

08005f78 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b086      	sub	sp, #24
 8005f7c:	af04      	add	r7, sp, #16
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8005f82:	4a08      	ldr	r2, [pc, #32]	@ (8005fa4 <probe_on_move_probe_level+0x2c>)
 8005f84:	4b08      	ldr	r3, [pc, #32]	@ (8005fa8 <probe_on_move_probe_level+0x30>)
 8005f86:	9302      	str	r3, [sp, #8]
 8005f88:	4b08      	ldr	r3, [pc, #32]	@ (8005fac <probe_on_move_probe_level+0x34>)
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	4b08      	ldr	r3, [pc, #32]	@ (8005fb0 <probe_on_move_probe_level+0x38>)
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	4613      	mov	r3, r2
 8005f92:	2200      	movs	r2, #0
 8005f94:	2101      	movs	r1, #1
 8005f96:	2004      	movs	r0, #4
 8005f98:	f7fc fd82 	bl	8002aa0 <log_event_auto>
}
 8005f9c:	bf00      	nop
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	08011be8 	.word	0x08011be8
 8005fa8:	08011c00 	.word	0x08011c00
 8005fac:	08011bf4 	.word	0x08011bf4
 8005fb0:	08011c10 	.word	0x08011c10

08005fb4 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8005fba:	4b09      	ldr	r3, [pc, #36]	@ (8005fe0 <safety_service_init+0x2c>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8005fc0:	4a08      	ldr	r2, [pc, #32]	@ (8005fe4 <safety_service_init+0x30>)
 8005fc2:	4b09      	ldr	r3, [pc, #36]	@ (8005fe8 <safety_service_init+0x34>)
 8005fc4:	9302      	str	r3, [sp, #8]
 8005fc6:	4b09      	ldr	r3, [pc, #36]	@ (8005fec <safety_service_init+0x38>)
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	4b09      	ldr	r3, [pc, #36]	@ (8005ff0 <safety_service_init+0x3c>)
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	2005      	movs	r0, #5
 8005fd6:	f7fc fd63 	bl	8002aa0 <log_event_auto>
}
 8005fda:	bf00      	nop
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	20002e94 	.word	0x20002e94
 8005fe4:	08011c24 	.word	0x08011c24
 8005fe8:	08011c2c 	.word	0x08011c2c
 8005fec:	08011c34 	.word	0x08011c34
 8005ff0:	08011c38 	.word	0x08011c38

08005ff4 <safety_estop_assert>:
void safety_estop_assert(void) {
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 8005ffa:	4b09      	ldr	r3, [pc, #36]	@ (8006020 <safety_estop_assert+0x2c>)
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 8006000:	4a08      	ldr	r2, [pc, #32]	@ (8006024 <safety_estop_assert+0x30>)
 8006002:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <safety_estop_assert+0x34>)
 8006004:	9302      	str	r3, [sp, #8]
 8006006:	4b09      	ldr	r3, [pc, #36]	@ (800602c <safety_estop_assert+0x38>)
 8006008:	9301      	str	r3, [sp, #4]
 800600a:	4b09      	ldr	r3, [pc, #36]	@ (8006030 <safety_estop_assert+0x3c>)
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	4613      	mov	r3, r2
 8006010:	2200      	movs	r2, #0
 8006012:	210a      	movs	r1, #10
 8006014:	2005      	movs	r0, #5
 8006016:	f7fc fd43 	bl	8002aa0 <log_event_auto>
}
 800601a:	bf00      	nop
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	20002e94 	.word	0x20002e94
 8006024:	08011c24 	.word	0x08011c24
 8006028:	08011c40 	.word	0x08011c40
 800602c:	08011c34 	.word	0x08011c34
 8006030:	08011c48 	.word	0x08011c48

08006034 <safety_is_safe>:
	if (g_state == SAFETY_ESTOP)
		g_state = SAFETY_RECOVERY_WAIT;

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
}
int safety_is_safe(void) {
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8006038:	4b06      	ldr	r3, [pc, #24]	@ (8006054 <safety_is_safe+0x20>)
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	bf0c      	ite	eq
 8006042:	2301      	moveq	r3, #1
 8006044:	2300      	movne	r3, #0
 8006046:	b2db      	uxtb	r3, r3
}
 8006048:	4618      	mov	r0, r3
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	20002e94 	.word	0x20002e94

08006058 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8006064:	6879      	ldr	r1, [r7, #4]
 8006066:	68b8      	ldr	r0, [r7, #8]
 8006068:	f7ff f93a 	bl	80052e0 <motion_on_move_queue_add>
}
 800606c:	bf00      	nop
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	68b8      	ldr	r0, [r7, #8]
 8006084:	f7ff f9f0 	bl	8005468 <motion_on_move_queue_status>
}
 8006088:	bf00      	nop
 800608a:	3710      	adds	r7, #16
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 800609c:	6879      	ldr	r1, [r7, #4]
 800609e:	68b8      	ldr	r0, [r7, #8]
 80060a0:	f7ff fa3a 	bl	8005518 <motion_on_start_move>
}
 80060a4:	bf00      	nop
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	68b8      	ldr	r0, [r7, #8]
 80060bc:	f7fb ffc4 	bl	8002048 <home_on_move_home>
}
 80060c0:	bf00      	nop
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	68b8      	ldr	r0, [r7, #8]
 80060d8:	f7ff ff4e 	bl	8005f78 <probe_on_move_probe_level>
}
 80060dc:	bf00      	nop
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	68b8      	ldr	r0, [r7, #8]
 80060f4:	f7ff fb42 	bl	800577c <motion_on_move_end>
}
 80060f8:	bf00      	nop
 80060fa:	3710      	adds	r7, #16
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}

08006100 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 800610c:	6879      	ldr	r1, [r7, #4]
 800610e:	68b8      	ldr	r0, [r7, #8]
 8006110:	f7fc fafe 	bl	8002710 <led_on_led_ctrl>
}
 8006114:	bf00      	nop
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8006128:	bf00      	nop
 800612a:	3714      	adds	r7, #20
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8006140:	6879      	ldr	r1, [r7, #4]
 8006142:	68b8      	ldr	r0, [r7, #8]
 8006144:	f7ff fb76 	bl	8005834 <motion_on_set_origin>
}
 8006148:	bf00      	nop
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 800615c:	6879      	ldr	r1, [r7, #4]
 800615e:	68b8      	ldr	r0, [r7, #8]
 8006160:	f7ff fc18 	bl	8005994 <motion_on_encoder_status>
}
 8006164:	bf00      	nop
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8006178:	6879      	ldr	r1, [r7, #4]
 800617a:	68b8      	ldr	r0, [r7, #8]
 800617c:	f7ff fd34 	bl	8005be8 <motion_on_set_microsteps>
}
 8006180:	bf00      	nop
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <h_set_microsteps_axes>:
static void h_set_microsteps_axes(router_t *r, const uint8_t *f, uint32_t l) {
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps_axes(f, l);
 8006194:	6879      	ldr	r1, [r7, #4]
 8006196:	68b8      	ldr	r0, [r7, #8]
 8006198:	f7ff fdb4 	bl	8005d04 <motion_on_set_microsteps_axes>
}
 800619c:	bf00      	nop
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 80061b0:	bf00      	nop
 80061b2:	3714      	adds	r7, #20
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <h_motion_auto_friction>:
static void h_motion_auto_friction(router_t *r, const uint8_t *f, uint32_t l) {
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
    (void)r;
    motion_on_auto_friction_request(f, l);
 80061c8:	6879      	ldr	r1, [r7, #4]
 80061ca:	68b8      	ldr	r0, [r7, #8]
 80061cc:	f7ff fccc 	bl	8005b68 <motion_on_auto_friction_request>
}
 80061d0:	bf00      	nop
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	if (!h)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d02a      	beq.n	800623c <services_register_handlers+0x64>
		return;
	h->on_move_queue_add = h_move_queue_add;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a17      	ldr	r2, [pc, #92]	@ (8006248 <services_register_handlers+0x70>)
 80061ea:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a17      	ldr	r2, [pc, #92]	@ (800624c <services_register_handlers+0x74>)
 80061f0:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a16      	ldr	r2, [pc, #88]	@ (8006250 <services_register_handlers+0x78>)
 80061f6:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a16      	ldr	r2, [pc, #88]	@ (8006254 <services_register_handlers+0x7c>)
 80061fc:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a15      	ldr	r2, [pc, #84]	@ (8006258 <services_register_handlers+0x80>)
 8006202:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a15      	ldr	r2, [pc, #84]	@ (800625c <services_register_handlers+0x84>)
 8006208:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a14      	ldr	r2, [pc, #80]	@ (8006260 <services_register_handlers+0x88>)
 800620e:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a14      	ldr	r2, [pc, #80]	@ (8006264 <services_register_handlers+0x8c>)
 8006214:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a13      	ldr	r2, [pc, #76]	@ (8006268 <services_register_handlers+0x90>)
 800621a:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a13      	ldr	r2, [pc, #76]	@ (800626c <services_register_handlers+0x94>)
 8006220:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a12      	ldr	r2, [pc, #72]	@ (8006270 <services_register_handlers+0x98>)
 8006226:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_set_microsteps_axes = h_set_microsteps_axes;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a12      	ldr	r2, [pc, #72]	@ (8006274 <services_register_handlers+0x9c>)
 800622c:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_test_hello = h_test_hello;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a11      	ldr	r2, [pc, #68]	@ (8006278 <services_register_handlers+0xa0>)
 8006232:	631a      	str	r2, [r3, #48]	@ 0x30
    h->on_motion_auto_friction = h_motion_auto_friction;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a11      	ldr	r2, [pc, #68]	@ (800627c <services_register_handlers+0xa4>)
 8006238:	635a      	str	r2, [r3, #52]	@ 0x34
 800623a:	e000      	b.n	800623e <services_register_handlers+0x66>
		return;
 800623c:	bf00      	nop
}
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr
 8006248:	08006059 	.word	0x08006059
 800624c:	08006075 	.word	0x08006075
 8006250:	08006091 	.word	0x08006091
 8006254:	080060ad 	.word	0x080060ad
 8006258:	080060c9 	.word	0x080060c9
 800625c:	080060e5 	.word	0x080060e5
 8006260:	08006101 	.word	0x08006101
 8006264:	0800611d 	.word	0x0800611d
 8006268:	08006135 	.word	0x08006135
 800626c:	08006151 	.word	0x08006151
 8006270:	0800616d 	.word	0x0800616d
 8006274:	08006189 	.word	0x08006189
 8006278:	080061a5 	.word	0x080061a5
 800627c:	080061bd 	.word	0x080061bd

08006280 <ITM_SendChar>:
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006288:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800628c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d013      	beq.n	80062c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006298:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800629c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80062a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00b      	beq.n	80062c0 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 80062a8:	e000      	b.n	80062ac <ITM_SendChar+0x2c>
      __NOP();
 80062aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80062ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d0f9      	beq.n	80062aa <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80062b6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	b2d2      	uxtb	r2, r2
 80062be:	701a      	strb	r2, [r3, #0]
  return (ch);
 80062c0:	687b      	ldr	r3, [r7, #4]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
	...

080062d0 <swo_enabled_app>:
#ifndef APP_SWO_RX_DUMP_FULL_FRAME
#define APP_SWO_RX_DUMP_FULL_FRAME 1u
#endif

static inline int swo_enabled_app(void)
{
 80062d0:	b480      	push	{r7}
 80062d2:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 80062d4:	4b11      	ldr	r3, [pc, #68]	@ (800631c <swo_enabled_app+0x4c>)
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d017      	beq.n	8006310 <swo_enabled_app+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 80062e0:	4b0f      	ldr	r3, [pc, #60]	@ (8006320 <swo_enabled_app+0x50>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d011      	beq.n	8006310 <swo_enabled_app+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 80062ec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80062f0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80062f4:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d009      	beq.n	8006310 <swo_enabled_app+0x40>
            (ITM->TER & (1UL << APP_SWO_TX_DUMP_CHANNEL)));
 80062fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8006300:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8006304:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <swo_enabled_app+0x40>
 800630c:	2301      	movs	r3, #1
 800630e:	e000      	b.n	8006312 <swo_enabled_app+0x42>
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	e000edf0 	.word	0xe000edf0
 8006320:	e0042000 	.word	0xe0042000

08006324 <swo_dump_tx_payload>:

static inline void swo_dump_tx_payload(const uint8_t *p, uint16_t n)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	460b      	mov	r3, r1
 800632e:	807b      	strh	r3, [r7, #2]
    if (!p || n == 0u) return;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d03e      	beq.n	80063b4 <swo_dump_tx_payload+0x90>
 8006336:	887b      	ldrh	r3, [r7, #2]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d03b      	beq.n	80063b4 <swo_dump_tx_payload+0x90>
    /* Emite apenas ASCII seguro: "TX " + bytes em hexa + "\n" */
    static const char hexd[16] = {
        '0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'
    };
    ITM_SendChar('T'); ITM_SendChar('X'); ITM_SendChar(' ');
 800633c:	2054      	movs	r0, #84	@ 0x54
 800633e:	f7ff ff9f 	bl	8006280 <ITM_SendChar>
 8006342:	2058      	movs	r0, #88	@ 0x58
 8006344:	f7ff ff9c 	bl	8006280 <ITM_SendChar>
 8006348:	2020      	movs	r0, #32
 800634a:	f7ff ff99 	bl	8006280 <ITM_SendChar>
    for (uint16_t i = 0; i < n; ++i) {
 800634e:	2300      	movs	r3, #0
 8006350:	81fb      	strh	r3, [r7, #14]
 8006352:	e027      	b.n	80063a4 <swo_dump_tx_payload+0x80>
        uint8_t b = p[i];
 8006354:	89fb      	ldrh	r3, [r7, #14]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	4413      	add	r3, r2
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	737b      	strb	r3, [r7, #13]
        ITM_SendChar('0'); ITM_SendChar('x');
 800635e:	2030      	movs	r0, #48	@ 0x30
 8006360:	f7ff ff8e 	bl	8006280 <ITM_SendChar>
 8006364:	2078      	movs	r0, #120	@ 0x78
 8006366:	f7ff ff8b 	bl	8006280 <ITM_SendChar>
        ITM_SendChar(hexd[(b >> 4) & 0xF]);
 800636a:	7b7b      	ldrb	r3, [r7, #13]
 800636c:	091b      	lsrs	r3, r3, #4
 800636e:	b2db      	uxtb	r3, r3
 8006370:	f003 030f 	and.w	r3, r3, #15
 8006374:	4a11      	ldr	r2, [pc, #68]	@ (80063bc <swo_dump_tx_payload+0x98>)
 8006376:	5cd3      	ldrb	r3, [r2, r3]
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff ff81 	bl	8006280 <ITM_SendChar>
        ITM_SendChar(hexd[b & 0xF]);
 800637e:	7b7b      	ldrb	r3, [r7, #13]
 8006380:	f003 030f 	and.w	r3, r3, #15
 8006384:	4a0d      	ldr	r2, [pc, #52]	@ (80063bc <swo_dump_tx_payload+0x98>)
 8006386:	5cd3      	ldrb	r3, [r2, r3]
 8006388:	4618      	mov	r0, r3
 800638a:	f7ff ff79 	bl	8006280 <ITM_SendChar>
        if (i + 1u < n) ITM_SendChar(' ');
 800638e:	89fb      	ldrh	r3, [r7, #14]
 8006390:	1c5a      	adds	r2, r3, #1
 8006392:	887b      	ldrh	r3, [r7, #2]
 8006394:	429a      	cmp	r2, r3
 8006396:	d202      	bcs.n	800639e <swo_dump_tx_payload+0x7a>
 8006398:	2020      	movs	r0, #32
 800639a:	f7ff ff71 	bl	8006280 <ITM_SendChar>
    for (uint16_t i = 0; i < n; ++i) {
 800639e:	89fb      	ldrh	r3, [r7, #14]
 80063a0:	3301      	adds	r3, #1
 80063a2:	81fb      	strh	r3, [r7, #14]
 80063a4:	89fa      	ldrh	r2, [r7, #14]
 80063a6:	887b      	ldrh	r3, [r7, #2]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d3d3      	bcc.n	8006354 <swo_dump_tx_payload+0x30>
    }
    ITM_SendChar('\n');
 80063ac:	200a      	movs	r0, #10
 80063ae:	f7ff ff67 	bl	8006280 <ITM_SendChar>
 80063b2:	e000      	b.n	80063b6 <swo_dump_tx_payload+0x92>
    if (!p || n == 0u) return;
 80063b4:	bf00      	nop
}
 80063b6:	3710      	adds	r7, #16
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	08011f70 	.word	0x08011f70

080063c0 <swo_dump_rx_full42>:
    }
    ITM_SendChar('\n');
}

static inline void swo_dump_rx_full42(const uint8_t *frame42)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
    if (!frame42) return;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d03f      	beq.n	800644e <swo_dump_rx_full42+0x8e>
    static const char hexd[16] = {
        '0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'
    };
    ITM_SendChar('R'); ITM_SendChar('X'); ITM_SendChar('4'); ITM_SendChar('2'); ITM_SendChar(' ');
 80063ce:	2052      	movs	r0, #82	@ 0x52
 80063d0:	f7ff ff56 	bl	8006280 <ITM_SendChar>
 80063d4:	2058      	movs	r0, #88	@ 0x58
 80063d6:	f7ff ff53 	bl	8006280 <ITM_SendChar>
 80063da:	2034      	movs	r0, #52	@ 0x34
 80063dc:	f7ff ff50 	bl	8006280 <ITM_SendChar>
 80063e0:	2032      	movs	r0, #50	@ 0x32
 80063e2:	f7ff ff4d 	bl	8006280 <ITM_SendChar>
 80063e6:	2020      	movs	r0, #32
 80063e8:	f7ff ff4a 	bl	8006280 <ITM_SendChar>
    for (uint16_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i) {
 80063ec:	2300      	movs	r3, #0
 80063ee:	81fb      	strh	r3, [r7, #14]
 80063f0:	e026      	b.n	8006440 <swo_dump_rx_full42+0x80>
        uint8_t b = frame42[i];
 80063f2:	89fb      	ldrh	r3, [r7, #14]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	4413      	add	r3, r2
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	737b      	strb	r3, [r7, #13]
        ITM_SendChar('0'); ITM_SendChar('x');
 80063fc:	2030      	movs	r0, #48	@ 0x30
 80063fe:	f7ff ff3f 	bl	8006280 <ITM_SendChar>
 8006402:	2078      	movs	r0, #120	@ 0x78
 8006404:	f7ff ff3c 	bl	8006280 <ITM_SendChar>
        ITM_SendChar(hexd[(b >> 4) & 0xF]);
 8006408:	7b7b      	ldrb	r3, [r7, #13]
 800640a:	091b      	lsrs	r3, r3, #4
 800640c:	b2db      	uxtb	r3, r3
 800640e:	f003 030f 	and.w	r3, r3, #15
 8006412:	4a11      	ldr	r2, [pc, #68]	@ (8006458 <swo_dump_rx_full42+0x98>)
 8006414:	5cd3      	ldrb	r3, [r2, r3]
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff ff32 	bl	8006280 <ITM_SendChar>
        ITM_SendChar(hexd[b & 0xF]);
 800641c:	7b7b      	ldrb	r3, [r7, #13]
 800641e:	f003 030f 	and.w	r3, r3, #15
 8006422:	4a0d      	ldr	r2, [pc, #52]	@ (8006458 <swo_dump_rx_full42+0x98>)
 8006424:	5cd3      	ldrb	r3, [r2, r3]
 8006426:	4618      	mov	r0, r3
 8006428:	f7ff ff2a 	bl	8006280 <ITM_SendChar>
        if (i + 1u < APP_SPI_DMA_BUF_LEN) ITM_SendChar(' ');
 800642c:	89fb      	ldrh	r3, [r7, #14]
 800642e:	3301      	adds	r3, #1
 8006430:	2b29      	cmp	r3, #41	@ 0x29
 8006432:	d802      	bhi.n	800643a <swo_dump_rx_full42+0x7a>
 8006434:	2020      	movs	r0, #32
 8006436:	f7ff ff23 	bl	8006280 <ITM_SendChar>
    for (uint16_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i) {
 800643a:	89fb      	ldrh	r3, [r7, #14]
 800643c:	3301      	adds	r3, #1
 800643e:	81fb      	strh	r3, [r7, #14]
 8006440:	89fb      	ldrh	r3, [r7, #14]
 8006442:	2b29      	cmp	r3, #41	@ 0x29
 8006444:	d9d5      	bls.n	80063f2 <swo_dump_rx_full42+0x32>
    }
    ITM_SendChar('\n');
 8006446:	200a      	movs	r0, #10
 8006448:	f7ff ff1a 	bl	8006280 <ITM_SendChar>
 800644c:	e000      	b.n	8006450 <swo_dump_rx_full42+0x90>
    if (!frame42) return;
 800644e:	bf00      	nop
}
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	08011f80 	.word	0x08011f80

0800645c <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8006464:	2216      	movs	r2, #22
 8006466:	2100      	movs	r1, #0
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f00a fa8f 	bl	801098c <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	3316      	adds	r3, #22
 8006472:	2214      	movs	r2, #20
 8006474:	21a5      	movs	r1, #165	@ 0xa5
 8006476:	4618      	mov	r0, r3
 8006478:	f00a fa88 	bl	801098c <memset>
}
 800647c:	bf00      	nop
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006490:	2300      	movs	r3, #0
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	e00b      	b.n	80064ae <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4413      	add	r3, r2
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	78fa      	ldrb	r2, [r7, #3]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d001      	beq.n	80064a8 <is_fill42+0x24>
 80064a4:	2300      	movs	r3, #0
 80064a6:	e006      	b.n	80064b6 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	3301      	adds	r3, #1
 80064ac:	60fb      	str	r3, [r7, #12]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2b29      	cmp	r3, #41	@ 0x29
 80064b2:	d9f0      	bls.n	8006496 <is_fill42+0x12>
    return 1;
 80064b4:	2301      	movs	r3, #1
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b087      	sub	sp, #28
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 80064ce:	2300      	movs	r3, #0
 80064d0:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 80064d2:	e002      	b.n	80064da <find_frame+0x18>
 80064d4:	8afb      	ldrh	r3, [r7, #22]
 80064d6:	3301      	adds	r3, #1
 80064d8:	82fb      	strh	r3, [r7, #22]
 80064da:	8afb      	ldrh	r3, [r7, #22]
 80064dc:	2b29      	cmp	r3, #41	@ 0x29
 80064de:	d805      	bhi.n	80064ec <find_frame+0x2a>
 80064e0:	8afb      	ldrh	r3, [r7, #22]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4413      	add	r3, r2
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	2baa      	cmp	r3, #170	@ 0xaa
 80064ea:	d1f3      	bne.n	80064d4 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 80064ec:	8afb      	ldrh	r3, [r7, #22]
 80064ee:	2b29      	cmp	r3, #41	@ 0x29
 80064f0:	d901      	bls.n	80064f6 <find_frame+0x34>
 80064f2:	2300      	movs	r3, #0
 80064f4:	e01d      	b.n	8006532 <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 80064f6:	8afb      	ldrh	r3, [r7, #22]
 80064f8:	3301      	adds	r3, #1
 80064fa:	82bb      	strh	r3, [r7, #20]
 80064fc:	e015      	b.n	800652a <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 80064fe:	8abb      	ldrh	r3, [r7, #20]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	4413      	add	r3, r2
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	2b55      	cmp	r3, #85	@ 0x55
 8006508:	d10c      	bne.n	8006524 <find_frame+0x62>
            *off = i;
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	8afa      	ldrh	r2, [r7, #22]
 800650e:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8006510:	8aba      	ldrh	r2, [r7, #20]
 8006512:	8afb      	ldrh	r3, [r7, #22]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	b29b      	uxth	r3, r3
 8006518:	3301      	adds	r3, #1
 800651a:	b29a      	uxth	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	801a      	strh	r2, [r3, #0]
            return 1;
 8006520:	2301      	movs	r3, #1
 8006522:	e006      	b.n	8006532 <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006524:	8abb      	ldrh	r3, [r7, #20]
 8006526:	3301      	adds	r3, #1
 8006528:	82bb      	strh	r3, [r7, #20]
 800652a:	8abb      	ldrh	r3, [r7, #20]
 800652c:	2b29      	cmp	r3, #41	@ 0x29
 800652e:	d9e6      	bls.n	80064fe <find_frame+0x3c>
        }
    }
    return 0;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	371c      	adds	r7, #28
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
	...

08006540 <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b090      	sub	sp, #64	@ 0x40
 8006544:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8006546:	2300      	movs	r3, #0
 8006548:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (!g_resp_fifo) {
 800654a:	4b3f      	ldr	r3, [pc, #252]	@ (8006648 <prepare_next_tx+0x108>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d106      	bne.n	8006560 <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006552:	483e      	ldr	r0, [pc, #248]	@ (800664c <prepare_next_tx+0x10c>)
 8006554:	f7ff ff82 	bl	800645c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006558:	4b3d      	ldr	r3, [pc, #244]	@ (8006650 <prepare_next_tx+0x110>)
 800655a:	2200      	movs	r2, #0
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	e06f      	b.n	8006640 <prepare_next_tx+0x100>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8006560:	4b39      	ldr	r3, [pc, #228]	@ (8006648 <prepare_next_tx+0x108>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	1d39      	adds	r1, r7, #4
 8006566:	222a      	movs	r2, #42	@ 0x2a
 8006568:	4618      	mov	r0, r3
 800656a:	f7fb fafb 	bl	8001b64 <resp_fifo_pop>
 800656e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (n > 0) {
 8006570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006572:	2b00      	cmp	r3, #0
 8006574:	dd5e      	ble.n	8006634 <prepare_next_tx+0xf4>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8006576:	222a      	movs	r2, #42	@ 0x2a
 8006578:	2100      	movs	r1, #0
 800657a:	4834      	ldr	r0, [pc, #208]	@ (800664c <prepare_next_tx+0x10c>)
 800657c:	f00a fa06 	bl	801098c <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8006580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006582:	2b14      	cmp	r3, #20
 8006584:	dc02      	bgt.n	800658c <prepare_next_tx+0x4c>
 8006586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006588:	b29b      	uxth	r3, r3
 800658a:	e000      	b.n	800658e <prepare_next_tx+0x4e>
 800658c:	2314      	movs	r3, #20
 800658e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8006590:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006592:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8006596:	873b      	strh	r3, [r7, #56]	@ 0x38
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8006598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800659a:	b29a      	uxth	r2, r3
 800659c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        /* Verificação opcional: payload deve iniciar com RESP_HEADER e terminar em RESP_TAIL */
        if (to_copy >= 2u) {
 80065a2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d92a      	bls.n	80065fe <prepare_next_tx+0xbe>
            const uint8_t *pl = &tmp[src_off];
 80065a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065aa:	1d3a      	adds	r2, r7, #4
 80065ac:	4413      	add	r3, r2
 80065ae:	633b      	str	r3, [r7, #48]	@ 0x30
            if (!(pl[0] == RESP_HEADER && pl[to_copy - 1u] == RESP_TAIL)) {
 80065b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	2bab      	cmp	r3, #171	@ 0xab
 80065b6:	d106      	bne.n	80065c6 <prepare_next_tx+0x86>
 80065b8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80065ba:	3b01      	subs	r3, #1
 80065bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065be:	4413      	add	r3, r2
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	2b54      	cmp	r3, #84	@ 0x54
 80065c4:	d01b      	beq.n	80065fe <prepare_next_tx+0xbe>
#if APP_SWO_TX_DUMP_ENABLE
                if (swo_enabled_app()) {
 80065c6:	f7ff fe83 	bl	80062d0 <swo_enabled_app>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d016      	beq.n	80065fe <prepare_next_tx+0xbe>
                    ITM_SendChar('T'); ITM_SendChar('X'); ITM_SendChar('B'); ITM_SendChar('A'); ITM_SendChar('D'); ITM_SendChar(' ');
 80065d0:	2054      	movs	r0, #84	@ 0x54
 80065d2:	f7ff fe55 	bl	8006280 <ITM_SendChar>
 80065d6:	2058      	movs	r0, #88	@ 0x58
 80065d8:	f7ff fe52 	bl	8006280 <ITM_SendChar>
 80065dc:	2042      	movs	r0, #66	@ 0x42
 80065de:	f7ff fe4f 	bl	8006280 <ITM_SendChar>
 80065e2:	2041      	movs	r0, #65	@ 0x41
 80065e4:	f7ff fe4c 	bl	8006280 <ITM_SendChar>
 80065e8:	2044      	movs	r0, #68	@ 0x44
 80065ea:	f7ff fe49 	bl	8006280 <ITM_SendChar>
 80065ee:	2020      	movs	r0, #32
 80065f0:	f7ff fe46 	bl	8006280 <ITM_SendChar>
                    swo_dump_tx_payload(pl, (uint16_t)to_copy);
 80065f4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80065f6:	4619      	mov	r1, r3
 80065f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065fa:	f7ff fe93 	bl	8006324 <swo_dump_tx_payload>
                }
#endif
            }
        }
        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 80065fe:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006600:	4a12      	ldr	r2, [pc, #72]	@ (800664c <prepare_next_tx+0x10c>)
 8006602:	1898      	adds	r0, r3, r2
 8006604:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006606:	1d3a      	adds	r2, r7, #4
 8006608:	4413      	add	r3, r2
 800660a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800660c:	4619      	mov	r1, r3
 800660e:	f00a fa48 	bl	8010aa2 <memcpy>
#if APP_SWO_TX_DUMP_ENABLE
        if (swo_enabled_app()) {
 8006612:	f7ff fe5d 	bl	80062d0 <swo_enabled_app>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d007      	beq.n	800662c <prepare_next_tx+0xec>
            swo_dump_tx_payload(&g_spi_tx_dma_buf[dst_off], to_copy);
 800661c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800661e:	4a0b      	ldr	r2, [pc, #44]	@ (800664c <prepare_next_tx+0x10c>)
 8006620:	4413      	add	r3, r2
 8006622:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006624:	4611      	mov	r1, r2
 8006626:	4618      	mov	r0, r3
 8006628:	f7ff fe7c 	bl	8006324 <swo_dump_tx_payload>
        }
#endif
        g_state = APP_SPI_PENDING;
 800662c:	4b08      	ldr	r3, [pc, #32]	@ (8006650 <prepare_next_tx+0x110>)
 800662e:	2202      	movs	r2, #2
 8006630:	701a      	strb	r2, [r3, #0]
 8006632:	e005      	b.n	8006640 <prepare_next_tx+0x100>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006634:	4805      	ldr	r0, [pc, #20]	@ (800664c <prepare_next_tx+0x10c>)
 8006636:	f7ff ff11 	bl	800645c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 800663a:	4b05      	ldr	r3, [pc, #20]	@ (8006650 <prepare_next_tx+0x110>)
 800663c:	2200      	movs	r2, #0
 800663e:	701a      	strb	r2, [r3, #0]
    }
}
 8006640:	3740      	adds	r7, #64	@ 0x40
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	20002f18 	.word	0x20002f18
 800664c:	20002f48 	.word	0x20002f48
 8006650:	20002f74 	.word	0x20002f74

08006654 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	af00      	add	r7, sp, #0
    /* Somente reinicia quando a periferia está realmente pronta. Evita falso erro
       quando se utiliza DMA em modo NORMAL e o HAL ainda está finalizando a rodada. */
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8006658:	480c      	ldr	r0, [pc, #48]	@ (800668c <restart_spi_dma+0x38>)
 800665a:	f005 fbdb 	bl	800be14 <HAL_SPI_GetState>
 800665e:	4603      	mov	r3, r0
 8006660:	2b01      	cmp	r3, #1
 8006662:	d110      	bne.n	8006686 <restart_spi_dma+0x32>
        return;
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8006664:	232a      	movs	r3, #42	@ 0x2a
 8006666:	4a0a      	ldr	r2, [pc, #40]	@ (8006690 <restart_spi_dma+0x3c>)
 8006668:	490a      	ldr	r1, [pc, #40]	@ (8006694 <restart_spi_dma+0x40>)
 800666a:	4808      	ldr	r0, [pc, #32]	@ (800668c <restart_spi_dma+0x38>)
 800666c:	f005 f910 	bl	800b890 <HAL_SPI_TransmitReceive_DMA>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d003      	beq.n	800667e <restart_spi_dma+0x2a>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8006676:	4b08      	ldr	r3, [pc, #32]	@ (8006698 <restart_spi_dma+0x44>)
 8006678:	2201      	movs	r2, #1
 800667a:	701a      	strb	r2, [r3, #0]
        return;
 800667c:	e004      	b.n	8006688 <restart_spi_dma+0x34>
    }

    g_state = APP_SPI_BUSY;
 800667e:	4b07      	ldr	r3, [pc, #28]	@ (800669c <restart_spi_dma+0x48>)
 8006680:	2201      	movs	r2, #1
 8006682:	701a      	strb	r2, [r3, #0]
 8006684:	e000      	b.n	8006688 <restart_spi_dma+0x34>
        return;
 8006686:	bf00      	nop
}
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	20002fb8 	.word	0x20002fb8
 8006690:	20002f1c 	.word	0x20002f1c
 8006694:	20002f48 	.word	0x20002f48
 8006698:	20002f73 	.word	0x20002f73
 800669c:	20002f74 	.word	0x20002f74

080066a0 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 80066a4:	2238      	movs	r2, #56	@ 0x38
 80066a6:	2100      	movs	r1, #0
 80066a8:	4813      	ldr	r0, [pc, #76]	@ (80066f8 <app_init+0x58>)
 80066aa:	f00a f96f 	bl	801098c <memset>
    services_register_handlers(&g_handlers);
 80066ae:	4812      	ldr	r0, [pc, #72]	@ (80066f8 <app_init+0x58>)
 80066b0:	f7ff fd92 	bl	80061d8 <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 80066b4:	f7fc f948 	bl	8002948 <log_service_init>
#endif
    safety_service_init();
 80066b8:	f7ff fc7c 	bl	8005fb4 <safety_service_init>
    led_service_init();
 80066bc:	f7fb ff90 	bl	80025e0 <led_service_init>
    home_service_init();
 80066c0:	f7fb fc9e 	bl	8002000 <home_service_init>
    probe_service_init();
 80066c4:	f7ff fc2e 	bl	8005f24 <probe_service_init>
    motion_service_init();
 80066c8:	f7fd fbb4 	bl	8003e34 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 80066cc:	f7fb f9ed 	bl	8001aaa <resp_fifo_create>
 80066d0:	4603      	mov	r3, r0
 80066d2:	4a0a      	ldr	r2, [pc, #40]	@ (80066fc <app_init+0x5c>)
 80066d4:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 80066d6:	4b09      	ldr	r3, [pc, #36]	@ (80066fc <app_init+0x5c>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a07      	ldr	r2, [pc, #28]	@ (80066f8 <app_init+0x58>)
 80066dc:	4619      	mov	r1, r3
 80066de:	4808      	ldr	r0, [pc, #32]	@ (8006700 <app_init+0x60>)
 80066e0:	f7fb fa86 	bl	8001bf0 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 80066e4:	4807      	ldr	r0, [pc, #28]	@ (8006704 <app_init+0x64>)
 80066e6:	f7ff feb9 	bl	800645c <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 80066ea:	f7ff ffb3 	bl	8006654 <restart_spi_dma>
    g_state = APP_SPI_READY;
 80066ee:	4b06      	ldr	r3, [pc, #24]	@ (8006708 <app_init+0x68>)
 80066f0:	2200      	movs	r2, #0
 80066f2:	701a      	strb	r2, [r3, #0]
}
 80066f4:	bf00      	nop
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	20002ee0 	.word	0x20002ee0
 80066fc:	20002f18 	.word	0x20002f18
 8006700:	20002e98 	.word	0x20002e98
 8006704:	20002f48 	.word	0x20002f48
 8006708:	20002f74 	.word	0x20002f74

0800670c <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8006712:	4b24      	ldr	r3, [pc, #144]	@ (80067a4 <app_poll+0x98>)
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d03e      	beq.n	800679a <app_poll+0x8e>
    g_spi_round_done = 0u;
 800671c:	4b21      	ldr	r3, [pc, #132]	@ (80067a4 <app_poll+0x98>)
 800671e:	2200      	movs	r2, #0
 8006720:	701a      	strb	r2, [r3, #0]

#if APP_SWO_RX_DUMP_ENABLE
    if (swo_enabled_app()) {
 8006722:	f7ff fdd5 	bl	80062d0 <swo_enabled_app>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <app_poll+0x26>
#if APP_SWO_RX_DUMP_FULL_FRAME
        swo_dump_rx_full42(g_spi_rx_dma_buf);
 800672c:	481e      	ldr	r0, [pc, #120]	@ (80067a8 <app_poll+0x9c>)
 800672e:	f7ff fe47 	bl	80063c0 <swo_dump_rx_full42>
#endif
    }
#endif

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8006732:	213c      	movs	r1, #60	@ 0x3c
 8006734:	481c      	ldr	r0, [pc, #112]	@ (80067a8 <app_poll+0x9c>)
 8006736:	f7ff fea5 	bl	8006484 <is_fill42>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d127      	bne.n	8006790 <app_poll+0x84>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8006740:	2300      	movs	r3, #0
 8006742:	80fb      	strh	r3, [r7, #6]
 8006744:	2300      	movs	r3, #0
 8006746:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8006748:	1d3a      	adds	r2, r7, #4
 800674a:	1dbb      	adds	r3, r7, #6
 800674c:	4619      	mov	r1, r3
 800674e:	4816      	ldr	r0, [pc, #88]	@ (80067a8 <app_poll+0x9c>)
 8006750:	f7ff feb7 	bl	80064c2 <find_frame>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d017      	beq.n	800678a <app_poll+0x7e>
#if APP_SWO_RX_DUMP_ENABLE
            if (swo_enabled_app()) {
 800675a:	f7ff fdb9 	bl	80062d0 <swo_enabled_app>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d008      	beq.n	8006776 <app_poll+0x6a>
                /* dump apenas o frame válido detectado */
                swo_dump_tx_payload(&g_spi_rx_dma_buf[off], len);
 8006764:	88fb      	ldrh	r3, [r7, #6]
 8006766:	461a      	mov	r2, r3
 8006768:	4b0f      	ldr	r3, [pc, #60]	@ (80067a8 <app_poll+0x9c>)
 800676a:	4413      	add	r3, r2
 800676c:	88ba      	ldrh	r2, [r7, #4]
 800676e:	4611      	mov	r1, r2
 8006770:	4618      	mov	r0, r3
 8006772:	f7ff fdd7 	bl	8006324 <swo_dump_tx_payload>
            }
#endif
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8006776:	88fb      	ldrh	r3, [r7, #6]
 8006778:	461a      	mov	r2, r3
 800677a:	4b0b      	ldr	r3, [pc, #44]	@ (80067a8 <app_poll+0x9c>)
 800677c:	4413      	add	r3, r2
 800677e:	88ba      	ldrh	r2, [r7, #4]
 8006780:	4619      	mov	r1, r3
 8006782:	480a      	ldr	r0, [pc, #40]	@ (80067ac <app_poll+0xa0>)
 8006784:	f7fb fc14 	bl	8001fb0 <router_feed_bytes>
 8006788:	e002      	b.n	8006790 <app_poll+0x84>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 800678a:	4b09      	ldr	r3, [pc, #36]	@ (80067b0 <app_poll+0xa4>)
 800678c:	2201      	movs	r2, #1
 800678e:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8006790:	f7ff fed6 	bl	8006540 <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8006794:	f7ff ff5e 	bl	8006654 <restart_spi_dma>
 8006798:	e000      	b.n	800679c <app_poll+0x90>
    if (!g_spi_round_done) return;
 800679a:	bf00      	nop
}
 800679c:	3708      	adds	r7, #8
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	20002f72 	.word	0x20002f72
 80067a8:	20002f1c 	.word	0x20002f1c
 80067ac:	20002e98 	.word	0x20002e98
 80067b0:	20002f73 	.word	0x20002f73

080067b4 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d008      	beq.n	80067d4 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a07      	ldr	r2, [pc, #28]	@ (80067e4 <app_spi_isr_txrx_done+0x30>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d105      	bne.n	80067d8 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 80067cc:	4b06      	ldr	r3, [pc, #24]	@ (80067e8 <app_spi_isr_txrx_done+0x34>)
 80067ce:	2201      	movs	r2, #1
 80067d0:	701a      	strb	r2, [r3, #0]
 80067d2:	e002      	b.n	80067da <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 80067d4:	bf00      	nop
 80067d6:	e000      	b.n	80067da <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80067d8:	bf00      	nop
}
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr
 80067e4:	40003800 	.word	0x40003800
 80067e8:	20002f72 	.word	0x20002f72

080067ec <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 80067f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006834 <app_resp_push+0x48>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d005      	beq.n	800680a <app_resp_push+0x1e>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <app_resp_push+0x1e>
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d102      	bne.n	8006810 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 800680a:	f04f 33ff 	mov.w	r3, #4294967295
 800680e:	e00d      	b.n	800682c <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	2b14      	cmp	r3, #20
 8006814:	d902      	bls.n	800681c <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8006816:	f06f 0303 	mvn.w	r3, #3
 800681a:	e007      	b.n	800682c <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 800681c:	4b05      	ldr	r3, [pc, #20]	@ (8006834 <app_resp_push+0x48>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	6879      	ldr	r1, [r7, #4]
 8006824:	4618      	mov	r0, r3
 8006826:	f7fb f949 	bl	8001abc <resp_fifo_push>
 800682a:	4603      	mov	r3, r0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3708      	adds	r7, #8
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}
 8006834:	20002f18 	.word	0x20002f18

08006838 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b08e      	sub	sp, #56	@ 0x38
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8006840:	f107 0314 	add.w	r3, r7, #20
 8006844:	2224      	movs	r2, #36	@ 0x24
 8006846:	2100      	movs	r1, #0
 8006848:	4618      	mov	r0, r3
 800684a:	f00a f89f 	bl	801098c <memset>
    TIM_MasterConfigTypeDef master = {0};
 800684e:	f107 0308 	add.w	r3, r7, #8
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	605a      	str	r2, [r3, #4]
 8006858:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 800685a:	2303      	movs	r3, #3
 800685c:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 800685e:	2300      	movs	r3, #0
 8006860:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006862:	2301      	movs	r3, #1
 8006864:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8006866:	2300      	movs	r3, #0
 8006868:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 800686a:	2300      	movs	r3, #0
 800686c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 800686e:	2300      	movs	r3, #0
 8006870:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006872:	2301      	movs	r3, #1
 8006874:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8006876:	2300      	movs	r3, #0
 8006878:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 800687e:	f107 0314 	add.w	r3, r7, #20
 8006882:	4619      	mov	r1, r3
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f006 fbb3 	bl	800cff0 <HAL_TIM_Encoder_Init>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d001      	beq.n	8006894 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8006890:	f000 fb86 	bl	8006fa0 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8006894:	2300      	movs	r3, #0
 8006896:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006898:	2300      	movs	r3, #0
 800689a:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 800689c:	f107 0308 	add.w	r3, r7, #8
 80068a0:	4619      	mov	r1, r3
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f008 fa88 	bl	800edb8 <HAL_TIMEx_MasterConfigSynchronization>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d001      	beq.n	80068b2 <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 80068ae:	f000 fb77 	bl	8006fa0 <Error_Handler>
    }
}
 80068b2:	bf00      	nop
 80068b4:	3738      	adds	r7, #56	@ 0x38
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b08a      	sub	sp, #40	@ 0x28
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	60b9      	str	r1, [r7, #8]
 80068c4:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 80068c6:	f107 0314 	add.w	r3, r7, #20
 80068ca:	2200      	movs	r2, #0
 80068cc:	601a      	str	r2, [r3, #0]
 80068ce:	605a      	str	r2, [r3, #4]
 80068d0:	609a      	str	r2, [r3, #8]
 80068d2:	60da      	str	r2, [r3, #12]
 80068d4:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 80068da:	2301      	movs	r3, #1
 80068dc:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 80068e6:	f107 0314 	add.w	r3, r7, #20
 80068ea:	4619      	mov	r1, r3
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f001 fe2b 	bl	8008548 <HAL_GPIO_Init>
}
 80068f2:	bf00      	nop
 80068f4:	3728      	adds	r7, #40	@ 0x28
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
	...

080068fc <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8006902:	1d3b      	adds	r3, r7, #4
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]
 8006908:	605a      	str	r2, [r3, #4]
 800690a:	609a      	str	r2, [r3, #8]
 800690c:	60da      	str	r2, [r3, #12]
 800690e:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8006910:	2203      	movs	r2, #3
 8006912:	2113      	movs	r1, #19
 8006914:	4825      	ldr	r0, [pc, #148]	@ (80069ac <board_config_apply_motion_gpio+0xb0>)
 8006916:	f7ff ffd0 	bl	80068ba <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 800691a:	2203      	movs	r2, #3
 800691c:	2104      	movs	r1, #4
 800691e:	4823      	ldr	r0, [pc, #140]	@ (80069ac <board_config_apply_motion_gpio+0xb0>)
 8006920:	f7ff ffcb 	bl	80068ba <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8006924:	2203      	movs	r2, #3
 8006926:	210c      	movs	r1, #12
 8006928:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800692c:	f7ff ffc5 	bl	80068ba <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8006930:	2200      	movs	r2, #0
 8006932:	2130      	movs	r1, #48	@ 0x30
 8006934:	481e      	ldr	r0, [pc, #120]	@ (80069b0 <board_config_apply_motion_gpio+0xb4>)
 8006936:	f7ff ffc0 	bl	80068ba <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 800693a:	2200      	movs	r2, #0
 800693c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006940:	481c      	ldr	r0, [pc, #112]	@ (80069b4 <board_config_apply_motion_gpio+0xb8>)
 8006942:	f7ff ffba 	bl	80068ba <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8006946:	2200      	movs	r2, #0
 8006948:	2117      	movs	r1, #23
 800694a:	4818      	ldr	r0, [pc, #96]	@ (80069ac <board_config_apply_motion_gpio+0xb0>)
 800694c:	f002 f8a8 	bl	8008aa0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8006950:	2200      	movs	r2, #0
 8006952:	210c      	movs	r1, #12
 8006954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006958:	f002 f8a2 	bl	8008aa0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 800695c:	2201      	movs	r2, #1
 800695e:	2110      	movs	r1, #16
 8006960:	4813      	ldr	r0, [pc, #76]	@ (80069b0 <board_config_apply_motion_gpio+0xb4>)
 8006962:	f002 f89d 	bl	8008aa0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 8006966:	2200      	movs	r2, #0
 8006968:	2120      	movs	r1, #32
 800696a:	4811      	ldr	r0, [pc, #68]	@ (80069b0 <board_config_apply_motion_gpio+0xb4>)
 800696c:	f002 f898 	bl	8008aa0 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8006970:	2200      	movs	r2, #0
 8006972:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006976:	480f      	ldr	r0, [pc, #60]	@ (80069b4 <board_config_apply_motion_gpio+0xb8>)
 8006978:	f002 f892 	bl	8008aa0 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 800697c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006980:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8006982:	2301      	movs	r3, #1
 8006984:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8006986:	2302      	movs	r3, #2
 8006988:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 800698a:	1d3b      	adds	r3, r7, #4
 800698c:	4619      	mov	r1, r3
 800698e:	4808      	ldr	r0, [pc, #32]	@ (80069b0 <board_config_apply_motion_gpio+0xb4>)
 8006990:	f001 fdda 	bl	8008548 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8006994:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006998:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 800699a:	1d3b      	adds	r3, r7, #4
 800699c:	4619      	mov	r1, r3
 800699e:	4804      	ldr	r0, [pc, #16]	@ (80069b0 <board_config_apply_motion_gpio+0xb4>)
 80069a0:	f001 fdd2 	bl	8008548 <HAL_GPIO_Init>
}
 80069a4:	bf00      	nop
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	48000400 	.word	0x48000400
 80069b0:	48000800 	.word	0x48000800
 80069b4:	48000c00 	.word	0x48000c00

080069b8 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 80069bc:	4803      	ldr	r0, [pc, #12]	@ (80069cc <board_config_force_encoder_quadrature+0x14>)
 80069be:	f7ff ff3b 	bl	8006838 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 80069c2:	4803      	ldr	r0, [pc, #12]	@ (80069d0 <board_config_force_encoder_quadrature+0x18>)
 80069c4:	f7ff ff38 	bl	8006838 <configure_encoder_timer>
}
 80069c8:	bf00      	nop
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	200030b0 	.word	0x200030b0
 80069d0:	200030fc 	.word	0x200030fc

080069d4 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80069d8:	2200      	movs	r2, #0
 80069da:	2100      	movs	r1, #0
 80069dc:	2006      	movs	r0, #6
 80069de:	f001 fa1d 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80069e2:	2006      	movs	r0, #6
 80069e4:	f001 fa46 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80069e8:	2200      	movs	r2, #0
 80069ea:	2100      	movs	r1, #0
 80069ec:	2007      	movs	r0, #7
 80069ee:	f001 fa15 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80069f2:	2007      	movs	r0, #7
 80069f4:	f001 fa3e 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80069f8:	2200      	movs	r2, #0
 80069fa:	2100      	movs	r1, #0
 80069fc:	2008      	movs	r0, #8
 80069fe:	f001 fa0d 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8006a02:	2008      	movs	r0, #8
 8006a04:	f001 fa36 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	2028      	movs	r0, #40	@ 0x28
 8006a0e:	f001 fa05 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006a12:	2028      	movs	r0, #40	@ 0x28
 8006a14:	f001 fa2e 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006a18:	2200      	movs	r2, #0
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	2036      	movs	r0, #54	@ 0x36
 8006a1e:	f001 f9fd 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006a22:	2036      	movs	r0, #54	@ 0x36
 8006a24:	f001 fa26 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    /* SPI2 RX DMA: volta prioridade anterior */
    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8006a28:	2200      	movs	r2, #0
 8006a2a:	2102      	movs	r1, #2
 8006a2c:	200e      	movs	r0, #14
 8006a2e:	f001 f9f5 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006a32:	200e      	movs	r0, #14
 8006a34:	f001 fa1e 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    /* SPI2 TX DMA: volta prioridade anterior */
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8006a38:	2200      	movs	r2, #0
 8006a3a:	2102      	movs	r1, #2
 8006a3c:	200f      	movs	r0, #15
 8006a3e:	f001 f9ed 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006a42:	200f      	movs	r0, #15
 8006a44:	f001 fa16 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2103      	movs	r1, #3
 8006a4c:	2037      	movs	r0, #55	@ 0x37
 8006a4e:	f001 f9e5 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006a52:	2037      	movs	r0, #55	@ 0x37
 8006a54:	f001 fa0e 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8006a58:	2200      	movs	r2, #0
 8006a5a:	2104      	movs	r1, #4
 8006a5c:	2025      	movs	r0, #37	@ 0x25
 8006a5e:	f001 f9dd 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006a62:	2025      	movs	r0, #37	@ 0x25
 8006a64:	f001 fa06 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    /* SPI2 IRQ: volta prioridade anterior (mais baixa) */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2105      	movs	r1, #5
 8006a6c:	2024      	movs	r0, #36	@ 0x24
 8006a6e:	f001 f9d5 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006a72:	2024      	movs	r0, #36	@ 0x24
 8006a74:	f001 f9fe 	bl	8007e74 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8006a78:	2200      	movs	r2, #0
 8006a7a:	2106      	movs	r1, #6
 8006a7c:	2018      	movs	r0, #24
 8006a7e:	f001 f9cd 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8006a82:	2018      	movs	r0, #24
 8006a84:	f001 f9f6 	bl	8007e74 <HAL_NVIC_EnableIRQ>
}
 8006a88:	bf00      	nop
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006a92:	4b10      	ldr	r3, [pc, #64]	@ (8006ad4 <MX_DMA_Init+0x48>)
 8006a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a96:	4a0f      	ldr	r2, [pc, #60]	@ (8006ad4 <MX_DMA_Init+0x48>)
 8006a98:	f043 0301 	orr.w	r3, r3, #1
 8006a9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8006a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad4 <MX_DMA_Init+0x48>)
 8006aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	607b      	str	r3, [r7, #4]
 8006aa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8006aaa:	2200      	movs	r2, #0
 8006aac:	2100      	movs	r1, #0
 8006aae:	200e      	movs	r0, #14
 8006ab0:	f001 f9b4 	bl	8007e1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006ab4:	200e      	movs	r0, #14
 8006ab6:	f001 f9dd 	bl	8007e74 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8006aba:	2200      	movs	r2, #0
 8006abc:	2100      	movs	r1, #0
 8006abe:	200f      	movs	r0, #15
 8006ac0:	f001 f9ac 	bl	8007e1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006ac4:	200f      	movs	r0, #15
 8006ac6:	f001 f9d5 	bl	8007e74 <HAL_NVIC_EnableIRQ>

}
 8006aca:	bf00      	nop
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	40021000 	.word	0x40021000

08006ad8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b08c      	sub	sp, #48	@ 0x30
 8006adc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ade:	f107 031c 	add.w	r3, r7, #28
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	605a      	str	r2, [r3, #4]
 8006ae8:	609a      	str	r2, [r3, #8]
 8006aea:	60da      	str	r2, [r3, #12]
 8006aec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006aee:	4b4d      	ldr	r3, [pc, #308]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006af2:	4a4c      	ldr	r2, [pc, #304]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006af4:	f043 0310 	orr.w	r3, r3, #16
 8006af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006afa:	4b4a      	ldr	r3, [pc, #296]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006afe:	f003 0310 	and.w	r3, r3, #16
 8006b02:	61bb      	str	r3, [r7, #24]
 8006b04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b06:	4b47      	ldr	r3, [pc, #284]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b0a:	4a46      	ldr	r2, [pc, #280]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b0c:	f043 0304 	orr.w	r3, r3, #4
 8006b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b12:	4b44      	ldr	r3, [pc, #272]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b16:	f003 0304 	and.w	r3, r3, #4
 8006b1a:	617b      	str	r3, [r7, #20]
 8006b1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b1e:	4b41      	ldr	r3, [pc, #260]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b22:	4a40      	ldr	r2, [pc, #256]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b32:	613b      	str	r3, [r7, #16]
 8006b34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b36:	4b3b      	ldr	r3, [pc, #236]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b3c:	f043 0301 	orr.w	r3, r3, #1
 8006b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b42:	4b38      	ldr	r3, [pc, #224]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b46:	f003 0301 	and.w	r3, r3, #1
 8006b4a:	60fb      	str	r3, [r7, #12]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b4e:	4b35      	ldr	r3, [pc, #212]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b52:	4a34      	ldr	r2, [pc, #208]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b54:	f043 0302 	orr.w	r3, r3, #2
 8006b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b5a:	4b32      	ldr	r3, [pc, #200]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5e:	f003 0302 	and.w	r3, r3, #2
 8006b62:	60bb      	str	r3, [r7, #8]
 8006b64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b66:	4b2f      	ldr	r3, [pc, #188]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b6c:	f043 0308 	orr.w	r3, r3, #8
 8006b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b72:	4b2c      	ldr	r3, [pc, #176]	@ (8006c24 <MX_GPIO_Init+0x14c>)
 8006b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b76:	f003 0308 	and.w	r3, r3, #8
 8006b7a:	607b      	str	r3, [r7, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8006b7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006b82:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b84:	2303      	movs	r3, #3
 8006b86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b8c:	f107 031c 	add.w	r3, r7, #28
 8006b90:	4619      	mov	r1, r3
 8006b92:	4825      	ldr	r0, [pc, #148]	@ (8006c28 <MX_GPIO_Init+0x150>)
 8006b94:	f001 fcd8 	bl	8008548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8006b98:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8006b9c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ba6:	f107 031c 	add.w	r3, r7, #28
 8006baa:	4619      	mov	r1, r3
 8006bac:	481f      	ldr	r0, [pc, #124]	@ (8006c2c <MX_GPIO_Init+0x154>)
 8006bae:	f001 fccb 	bl	8008548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006bbe:	f107 031c 	add.w	r3, r7, #28
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	481a      	ldr	r0, [pc, #104]	@ (8006c30 <MX_GPIO_Init+0x158>)
 8006bc6:	f001 fcbf 	bl	8008548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8006bca:	f649 7338 	movw	r3, #40760	@ 0x9f38
 8006bce:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bd8:	f107 031c 	add.w	r3, r7, #28
 8006bdc:	4619      	mov	r1, r3
 8006bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006be2:	f001 fcb1 	bl	8008548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8006be6:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 8006bea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006bec:	2303      	movs	r3, #3
 8006bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bf4:	f107 031c 	add.w	r3, r7, #28
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	480e      	ldr	r0, [pc, #56]	@ (8006c34 <MX_GPIO_Init+0x15c>)
 8006bfc:	f001 fca4 	bl	8008548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006c00:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8006c04:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c06:	2303      	movs	r3, #3
 8006c08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c0e:	f107 031c 	add.w	r3, r7, #28
 8006c12:	4619      	mov	r1, r3
 8006c14:	4808      	ldr	r0, [pc, #32]	@ (8006c38 <MX_GPIO_Init+0x160>)
 8006c16:	f001 fc97 	bl	8008548 <HAL_GPIO_Init>

}
 8006c1a:	bf00      	nop
 8006c1c:	3730      	adds	r7, #48	@ 0x30
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	40021000 	.word	0x40021000
 8006c28:	48001000 	.word	0x48001000
 8006c2c:	48000800 	.word	0x48000800
 8006c30:	48001c00 	.word	0x48001c00
 8006c34:	48000400 	.word	0x48000400
 8006c38:	48000c00 	.word	0x48000c00

08006c3c <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8006c40:	4b16      	ldr	r3, [pc, #88]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c42:	4a17      	ldr	r2, [pc, #92]	@ (8006ca0 <MX_LPTIM1_Init+0x64>)
 8006c44:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8006c46:	4b15      	ldr	r3, [pc, #84]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8006c4c:	4b13      	ldr	r3, [pc, #76]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8006c52:	4b12      	ldr	r3, [pc, #72]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8006c58:	4b10      	ldr	r3, [pc, #64]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8006c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006c64:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8006c66:	4b0d      	ldr	r3, [pc, #52]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8006c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8006c72:	4b0a      	ldr	r3, [pc, #40]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c74:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006c78:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8006c7a:	4b08      	ldr	r3, [pc, #32]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8006c80:	4b06      	ldr	r3, [pc, #24]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c82:	2200      	movs	r2, #0
 8006c84:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8006c86:	4805      	ldr	r0, [pc, #20]	@ (8006c9c <MX_LPTIM1_Init+0x60>)
 8006c88:	f001 ff70 	bl	8008b6c <HAL_LPTIM_Init>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d001      	beq.n	8006c96 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8006c92:	f000 f985 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8006c96:	bf00      	nop
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	20002f78 	.word	0x20002f78
 8006ca0:	40007c00 	.word	0x40007c00

08006ca4 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b0ac      	sub	sp, #176	@ 0xb0
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	605a      	str	r2, [r3, #4]
 8006cb6:	609a      	str	r2, [r3, #8]
 8006cb8:	60da      	str	r2, [r3, #12]
 8006cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006cbc:	f107 0314 	add.w	r3, r7, #20
 8006cc0:	2288      	movs	r2, #136	@ 0x88
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f009 fe61 	bl	801098c <memset>
  if(lptimHandle->Instance==LPTIM1)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a25      	ldr	r2, [pc, #148]	@ (8006d64 <HAL_LPTIM_MspInit+0xc0>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d143      	bne.n	8006d5c <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8006cd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006cd8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006cde:	f107 0314 	add.w	r3, r7, #20
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f003 fc5e 	bl	800a5a4 <HAL_RCCEx_PeriphCLKConfig>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d001      	beq.n	8006cf2 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8006cee:	f000 f957 	bl	8006fa0 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8006cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8006d68 <HAL_LPTIM_MspInit+0xc4>)
 8006cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8006d68 <HAL_LPTIM_MspInit+0xc4>)
 8006cf8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006cfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8006d68 <HAL_LPTIM_MspInit+0xc4>)
 8006d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d06:	613b      	str	r3, [r7, #16]
 8006d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d0a:	4b17      	ldr	r3, [pc, #92]	@ (8006d68 <HAL_LPTIM_MspInit+0xc4>)
 8006d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d0e:	4a16      	ldr	r2, [pc, #88]	@ (8006d68 <HAL_LPTIM_MspInit+0xc4>)
 8006d10:	f043 0304 	orr.w	r3, r3, #4
 8006d14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006d16:	4b14      	ldr	r3, [pc, #80]	@ (8006d68 <HAL_LPTIM_MspInit+0xc4>)
 8006d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d1a:	f003 0304 	and.w	r3, r3, #4
 8006d1e:	60fb      	str	r3, [r7, #12]
 8006d20:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8006d22:	2305      	movs	r3, #5
 8006d24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d28:	2302      	movs	r3, #2
 8006d2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d34:	2300      	movs	r3, #0
 8006d36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006d44:	4619      	mov	r1, r3
 8006d46:	4809      	ldr	r0, [pc, #36]	@ (8006d6c <HAL_LPTIM_MspInit+0xc8>)
 8006d48:	f001 fbfe 	bl	8008548 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2100      	movs	r1, #0
 8006d50:	2041      	movs	r0, #65	@ 0x41
 8006d52:	f001 f863 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8006d56:	2041      	movs	r0, #65	@ 0x41
 8006d58:	f001 f88c 	bl	8007e74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8006d5c:	bf00      	nop
 8006d5e:	37b0      	adds	r7, #176	@ 0xb0
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40007c00 	.word	0x40007c00
 8006d68:	40021000 	.word	0x40021000
 8006d6c:	48000800 	.word	0x48000800

08006d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006d74:	f000 feed 	bl	8007b52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006d78:	f000 f82a 	bl	8006dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006d7c:	f7ff feac 	bl	8006ad8 <MX_GPIO_Init>
  MX_DMA_Init();
 8006d80:	f7ff fe84 	bl	8006a8c <MX_DMA_Init>
  MX_SPI2_Init();
 8006d84:	f000 f930 	bl	8006fe8 <MX_SPI2_Init>
  MX_TIM6_Init();
 8006d88:	f000 fbfe 	bl	8007588 <MX_TIM6_Init>
  MX_TIM5_Init();
 8006d8c:	f000 fba6 	bl	80074dc <MX_TIM5_Init>
  MX_TIM7_Init();
 8006d90:	f000 fc30 	bl	80075f4 <MX_TIM7_Init>
  MX_TIM3_Init();
 8006d94:	f000 fb4c 	bl	8007430 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8006d98:	f000 fe24 	bl	80079e4 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8006d9c:	f000 fc60 	bl	8007660 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 8006da0:	f7ff ff4c 	bl	8006c3c <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8006da4:	f7ff fdaa 	bl	80068fc <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8006da8:	f7ff fe06 	bl	80069b8 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8006dac:	f7ff fe12 	bl	80069d4 <board_config_apply_interrupt_priorities>
    app_init();
 8006db0:	f7ff fc76 	bl	80066a0 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8006db4:	4804      	ldr	r0, [pc, #16]	@ (8006dc8 <main+0x58>)
 8006db6:	f005 fbef 	bl	800c598 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8006dba:	4804      	ldr	r0, [pc, #16]	@ (8006dcc <main+0x5c>)
 8006dbc:	f005 fbec 	bl	800c598 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8006dc0:	f7ff fca4 	bl	800670c <app_poll>
 8006dc4:	e7fc      	b.n	8006dc0 <main+0x50>
 8006dc6:	bf00      	nop
 8006dc8:	20003148 	.word	0x20003148
 8006dcc:	20003194 	.word	0x20003194

08006dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b096      	sub	sp, #88	@ 0x58
 8006dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006dd6:	f107 0314 	add.w	r3, r7, #20
 8006dda:	2244      	movs	r2, #68	@ 0x44
 8006ddc:	2100      	movs	r1, #0
 8006dde:	4618      	mov	r0, r3
 8006de0:	f009 fdd4 	bl	801098c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006de4:	463b      	mov	r3, r7
 8006de6:	2200      	movs	r2, #0
 8006de8:	601a      	str	r2, [r3, #0]
 8006dea:	605a      	str	r2, [r3, #4]
 8006dec:	609a      	str	r2, [r3, #8]
 8006dee:	60da      	str	r2, [r3, #12]
 8006df0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006df2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006df6:	f002 fbad 	bl	8009554 <HAL_PWREx_ControlVoltageScaling>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d001      	beq.n	8006e04 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8006e00:	f000 f8ce 	bl	8006fa0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006e04:	2310      	movs	r3, #16
 8006e06:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006e10:	2360      	movs	r3, #96	@ 0x60
 8006e12:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006e14:	2302      	movs	r3, #2
 8006e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006e20:	2328      	movs	r3, #40	@ 0x28
 8006e22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006e24:	2307      	movs	r3, #7
 8006e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006e28:	2302      	movs	r3, #2
 8006e2a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006e30:	f107 0314 	add.w	r3, r7, #20
 8006e34:	4618      	mov	r0, r3
 8006e36:	f002 fbef 	bl	8009618 <HAL_RCC_OscConfig>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d001      	beq.n	8006e44 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8006e40:	f000 f8ae 	bl	8006fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006e44:	230f      	movs	r3, #15
 8006e46:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006e50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006e56:	2300      	movs	r3, #0
 8006e58:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006e5a:	463b      	mov	r3, r7
 8006e5c:	2104      	movs	r1, #4
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f003 f8dc 	bl	800a01c <HAL_RCC_ClockConfig>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d001      	beq.n	8006e6e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8006e6a:	f000 f899 	bl	8006fa0 <Error_Handler>
  }
}
 8006e6e:	bf00      	nop
 8006e70:	3758      	adds	r7, #88	@ 0x58
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b082      	sub	sp, #8
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff fc98 	bl	80067b4 <app_spi_isr_txrx_done>
}
 8006e84:	bf00      	nop
 8006e86:	3708      	adds	r7, #8
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d016      	beq.n	8006ec8 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed4 <HAL_SPI_ErrorCallback+0x48>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d113      	bne.n	8006ecc <HAL_SPI_ErrorCallback+0x40>

    g_spi_last_error = hspi->ErrorCode;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8006ed8 <HAL_SPI_ErrorCallback+0x4c>)
 8006eaa:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8006eac:	4b0b      	ldr	r3, [pc, #44]	@ (8006edc <HAL_SPI_ErrorCallback+0x50>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8006edc <HAL_SPI_ErrorCallback+0x50>)
 8006eb4:	6013      	str	r3, [r2, #0]
    /* Sinaliza o laço principal para rearmar o DMA na próxima iteração */
    app_spi_isr_txrx_done(hspi);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7ff fc7c 	bl	80067b4 <app_spi_isr_txrx_done>
    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8006ebc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006ec0:	4807      	ldr	r0, [pc, #28]	@ (8006ee0 <HAL_SPI_ErrorCallback+0x54>)
 8006ec2:	f001 fe19 	bl	8008af8 <HAL_GPIO_TogglePin>
 8006ec6:	e002      	b.n	8006ece <HAL_SPI_ErrorCallback+0x42>
    if (hspi == NULL) return;
 8006ec8:	bf00      	nop
 8006eca:	e000      	b.n	8006ece <HAL_SPI_ErrorCallback+0x42>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006ecc:	bf00      	nop
}
 8006ece:	3708      	adds	r7, #8
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}
 8006ed4:	40003800 	.word	0x40003800
 8006ed8:	20002fb4 	.word	0x20002fb4
 8006edc:	20002fb0 	.word	0x20002fb0
 8006ee0:	48000400 	.word	0x48000400

08006ee4 <HAL_GPIO_EXTI_Callback>:
 * - E-STOP (PC1): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC13): Toggle de escala de velocidade do eixo X (pressionado = baixo)
 * Observação: PC0 segue desabilitado como EXTI no board_config para não interferir no encoder Y.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	4603      	mov	r3, r0
 8006eec:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8006eee:	88fb      	ldrh	r3, [r7, #6]
 8006ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ef4:	d007      	beq.n	8006f06 <HAL_GPIO_EXTI_Callback+0x22>
 8006ef6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006efa:	dc41      	bgt.n	8006f80 <HAL_GPIO_EXTI_Callback+0x9c>
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d016      	beq.n	8006f2e <HAL_GPIO_EXTI_Callback+0x4a>
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	d027      	beq.n	8006f54 <HAL_GPIO_EXTI_Callback+0x70>
        }
        break;
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 8006f04:	e03c      	b.n	8006f80 <HAL_GPIO_EXTI_Callback+0x9c>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8006f06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006f0a:	4821      	ldr	r0, [pc, #132]	@ (8006f90 <HAL_GPIO_EXTI_Callback+0xac>)
 8006f0c:	f001 fda8 	bl	8008a60 <HAL_GPIO_ReadPin>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d108      	bne.n	8006f28 <HAL_GPIO_EXTI_Callback+0x44>
            motion_test_b2_on_press();
 8006f16:	f7fb ffe8 	bl	8002eea <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 8006f1a:	481e      	ldr	r0, [pc, #120]	@ (8006f94 <HAL_GPIO_EXTI_Callback+0xb0>)
 8006f1c:	f005 fb3c 	bl	800c598 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8006f20:	481d      	ldr	r0, [pc, #116]	@ (8006f98 <HAL_GPIO_EXTI_Callback+0xb4>)
 8006f22:	f005 fb39 	bl	800c598 <HAL_TIM_Base_Start_IT>
        break;
 8006f26:	e02e      	b.n	8006f86 <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 8006f28:	f7fb ffe6 	bl	8002ef8 <motion_test_b2_on_release>
        break;
 8006f2c:	e02b      	b.n	8006f86 <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8006f2e:	2101      	movs	r1, #1
 8006f30:	4817      	ldr	r0, [pc, #92]	@ (8006f90 <HAL_GPIO_EXTI_Callback+0xac>)
 8006f32:	f001 fd95 	bl	8008a60 <HAL_GPIO_ReadPin>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d108      	bne.n	8006f4e <HAL_GPIO_EXTI_Callback+0x6a>
            motion_test_b2_on_press();
 8006f3c:	f7fb ffd5 	bl	8002eea <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 8006f40:	4814      	ldr	r0, [pc, #80]	@ (8006f94 <HAL_GPIO_EXTI_Callback+0xb0>)
 8006f42:	f005 fb29 	bl	800c598 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8006f46:	4814      	ldr	r0, [pc, #80]	@ (8006f98 <HAL_GPIO_EXTI_Callback+0xb4>)
 8006f48:	f005 fb26 	bl	800c598 <HAL_TIM_Base_Start_IT>
        break;
 8006f4c:	e01b      	b.n	8006f86 <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 8006f4e:	f7fb ffd3 	bl	8002ef8 <motion_test_b2_on_release>
        break;
 8006f52:	e018      	b.n	8006f86 <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET) {
 8006f54:	2102      	movs	r1, #2
 8006f56:	480e      	ldr	r0, [pc, #56]	@ (8006f90 <HAL_GPIO_EXTI_Callback+0xac>)
 8006f58:	f001 fd82 	bl	8008a60 <HAL_GPIO_ReadPin>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d110      	bne.n	8006f84 <HAL_GPIO_EXTI_Callback+0xa0>
            safety_estop_assert();
 8006f62:	f7ff f847 	bl	8005ff4 <safety_estop_assert>
            motion_emergency_stop();
 8006f66:	f7fe ffa3 	bl	8005eb0 <motion_emergency_stop>
            HAL_TIM_Base_Stop_IT(&htim6);
 8006f6a:	480a      	ldr	r0, [pc, #40]	@ (8006f94 <HAL_GPIO_EXTI_Callback+0xb0>)
 8006f6c:	f005 fbc8 	bl	800c700 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8006f70:	4809      	ldr	r0, [pc, #36]	@ (8006f98 <HAL_GPIO_EXTI_Callback+0xb4>)
 8006f72:	f005 fbc5 	bl	800c700 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8006f76:	2100      	movs	r1, #0
 8006f78:	4808      	ldr	r0, [pc, #32]	@ (8006f9c <HAL_GPIO_EXTI_Callback+0xb8>)
 8006f7a:	f005 ff05 	bl	800cd88 <HAL_TIM_PWM_Stop>
        break;
 8006f7e:	e001      	b.n	8006f84 <HAL_GPIO_EXTI_Callback+0xa0>
        break;
 8006f80:	bf00      	nop
 8006f82:	e000      	b.n	8006f86 <HAL_GPIO_EXTI_Callback+0xa2>
        break;
 8006f84:	bf00      	nop
    }
}
 8006f86:	bf00      	nop
 8006f88:	3708      	adds	r7, #8
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
 8006f8e:	bf00      	nop
 8006f90:	48000800 	.word	0x48000800
 8006f94:	20003148 	.word	0x20003148
 8006f98:	20003194 	.word	0x20003194
 8006f9c:	200031e0 	.word	0x200031e0

08006fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8006fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8006fa8:	2164      	movs	r1, #100	@ 0x64
 8006faa:	2000      	movs	r0, #0
 8006fac:	f7fb fcda 	bl	8002964 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8006fb0:	4a04      	ldr	r2, [pc, #16]	@ (8006fc4 <Error_Handler+0x24>)
 8006fb2:	4905      	ldr	r1, [pc, #20]	@ (8006fc8 <Error_Handler+0x28>)
 8006fb4:	4805      	ldr	r0, [pc, #20]	@ (8006fcc <Error_Handler+0x2c>)
 8006fb6:	f7fb fce9 	bl	800298c <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 8006fba:	b672      	cpsid	i
}
 8006fbc:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8006fbe:	bf00      	nop
 8006fc0:	e7fd      	b.n	8006fbe <Error_Handler+0x1e>
 8006fc2:	bf00      	nop
 8006fc4:	08011c58 	.word	0x08011c58
 8006fc8:	08011c68 	.word	0x08011c68
 8006fcc:	08011c70 	.word	0x08011c70

08006fd0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8006fda:	bf00      	nop
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
	...

08006fe8 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006fec:	4b18      	ldr	r3, [pc, #96]	@ (8007050 <MX_SPI2_Init+0x68>)
 8006fee:	4a19      	ldr	r2, [pc, #100]	@ (8007054 <MX_SPI2_Init+0x6c>)
 8006ff0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8006ff2:	4b17      	ldr	r3, [pc, #92]	@ (8007050 <MX_SPI2_Init+0x68>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006ff8:	4b15      	ldr	r3, [pc, #84]	@ (8007050 <MX_SPI2_Init+0x68>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006ffe:	4b14      	ldr	r3, [pc, #80]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007000:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007004:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007006:	4b12      	ldr	r3, [pc, #72]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007008:	2202      	movs	r2, #2
 800700a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800700c:	4b10      	ldr	r3, [pc, #64]	@ (8007050 <MX_SPI2_Init+0x68>)
 800700e:	2201      	movs	r2, #1
 8007010:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8007012:	4b0f      	ldr	r3, [pc, #60]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007014:	2200      	movs	r2, #0
 8007016:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007018:	4b0d      	ldr	r3, [pc, #52]	@ (8007050 <MX_SPI2_Init+0x68>)
 800701a:	2200      	movs	r2, #0
 800701c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800701e:	4b0c      	ldr	r3, [pc, #48]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007020:	2200      	movs	r2, #0
 8007022:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007024:	4b0a      	ldr	r3, [pc, #40]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007026:	2200      	movs	r2, #0
 8007028:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800702a:	4b09      	ldr	r3, [pc, #36]	@ (8007050 <MX_SPI2_Init+0x68>)
 800702c:	2207      	movs	r2, #7
 800702e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007030:	4b07      	ldr	r3, [pc, #28]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007032:	2200      	movs	r2, #0
 8007034:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8007036:	4b06      	ldr	r3, [pc, #24]	@ (8007050 <MX_SPI2_Init+0x68>)
 8007038:	2200      	movs	r2, #0
 800703a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800703c:	4804      	ldr	r0, [pc, #16]	@ (8007050 <MX_SPI2_Init+0x68>)
 800703e:	f004 fa39 	bl	800b4b4 <HAL_SPI_Init>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d001      	beq.n	800704c <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8007048:	f7ff ffaa 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800704c:	bf00      	nop
 800704e:	bd80      	pop	{r7, pc}
 8007050:	20002fb8 	.word	0x20002fb8
 8007054:	40003800 	.word	0x40003800

08007058 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08a      	sub	sp, #40	@ 0x28
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007060:	f107 0314 	add.w	r3, r7, #20
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]
 8007068:	605a      	str	r2, [r3, #4]
 800706a:	609a      	str	r2, [r3, #8]
 800706c:	60da      	str	r2, [r3, #12]
 800706e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a44      	ldr	r2, [pc, #272]	@ (8007188 <HAL_SPI_MspInit+0x130>)
 8007076:	4293      	cmp	r3, r2
 8007078:	f040 8082 	bne.w	8007180 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800707c:	4b43      	ldr	r3, [pc, #268]	@ (800718c <HAL_SPI_MspInit+0x134>)
 800707e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007080:	4a42      	ldr	r2, [pc, #264]	@ (800718c <HAL_SPI_MspInit+0x134>)
 8007082:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007086:	6593      	str	r3, [r2, #88]	@ 0x58
 8007088:	4b40      	ldr	r3, [pc, #256]	@ (800718c <HAL_SPI_MspInit+0x134>)
 800708a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800708c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007090:	613b      	str	r3, [r7, #16]
 8007092:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007094:	4b3d      	ldr	r3, [pc, #244]	@ (800718c <HAL_SPI_MspInit+0x134>)
 8007096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007098:	4a3c      	ldr	r2, [pc, #240]	@ (800718c <HAL_SPI_MspInit+0x134>)
 800709a:	f043 0308 	orr.w	r3, r3, #8
 800709e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80070a0:	4b3a      	ldr	r3, [pc, #232]	@ (800718c <HAL_SPI_MspInit+0x134>)
 80070a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070a4:	f003 0308 	and.w	r3, r3, #8
 80070a8:	60fb      	str	r3, [r7, #12]
 80070aa:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80070ac:	231b      	movs	r3, #27
 80070ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070b0:	2302      	movs	r3, #2
 80070b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070b4:	2300      	movs	r3, #0
 80070b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070b8:	2303      	movs	r3, #3
 80070ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80070bc:	2305      	movs	r3, #5
 80070be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80070c0:	f107 0314 	add.w	r3, r7, #20
 80070c4:	4619      	mov	r1, r3
 80070c6:	4832      	ldr	r0, [pc, #200]	@ (8007190 <HAL_SPI_MspInit+0x138>)
 80070c8:	f001 fa3e 	bl	8008548 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80070cc:	4b31      	ldr	r3, [pc, #196]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070ce:	4a32      	ldr	r2, [pc, #200]	@ (8007198 <HAL_SPI_MspInit+0x140>)
 80070d0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 80070d2:	4b30      	ldr	r3, [pc, #192]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070d4:	2201      	movs	r2, #1
 80070d6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80070d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070da:	2200      	movs	r2, #0
 80070dc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80070de:	4b2d      	ldr	r3, [pc, #180]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070e0:	2200      	movs	r2, #0
 80070e2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80070e4:	4b2b      	ldr	r3, [pc, #172]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070e6:	2280      	movs	r2, #128	@ 0x80
 80070e8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80070ea:	4b2a      	ldr	r3, [pc, #168]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070ec:	2200      	movs	r2, #0
 80070ee:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80070f0:	4b28      	ldr	r3, [pc, #160]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	619a      	str	r2, [r3, #24]
    /* DMA em modo NORMAL: app rearma a cada rodada (42 bytes) */
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80070f6:	4b27      	ldr	r3, [pc, #156]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	61da      	str	r2, [r3, #28]
    /* Prioridade padrão (LOW) */
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80070fc:	4b25      	ldr	r3, [pc, #148]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 80070fe:	2200      	movs	r2, #0
 8007100:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8007102:	4824      	ldr	r0, [pc, #144]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 8007104:	f000 feda 	bl	8007ebc <HAL_DMA_Init>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d001      	beq.n	8007112 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800710e:	f7ff ff47 	bl	8006fa0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a1f      	ldr	r2, [pc, #124]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 8007116:	659a      	str	r2, [r3, #88]	@ 0x58
 8007118:	4a1e      	ldr	r2, [pc, #120]	@ (8007194 <HAL_SPI_MspInit+0x13c>)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800711e:	4b1f      	ldr	r3, [pc, #124]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007120:	4a1f      	ldr	r2, [pc, #124]	@ (80071a0 <HAL_SPI_MspInit+0x148>)
 8007122:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8007124:	4b1d      	ldr	r3, [pc, #116]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007126:	2201      	movs	r2, #1
 8007128:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800712a:	4b1c      	ldr	r3, [pc, #112]	@ (800719c <HAL_SPI_MspInit+0x144>)
 800712c:	2210      	movs	r2, #16
 800712e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007130:	4b1a      	ldr	r3, [pc, #104]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007132:	2200      	movs	r2, #0
 8007134:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007136:	4b19      	ldr	r3, [pc, #100]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007138:	2280      	movs	r2, #128	@ 0x80
 800713a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800713c:	4b17      	ldr	r3, [pc, #92]	@ (800719c <HAL_SPI_MspInit+0x144>)
 800713e:	2200      	movs	r2, #0
 8007140:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007142:	4b16      	ldr	r3, [pc, #88]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007144:	2200      	movs	r2, #0
 8007146:	619a      	str	r2, [r3, #24]
    /* DMA em modo NORMAL acompanha o RX */
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8007148:	4b14      	ldr	r3, [pc, #80]	@ (800719c <HAL_SPI_MspInit+0x144>)
 800714a:	2200      	movs	r2, #0
 800714c:	61da      	str	r2, [r3, #28]
    /* Prioridade padrão (LOW) */
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800714e:	4b13      	ldr	r3, [pc, #76]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007150:	2200      	movs	r2, #0
 8007152:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007154:	4811      	ldr	r0, [pc, #68]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007156:	f000 feb1 	bl	8007ebc <HAL_DMA_Init>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d001      	beq.n	8007164 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8007160:	f7ff ff1e 	bl	8006fa0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a0d      	ldr	r2, [pc, #52]	@ (800719c <HAL_SPI_MspInit+0x144>)
 8007168:	655a      	str	r2, [r3, #84]	@ 0x54
 800716a:	4a0c      	ldr	r2, [pc, #48]	@ (800719c <HAL_SPI_MspInit+0x144>)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8007170:	2200      	movs	r2, #0
 8007172:	2100      	movs	r1, #0
 8007174:	2024      	movs	r0, #36	@ 0x24
 8007176:	f000 fe51 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800717a:	2024      	movs	r0, #36	@ 0x24
 800717c:	f000 fe7a 	bl	8007e74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007180:	bf00      	nop
 8007182:	3728      	adds	r7, #40	@ 0x28
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40003800 	.word	0x40003800
 800718c:	40021000 	.word	0x40021000
 8007190:	48000c00 	.word	0x48000c00
 8007194:	2000301c 	.word	0x2000301c
 8007198:	40020044 	.word	0x40020044
 800719c:	20003064 	.word	0x20003064
 80071a0:	40020058 	.word	0x40020058

080071a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071aa:	4b0f      	ldr	r3, [pc, #60]	@ (80071e8 <HAL_MspInit+0x44>)
 80071ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ae:	4a0e      	ldr	r2, [pc, #56]	@ (80071e8 <HAL_MspInit+0x44>)
 80071b0:	f043 0301 	orr.w	r3, r3, #1
 80071b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80071b6:	4b0c      	ldr	r3, [pc, #48]	@ (80071e8 <HAL_MspInit+0x44>)
 80071b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	607b      	str	r3, [r7, #4]
 80071c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80071c2:	4b09      	ldr	r3, [pc, #36]	@ (80071e8 <HAL_MspInit+0x44>)
 80071c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071c6:	4a08      	ldr	r2, [pc, #32]	@ (80071e8 <HAL_MspInit+0x44>)
 80071c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80071ce:	4b06      	ldr	r3, [pc, #24]	@ (80071e8 <HAL_MspInit+0x44>)
 80071d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071d6:	603b      	str	r3, [r7, #0]
 80071d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80071da:	bf00      	nop
 80071dc:	370c      	adds	r7, #12
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	40021000 	.word	0x40021000

080071ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80071ec:	b480      	push	{r7}
 80071ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80071f0:	bf00      	nop
 80071f2:	e7fd      	b.n	80071f0 <NMI_Handler+0x4>

080071f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80071f4:	b480      	push	{r7}
 80071f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80071f8:	bf00      	nop
 80071fa:	e7fd      	b.n	80071f8 <HardFault_Handler+0x4>

080071fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80071fc:	b480      	push	{r7}
 80071fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007200:	bf00      	nop
 8007202:	e7fd      	b.n	8007200 <MemManage_Handler+0x4>

08007204 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007204:	b480      	push	{r7}
 8007206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007208:	bf00      	nop
 800720a:	e7fd      	b.n	8007208 <BusFault_Handler+0x4>

0800720c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800720c:	b480      	push	{r7}
 800720e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007210:	bf00      	nop
 8007212:	e7fd      	b.n	8007210 <UsageFault_Handler+0x4>

08007214 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007214:	b480      	push	{r7}
 8007216:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007218:	bf00      	nop
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007222:	b480      	push	{r7}
 8007224:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007226:	bf00      	nop
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007230:	b480      	push	{r7}
 8007232:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007234:	bf00      	nop
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007242:	f000 fcdb 	bl	8007bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007246:	bf00      	nop
 8007248:	bd80      	pop	{r7, pc}
	...

0800724c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8007250:	4802      	ldr	r0, [pc, #8]	@ (800725c <DMA1_Channel4_IRQHandler+0x10>)
 8007252:	f001 f89a 	bl	800838a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8007256:	bf00      	nop
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	2000301c 	.word	0x2000301c

08007260 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007264:	4802      	ldr	r0, [pc, #8]	@ (8007270 <DMA1_Channel5_IRQHandler+0x10>)
 8007266:	f001 f890 	bl	800838a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800726a:	bf00      	nop
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	20003064 	.word	0x20003064

08007274 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8007278:	4802      	ldr	r0, [pc, #8]	@ (8007284 <SPI2_IRQHandler+0x10>)
 800727a:	f004 fcad 	bl	800bbd8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800727e:	bf00      	nop
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	20002fb8 	.word	0x20002fb8

08007288 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800728c:	4802      	ldr	r0, [pc, #8]	@ (8007298 <TIM6_DAC_IRQHandler+0x10>)
 800728e:	f006 f92f 	bl	800d4f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007292:	bf00      	nop
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	20003148 	.word	0x20003148

0800729c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80072a0:	4802      	ldr	r0, [pc, #8]	@ (80072ac <TIM7_IRQHandler+0x10>)
 80072a2:	f006 f925 	bl	800d4f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80072a6:	bf00      	nop
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20003194 	.word	0x20003194

080072b0 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80072b4:	4802      	ldr	r0, [pc, #8]	@ (80072c0 <LPTIM1_IRQHandler+0x10>)
 80072b6:	f001 ff1f 	bl	80090f8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80072ba:	bf00      	nop
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20002f78 	.word	0x20002f78

080072c4 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80072c8:	2001      	movs	r0, #1
 80072ca:	f001 fc37 	bl	8008b3c <HAL_GPIO_EXTI_IRQHandler>
}
 80072ce:	bf00      	nop
 80072d0:	bd80      	pop	{r7, pc}

080072d2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80072d2:	b580      	push	{r7, lr}
 80072d4:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80072d6:	2002      	movs	r0, #2
 80072d8:	f001 fc30 	bl	8008b3c <HAL_GPIO_EXTI_IRQHandler>
}
 80072dc:	bf00      	nop
 80072de:	bd80      	pop	{r7, pc}

080072e0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80072e4:	2004      	movs	r0, #4
 80072e6:	f001 fc29 	bl	8008b3c <HAL_GPIO_EXTI_IRQHandler>
}
 80072ea:	bf00      	nop
 80072ec:	bd80      	pop	{r7, pc}

080072ee <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80072f2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80072f6:	f001 fc21 	bl	8008b3c <HAL_GPIO_EXTI_IRQHandler>
}
 80072fa:	bf00      	nop
 80072fc:	bd80      	pop	{r7, pc}

080072fe <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80072fe:	b580      	push	{r7, lr}
 8007300:	b086      	sub	sp, #24
 8007302:	af00      	add	r7, sp, #0
 8007304:	60f8      	str	r0, [r7, #12]
 8007306:	60b9      	str	r1, [r7, #8]
 8007308:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800730a:	2300      	movs	r3, #0
 800730c:	617b      	str	r3, [r7, #20]
 800730e:	e00a      	b.n	8007326 <_read+0x28>
		*ptr++ = __io_getchar();
 8007310:	f3af 8000 	nop.w
 8007314:	4601      	mov	r1, r0
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	1c5a      	adds	r2, r3, #1
 800731a:	60ba      	str	r2, [r7, #8]
 800731c:	b2ca      	uxtb	r2, r1
 800731e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	3301      	adds	r3, #1
 8007324:	617b      	str	r3, [r7, #20]
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	429a      	cmp	r2, r3
 800732c:	dbf0      	blt.n	8007310 <_read+0x12>
	}

	return len;
 800732e:	687b      	ldr	r3, [r7, #4]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3718      	adds	r7, #24
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8007340:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007344:	4618      	mov	r0, r3
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <_fstat>:

int _fstat(int file, struct stat *st) {
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007360:	605a      	str	r2, [r3, #4]
	return 0;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <_isatty>:

int _isatty(int file) {
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8007378:	2301      	movs	r3, #1
}
 800737a:	4618      	mov	r0, r3
 800737c:	370c      	adds	r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8007386:	b480      	push	{r7}
 8007388:	b085      	sub	sp, #20
 800738a:	af00      	add	r7, sp, #0
 800738c:	60f8      	str	r0, [r7, #12]
 800738e:	60b9      	str	r1, [r7, #8]
 8007390:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80073a8:	4a14      	ldr	r2, [pc, #80]	@ (80073fc <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80073aa:	4b15      	ldr	r3, [pc, #84]	@ (8007400 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80073b4:	4b13      	ldr	r3, [pc, #76]	@ (8007404 <_sbrk+0x64>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d102      	bne.n	80073c2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80073bc:	4b11      	ldr	r3, [pc, #68]	@ (8007404 <_sbrk+0x64>)
 80073be:	4a12      	ldr	r2, [pc, #72]	@ (8007408 <_sbrk+0x68>)
 80073c0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80073c2:	4b10      	ldr	r3, [pc, #64]	@ (8007404 <_sbrk+0x64>)
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4413      	add	r3, r2
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d207      	bcs.n	80073e0 <_sbrk+0x40>
		errno = ENOMEM;
 80073d0:	f009 fb3a 	bl	8010a48 <__errno>
 80073d4:	4603      	mov	r3, r0
 80073d6:	220c      	movs	r2, #12
 80073d8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80073da:	f04f 33ff 	mov.w	r3, #4294967295
 80073de:	e009      	b.n	80073f4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80073e0:	4b08      	ldr	r3, [pc, #32]	@ (8007404 <_sbrk+0x64>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80073e6:	4b07      	ldr	r3, [pc, #28]	@ (8007404 <_sbrk+0x64>)
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4413      	add	r3, r2
 80073ee:	4a05      	ldr	r2, [pc, #20]	@ (8007404 <_sbrk+0x64>)
 80073f0:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80073f2:	68fb      	ldr	r3, [r7, #12]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3718      	adds	r7, #24
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	20018000 	.word	0x20018000
 8007400:	00000400 	.word	0x00000400
 8007404:	200030ac 	.word	0x200030ac
 8007408:	20003408 	.word	0x20003408

0800740c <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8007410:	4b06      	ldr	r3, [pc, #24]	@ (800742c <SystemInit+0x20>)
 8007412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007416:	4a05      	ldr	r2, [pc, #20]	@ (800742c <SystemInit+0x20>)
 8007418:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800741c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8007420:	bf00      	nop
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	e000ed00 	.word	0xe000ed00

08007430 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b08c      	sub	sp, #48	@ 0x30
 8007434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007436:	f107 030c 	add.w	r3, r7, #12
 800743a:	2224      	movs	r2, #36	@ 0x24
 800743c:	2100      	movs	r1, #0
 800743e:	4618      	mov	r0, r3
 8007440:	f009 faa4 	bl	801098c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007444:	463b      	mov	r3, r7
 8007446:	2200      	movs	r2, #0
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	605a      	str	r2, [r3, #4]
 800744c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800744e:	4b21      	ldr	r3, [pc, #132]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 8007450:	4a21      	ldr	r2, [pc, #132]	@ (80074d8 <MX_TIM3_Init+0xa8>)
 8007452:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007454:	4b1f      	ldr	r3, [pc, #124]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 8007456:	2200      	movs	r2, #0
 8007458:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800745a:	4b1e      	ldr	r3, [pc, #120]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 800745c:	2200      	movs	r2, #0
 800745e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007460:	4b1c      	ldr	r3, [pc, #112]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 8007462:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007466:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007468:	4b1a      	ldr	r3, [pc, #104]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 800746a:	2200      	movs	r2, #0
 800746c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800746e:	4b19      	ldr	r3, [pc, #100]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 8007470:	2200      	movs	r2, #0
 8007472:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007474:	2301      	movs	r3, #1
 8007476:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007478:	2300      	movs	r3, #0
 800747a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800747c:	2301      	movs	r3, #1
 800747e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007480:	2300      	movs	r3, #0
 8007482:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007484:	2300      	movs	r3, #0
 8007486:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007488:	2300      	movs	r3, #0
 800748a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800748c:	2301      	movs	r3, #1
 800748e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007490:	2300      	movs	r3, #0
 8007492:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007494:	2300      	movs	r3, #0
 8007496:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007498:	f107 030c 	add.w	r3, r7, #12
 800749c:	4619      	mov	r1, r3
 800749e:	480d      	ldr	r0, [pc, #52]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 80074a0:	f005 fda6 	bl	800cff0 <HAL_TIM_Encoder_Init>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d001      	beq.n	80074ae <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80074aa:	f7ff fd79 	bl	8006fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80074ae:	2300      	movs	r3, #0
 80074b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80074b6:	463b      	mov	r3, r7
 80074b8:	4619      	mov	r1, r3
 80074ba:	4806      	ldr	r0, [pc, #24]	@ (80074d4 <MX_TIM3_Init+0xa4>)
 80074bc:	f007 fc7c 	bl	800edb8 <HAL_TIMEx_MasterConfigSynchronization>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d001      	beq.n	80074ca <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80074c6:	f7ff fd6b 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80074ca:	bf00      	nop
 80074cc:	3730      	adds	r7, #48	@ 0x30
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	200030b0 	.word	0x200030b0
 80074d8:	40000400 	.word	0x40000400

080074dc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b08c      	sub	sp, #48	@ 0x30
 80074e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80074e2:	f107 030c 	add.w	r3, r7, #12
 80074e6:	2224      	movs	r2, #36	@ 0x24
 80074e8:	2100      	movs	r1, #0
 80074ea:	4618      	mov	r0, r3
 80074ec:	f009 fa4e 	bl	801098c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80074f0:	463b      	mov	r3, r7
 80074f2:	2200      	movs	r2, #0
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	605a      	str	r2, [r3, #4]
 80074f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80074fa:	4b21      	ldr	r3, [pc, #132]	@ (8007580 <MX_TIM5_Init+0xa4>)
 80074fc:	4a21      	ldr	r2, [pc, #132]	@ (8007584 <MX_TIM5_Init+0xa8>)
 80074fe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007500:	4b1f      	ldr	r3, [pc, #124]	@ (8007580 <MX_TIM5_Init+0xa4>)
 8007502:	2200      	movs	r2, #0
 8007504:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007506:	4b1e      	ldr	r3, [pc, #120]	@ (8007580 <MX_TIM5_Init+0xa4>)
 8007508:	2200      	movs	r2, #0
 800750a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800750c:	4b1c      	ldr	r3, [pc, #112]	@ (8007580 <MX_TIM5_Init+0xa4>)
 800750e:	f04f 32ff 	mov.w	r2, #4294967295
 8007512:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007514:	4b1a      	ldr	r3, [pc, #104]	@ (8007580 <MX_TIM5_Init+0xa4>)
 8007516:	2200      	movs	r2, #0
 8007518:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800751a:	4b19      	ldr	r3, [pc, #100]	@ (8007580 <MX_TIM5_Init+0xa4>)
 800751c:	2200      	movs	r2, #0
 800751e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007520:	2301      	movs	r3, #1
 8007522:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007524:	2300      	movs	r3, #0
 8007526:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007528:	2301      	movs	r3, #1
 800752a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800752c:	2300      	movs	r3, #0
 800752e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007534:	2300      	movs	r3, #0
 8007536:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007538:	2301      	movs	r3, #1
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800753c:	2300      	movs	r3, #0
 800753e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007540:	2300      	movs	r3, #0
 8007542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8007544:	f107 030c 	add.w	r3, r7, #12
 8007548:	4619      	mov	r1, r3
 800754a:	480d      	ldr	r0, [pc, #52]	@ (8007580 <MX_TIM5_Init+0xa4>)
 800754c:	f005 fd50 	bl	800cff0 <HAL_TIM_Encoder_Init>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d001      	beq.n	800755a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8007556:	f7ff fd23 	bl	8006fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800755a:	2300      	movs	r3, #0
 800755c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800755e:	2300      	movs	r3, #0
 8007560:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007562:	463b      	mov	r3, r7
 8007564:	4619      	mov	r1, r3
 8007566:	4806      	ldr	r0, [pc, #24]	@ (8007580 <MX_TIM5_Init+0xa4>)
 8007568:	f007 fc26 	bl	800edb8 <HAL_TIMEx_MasterConfigSynchronization>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8007572:	f7ff fd15 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007576:	bf00      	nop
 8007578:	3730      	adds	r7, #48	@ 0x30
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	200030fc 	.word	0x200030fc
 8007584:	40000c00 	.word	0x40000c00

08007588 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800758e:	1d3b      	adds	r3, r7, #4
 8007590:	2200      	movs	r2, #0
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	605a      	str	r2, [r3, #4]
 8007596:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8007598:	4b14      	ldr	r3, [pc, #80]	@ (80075ec <MX_TIM6_Init+0x64>)
 800759a:	4a15      	ldr	r2, [pc, #84]	@ (80075f0 <MX_TIM6_Init+0x68>)
 800759c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 800759e:	4b13      	ldr	r3, [pc, #76]	@ (80075ec <MX_TIM6_Init+0x64>)
 80075a0:	224f      	movs	r2, #79	@ 0x4f
 80075a2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80075a4:	4b11      	ldr	r3, [pc, #68]	@ (80075ec <MX_TIM6_Init+0x64>)
 80075a6:	2200      	movs	r2, #0
 80075a8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 80075aa:	4b10      	ldr	r3, [pc, #64]	@ (80075ec <MX_TIM6_Init+0x64>)
 80075ac:	2213      	movs	r2, #19
 80075ae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80075b0:	4b0e      	ldr	r3, [pc, #56]	@ (80075ec <MX_TIM6_Init+0x64>)
 80075b2:	2280      	movs	r2, #128	@ 0x80
 80075b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80075b6:	480d      	ldr	r0, [pc, #52]	@ (80075ec <MX_TIM6_Init+0x64>)
 80075b8:	f004 fee4 	bl	800c384 <HAL_TIM_Base_Init>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d001      	beq.n	80075c6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80075c2:	f7ff fced 	bl	8006fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80075c6:	2320      	movs	r3, #32
 80075c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80075ca:	2300      	movs	r3, #0
 80075cc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80075ce:	1d3b      	adds	r3, r7, #4
 80075d0:	4619      	mov	r1, r3
 80075d2:	4806      	ldr	r0, [pc, #24]	@ (80075ec <MX_TIM6_Init+0x64>)
 80075d4:	f007 fbf0 	bl	800edb8 <HAL_TIMEx_MasterConfigSynchronization>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80075de:	f7ff fcdf 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80075e2:	bf00      	nop
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	20003148 	.word	0x20003148
 80075f0:	40001000 	.word	0x40001000

080075f4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80075fa:	1d3b      	adds	r3, r7, #4
 80075fc:	2200      	movs	r2, #0
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	605a      	str	r2, [r3, #4]
 8007602:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8007604:	4b14      	ldr	r3, [pc, #80]	@ (8007658 <MX_TIM7_Init+0x64>)
 8007606:	4a15      	ldr	r2, [pc, #84]	@ (800765c <MX_TIM7_Init+0x68>)
 8007608:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 800760a:	4b13      	ldr	r3, [pc, #76]	@ (8007658 <MX_TIM7_Init+0x64>)
 800760c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8007610:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007612:	4b11      	ldr	r3, [pc, #68]	@ (8007658 <MX_TIM7_Init+0x64>)
 8007614:	2200      	movs	r2, #0
 8007616:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8007618:	4b0f      	ldr	r3, [pc, #60]	@ (8007658 <MX_TIM7_Init+0x64>)
 800761a:	2209      	movs	r2, #9
 800761c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800761e:	4b0e      	ldr	r3, [pc, #56]	@ (8007658 <MX_TIM7_Init+0x64>)
 8007620:	2280      	movs	r2, #128	@ 0x80
 8007622:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007624:	480c      	ldr	r0, [pc, #48]	@ (8007658 <MX_TIM7_Init+0x64>)
 8007626:	f004 fead 	bl	800c384 <HAL_TIM_Base_Init>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8007630:	f7ff fcb6 	bl	8006fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007634:	2300      	movs	r3, #0
 8007636:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007638:	2300      	movs	r3, #0
 800763a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800763c:	1d3b      	adds	r3, r7, #4
 800763e:	4619      	mov	r1, r3
 8007640:	4805      	ldr	r0, [pc, #20]	@ (8007658 <MX_TIM7_Init+0x64>)
 8007642:	f007 fbb9 	bl	800edb8 <HAL_TIMEx_MasterConfigSynchronization>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800764c:	f7ff fca8 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8007650:	bf00      	nop
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	20003194 	.word	0x20003194
 800765c:	40001400 	.word	0x40001400

08007660 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b09a      	sub	sp, #104	@ 0x68
 8007664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007666:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800766a:	2200      	movs	r2, #0
 800766c:	601a      	str	r2, [r3, #0]
 800766e:	605a      	str	r2, [r3, #4]
 8007670:	609a      	str	r2, [r3, #8]
 8007672:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007674:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007678:	2200      	movs	r2, #0
 800767a:	601a      	str	r2, [r3, #0]
 800767c:	605a      	str	r2, [r3, #4]
 800767e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007680:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007684:	2200      	movs	r2, #0
 8007686:	601a      	str	r2, [r3, #0]
 8007688:	605a      	str	r2, [r3, #4]
 800768a:	609a      	str	r2, [r3, #8]
 800768c:	60da      	str	r2, [r3, #12]
 800768e:	611a      	str	r2, [r3, #16]
 8007690:	615a      	str	r2, [r3, #20]
 8007692:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007694:	1d3b      	adds	r3, r7, #4
 8007696:	222c      	movs	r2, #44	@ 0x2c
 8007698:	2100      	movs	r1, #0
 800769a:	4618      	mov	r0, r3
 800769c:	f009 f976 	bl	801098c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80076a0:	4b3e      	ldr	r3, [pc, #248]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076a2:	4a3f      	ldr	r2, [pc, #252]	@ (80077a0 <MX_TIM15_Init+0x140>)
 80076a4:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 80076a6:	4b3d      	ldr	r3, [pc, #244]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076a8:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 80076ac:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80076ae:	4b3b      	ldr	r3, [pc, #236]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80076b4:	4b39      	ldr	r3, [pc, #228]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80076ba:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80076bc:	4b37      	ldr	r3, [pc, #220]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076be:	2200      	movs	r2, #0
 80076c0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80076c2:	4b36      	ldr	r3, [pc, #216]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80076c8:	4b34      	ldr	r3, [pc, #208]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076ca:	2200      	movs	r2, #0
 80076cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80076ce:	4833      	ldr	r0, [pc, #204]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076d0:	f004 fe58 	bl	800c384 <HAL_TIM_Base_Init>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 80076da:	f7ff fc61 	bl	8006fa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80076de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80076e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80076e4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80076e8:	4619      	mov	r1, r3
 80076ea:	482c      	ldr	r0, [pc, #176]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076ec:	f006 fada 	bl	800dca4 <HAL_TIM_ConfigClockSource>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d001      	beq.n	80076fa <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 80076f6:	f7ff fc53 	bl	8006fa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80076fa:	4828      	ldr	r0, [pc, #160]	@ (800779c <MX_TIM15_Init+0x13c>)
 80076fc:	f005 f880 	bl	800c800 <HAL_TIM_PWM_Init>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	d001      	beq.n	800770a <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8007706:	f7ff fc4b 	bl	8006fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800770a:	2300      	movs	r3, #0
 800770c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800770e:	2300      	movs	r3, #0
 8007710:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007712:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007716:	4619      	mov	r1, r3
 8007718:	4820      	ldr	r0, [pc, #128]	@ (800779c <MX_TIM15_Init+0x13c>)
 800771a:	f007 fb4d 	bl	800edb8 <HAL_TIMEx_MasterConfigSynchronization>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d001      	beq.n	8007728 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8007724:	f7ff fc3c 	bl	8006fa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007728:	2360      	movs	r3, #96	@ 0x60
 800772a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800772c:	2300      	movs	r3, #0
 800772e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007730:	2300      	movs	r3, #0
 8007732:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007734:	2300      	movs	r3, #0
 8007736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007738:	2300      	movs	r3, #0
 800773a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800773c:	2300      	movs	r3, #0
 800773e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007740:	2300      	movs	r3, #0
 8007742:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007744:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007748:	2200      	movs	r2, #0
 800774a:	4619      	mov	r1, r3
 800774c:	4813      	ldr	r0, [pc, #76]	@ (800779c <MX_TIM15_Init+0x13c>)
 800774e:	f005 ffd7 	bl	800d700 <HAL_TIM_PWM_ConfigChannel>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d001      	beq.n	800775c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8007758:	f7ff fc22 	bl	8006fa0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800775c:	2300      	movs	r3, #0
 800775e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007760:	2300      	movs	r3, #0
 8007762:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007768:	2300      	movs	r3, #0
 800776a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800776c:	2300      	movs	r3, #0
 800776e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007770:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007774:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007776:	2300      	movs	r3, #0
 8007778:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800777a:	1d3b      	adds	r3, r7, #4
 800777c:	4619      	mov	r1, r3
 800777e:	4807      	ldr	r0, [pc, #28]	@ (800779c <MX_TIM15_Init+0x13c>)
 8007780:	f007 fc70 	bl	800f064 <HAL_TIMEx_ConfigBreakDeadTime>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d001      	beq.n	800778e <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 800778a:	f7ff fc09 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800778e:	4803      	ldr	r0, [pc, #12]	@ (800779c <MX_TIM15_Init+0x13c>)
 8007790:	f000 f8d2 	bl	8007938 <HAL_TIM_MspPostInit>

}
 8007794:	bf00      	nop
 8007796:	3768      	adds	r7, #104	@ 0x68
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	200031e0 	.word	0x200031e0
 80077a0:	40014000 	.word	0x40014000

080077a4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b08c      	sub	sp, #48	@ 0x30
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077ac:	f107 031c 	add.w	r3, r7, #28
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	605a      	str	r2, [r3, #4]
 80077b6:	609a      	str	r2, [r3, #8]
 80077b8:	60da      	str	r2, [r3, #12]
 80077ba:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a2f      	ldr	r2, [pc, #188]	@ (8007880 <HAL_TIM_Encoder_MspInit+0xdc>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d129      	bne.n	800781a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80077c6:	4b2f      	ldr	r3, [pc, #188]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 80077c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ca:	4a2e      	ldr	r2, [pc, #184]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 80077cc:	f043 0302 	orr.w	r3, r3, #2
 80077d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80077d2:	4b2c      	ldr	r3, [pc, #176]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 80077d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d6:	f003 0302 	and.w	r3, r3, #2
 80077da:	61bb      	str	r3, [r7, #24]
 80077dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077de:	4b29      	ldr	r3, [pc, #164]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 80077e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077e2:	4a28      	ldr	r2, [pc, #160]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 80077e4:	f043 0301 	orr.w	r3, r3, #1
 80077e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077ea:	4b26      	ldr	r3, [pc, #152]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 80077ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	617b      	str	r3, [r7, #20]
 80077f4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80077f6:	23c0      	movs	r3, #192	@ 0xc0
 80077f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077fa:	2302      	movs	r3, #2
 80077fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007802:	2300      	movs	r3, #0
 8007804:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007806:	2302      	movs	r3, #2
 8007808:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800780a:	f107 031c 	add.w	r3, r7, #28
 800780e:	4619      	mov	r1, r3
 8007810:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007814:	f000 fe98 	bl	8008548 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007818:	e02d      	b.n	8007876 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a1a      	ldr	r2, [pc, #104]	@ (8007888 <HAL_TIM_Encoder_MspInit+0xe4>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d128      	bne.n	8007876 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007824:	4b17      	ldr	r3, [pc, #92]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007828:	4a16      	ldr	r2, [pc, #88]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 800782a:	f043 0308 	orr.w	r3, r3, #8
 800782e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007830:	4b14      	ldr	r3, [pc, #80]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007834:	f003 0308 	and.w	r3, r3, #8
 8007838:	613b      	str	r3, [r7, #16]
 800783a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800783c:	4b11      	ldr	r3, [pc, #68]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 800783e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007840:	4a10      	ldr	r2, [pc, #64]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007842:	f043 0301 	orr.w	r3, r3, #1
 8007846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007848:	4b0e      	ldr	r3, [pc, #56]	@ (8007884 <HAL_TIM_Encoder_MspInit+0xe0>)
 800784a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	60fb      	str	r3, [r7, #12]
 8007852:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007854:	2303      	movs	r3, #3
 8007856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007858:	2302      	movs	r3, #2
 800785a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800785c:	2300      	movs	r3, #0
 800785e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007860:	2300      	movs	r3, #0
 8007862:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007864:	2302      	movs	r3, #2
 8007866:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007868:	f107 031c 	add.w	r3, r7, #28
 800786c:	4619      	mov	r1, r3
 800786e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007872:	f000 fe69 	bl	8008548 <HAL_GPIO_Init>
}
 8007876:	bf00      	nop
 8007878:	3730      	adds	r7, #48	@ 0x30
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}
 800787e:	bf00      	nop
 8007880:	40000400 	.word	0x40000400
 8007884:	40021000 	.word	0x40021000
 8007888:	40000c00 	.word	0x40000c00

0800788c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a23      	ldr	r2, [pc, #140]	@ (8007928 <HAL_TIM_Base_MspInit+0x9c>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d114      	bne.n	80078c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800789e:	4b23      	ldr	r3, [pc, #140]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 80078a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a2:	4a22      	ldr	r2, [pc, #136]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 80078a4:	f043 0310 	orr.w	r3, r3, #16
 80078a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80078aa:	4b20      	ldr	r3, [pc, #128]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 80078ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ae:	f003 0310 	and.w	r3, r3, #16
 80078b2:	617b      	str	r3, [r7, #20]
 80078b4:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80078b6:	2200      	movs	r2, #0
 80078b8:	2100      	movs	r1, #0
 80078ba:	2036      	movs	r0, #54	@ 0x36
 80078bc:	f000 faae 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80078c0:	2036      	movs	r0, #54	@ 0x36
 80078c2:	f000 fad7 	bl	8007e74 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80078c6:	e02a      	b.n	800791e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a18      	ldr	r2, [pc, #96]	@ (8007930 <HAL_TIM_Base_MspInit+0xa4>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d114      	bne.n	80078fc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80078d2:	4b16      	ldr	r3, [pc, #88]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 80078d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078d6:	4a15      	ldr	r2, [pc, #84]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 80078d8:	f043 0320 	orr.w	r3, r3, #32
 80078dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80078de:	4b13      	ldr	r3, [pc, #76]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 80078e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e2:	f003 0320 	and.w	r3, r3, #32
 80078e6:	613b      	str	r3, [r7, #16]
 80078e8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80078ea:	2200      	movs	r2, #0
 80078ec:	2100      	movs	r1, #0
 80078ee:	2037      	movs	r0, #55	@ 0x37
 80078f0:	f000 fa94 	bl	8007e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80078f4:	2037      	movs	r0, #55	@ 0x37
 80078f6:	f000 fabd 	bl	8007e74 <HAL_NVIC_EnableIRQ>
}
 80078fa:	e010      	b.n	800791e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a0c      	ldr	r2, [pc, #48]	@ (8007934 <HAL_TIM_Base_MspInit+0xa8>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d10b      	bne.n	800791e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007906:	4b09      	ldr	r3, [pc, #36]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 8007908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800790a:	4a08      	ldr	r2, [pc, #32]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 800790c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007910:	6613      	str	r3, [r2, #96]	@ 0x60
 8007912:	4b06      	ldr	r3, [pc, #24]	@ (800792c <HAL_TIM_Base_MspInit+0xa0>)
 8007914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800791a:	60fb      	str	r3, [r7, #12]
 800791c:	68fb      	ldr	r3, [r7, #12]
}
 800791e:	bf00      	nop
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	40001000 	.word	0x40001000
 800792c:	40021000 	.word	0x40021000
 8007930:	40001400 	.word	0x40001400
 8007934:	40014000 	.word	0x40014000

08007938 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08a      	sub	sp, #40	@ 0x28
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007940:	f107 0314 	add.w	r3, r7, #20
 8007944:	2200      	movs	r2, #0
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	605a      	str	r2, [r3, #4]
 800794a:	609a      	str	r2, [r3, #8]
 800794c:	60da      	str	r2, [r3, #12]
 800794e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a20      	ldr	r2, [pc, #128]	@ (80079d8 <HAL_TIM_MspPostInit+0xa0>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d139      	bne.n	80079ce <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800795a:	4b20      	ldr	r3, [pc, #128]	@ (80079dc <HAL_TIM_MspPostInit+0xa4>)
 800795c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800795e:	4a1f      	ldr	r2, [pc, #124]	@ (80079dc <HAL_TIM_MspPostInit+0xa4>)
 8007960:	f043 0301 	orr.w	r3, r3, #1
 8007964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007966:	4b1d      	ldr	r3, [pc, #116]	@ (80079dc <HAL_TIM_MspPostInit+0xa4>)
 8007968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800796a:	f003 0301 	and.w	r3, r3, #1
 800796e:	613b      	str	r3, [r7, #16]
 8007970:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007972:	4b1a      	ldr	r3, [pc, #104]	@ (80079dc <HAL_TIM_MspPostInit+0xa4>)
 8007974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007976:	4a19      	ldr	r2, [pc, #100]	@ (80079dc <HAL_TIM_MspPostInit+0xa4>)
 8007978:	f043 0302 	orr.w	r3, r3, #2
 800797c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800797e:	4b17      	ldr	r3, [pc, #92]	@ (80079dc <HAL_TIM_MspPostInit+0xa4>)
 8007980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	60fb      	str	r3, [r7, #12]
 8007988:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800798a:	2304      	movs	r3, #4
 800798c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800798e:	2302      	movs	r3, #2
 8007990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007992:	2300      	movs	r3, #0
 8007994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007996:	2300      	movs	r3, #0
 8007998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800799a:	230e      	movs	r3, #14
 800799c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800799e:	f107 0314 	add.w	r3, r7, #20
 80079a2:	4619      	mov	r1, r3
 80079a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80079a8:	f000 fdce 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80079ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80079b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079b2:	2302      	movs	r3, #2
 80079b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ba:	2300      	movs	r3, #0
 80079bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80079be:	230e      	movs	r3, #14
 80079c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80079c2:	f107 0314 	add.w	r3, r7, #20
 80079c6:	4619      	mov	r1, r3
 80079c8:	4805      	ldr	r0, [pc, #20]	@ (80079e0 <HAL_TIM_MspPostInit+0xa8>)
 80079ca:	f000 fdbd 	bl	8008548 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80079ce:	bf00      	nop
 80079d0:	3728      	adds	r7, #40	@ 0x28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	40014000 	.word	0x40014000
 80079dc:	40021000 	.word	0x40021000
 80079e0:	48000400 	.word	0x48000400

080079e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80079e8:	4b14      	ldr	r3, [pc, #80]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 80079ea:	4a15      	ldr	r2, [pc, #84]	@ (8007a40 <MX_USART1_UART_Init+0x5c>)
 80079ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80079ee:	4b13      	ldr	r3, [pc, #76]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 80079f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80079f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80079f6:	4b11      	ldr	r3, [pc, #68]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 80079f8:	2200      	movs	r2, #0
 80079fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80079fc:	4b0f      	ldr	r3, [pc, #60]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 80079fe:	2200      	movs	r2, #0
 8007a00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007a02:	4b0e      	ldr	r3, [pc, #56]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007a08:	4b0c      	ldr	r3, [pc, #48]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a0a:	220c      	movs	r2, #12
 8007a0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a10:	2200      	movs	r2, #0
 8007a12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007a14:	4b09      	ldr	r3, [pc, #36]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a16:	2200      	movs	r2, #0
 8007a18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007a1a:	4b08      	ldr	r3, [pc, #32]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007a20:	4b06      	ldr	r3, [pc, #24]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007a26:	4805      	ldr	r0, [pc, #20]	@ (8007a3c <MX_USART1_UART_Init+0x58>)
 8007a28:	f007 fc72 	bl	800f310 <HAL_UART_Init>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d001      	beq.n	8007a36 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8007a32:	f7ff fab5 	bl	8006fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007a36:	bf00      	nop
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	2000322c 	.word	0x2000322c
 8007a40:	40013800 	.word	0x40013800

08007a44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b0ac      	sub	sp, #176	@ 0xb0
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a4c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007a50:	2200      	movs	r2, #0
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	605a      	str	r2, [r3, #4]
 8007a56:	609a      	str	r2, [r3, #8]
 8007a58:	60da      	str	r2, [r3, #12]
 8007a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007a5c:	f107 0314 	add.w	r3, r7, #20
 8007a60:	2288      	movs	r2, #136	@ 0x88
 8007a62:	2100      	movs	r1, #0
 8007a64:	4618      	mov	r0, r3
 8007a66:	f008 ff91 	bl	801098c <memset>
  if(uartHandle->Instance==USART1)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a21      	ldr	r2, [pc, #132]	@ (8007af4 <HAL_UART_MspInit+0xb0>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d13a      	bne.n	8007aea <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007a74:	2301      	movs	r3, #1
 8007a76:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007a7c:	f107 0314 	add.w	r3, r7, #20
 8007a80:	4618      	mov	r0, r3
 8007a82:	f002 fd8f 	bl	800a5a4 <HAL_RCCEx_PeriphCLKConfig>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007a8c:	f7ff fa88 	bl	8006fa0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007a90:	4b19      	ldr	r3, [pc, #100]	@ (8007af8 <HAL_UART_MspInit+0xb4>)
 8007a92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a94:	4a18      	ldr	r2, [pc, #96]	@ (8007af8 <HAL_UART_MspInit+0xb4>)
 8007a96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007a9a:	6613      	str	r3, [r2, #96]	@ 0x60
 8007a9c:	4b16      	ldr	r3, [pc, #88]	@ (8007af8 <HAL_UART_MspInit+0xb4>)
 8007a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007aa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007aa4:	613b      	str	r3, [r7, #16]
 8007aa6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007aa8:	4b13      	ldr	r3, [pc, #76]	@ (8007af8 <HAL_UART_MspInit+0xb4>)
 8007aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aac:	4a12      	ldr	r2, [pc, #72]	@ (8007af8 <HAL_UART_MspInit+0xb4>)
 8007aae:	f043 0302 	orr.w	r3, r3, #2
 8007ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007ab4:	4b10      	ldr	r3, [pc, #64]	@ (8007af8 <HAL_UART_MspInit+0xb4>)
 8007ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	60fb      	str	r3, [r7, #12]
 8007abe:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007ac0:	23c0      	movs	r3, #192	@ 0xc0
 8007ac2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ac6:	2302      	movs	r3, #2
 8007ac8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007acc:	2300      	movs	r3, #0
 8007ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007ad8:	2307      	movs	r3, #7
 8007ada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007ade:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	4805      	ldr	r0, [pc, #20]	@ (8007afc <HAL_UART_MspInit+0xb8>)
 8007ae6:	f000 fd2f 	bl	8008548 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8007aea:	bf00      	nop
 8007aec:	37b0      	adds	r7, #176	@ 0xb0
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	40013800 	.word	0x40013800
 8007af8:	40021000 	.word	0x40021000
 8007afc:	48000400 	.word	0x48000400

08007b00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007b00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007b38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007b04:	f7ff fc82 	bl	800740c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007b08:	480c      	ldr	r0, [pc, #48]	@ (8007b3c <LoopForever+0x6>)
  ldr r1, =_edata
 8007b0a:	490d      	ldr	r1, [pc, #52]	@ (8007b40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8007b44 <LoopForever+0xe>)
  movs r3, #0
 8007b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007b10:	e002      	b.n	8007b18 <LoopCopyDataInit>

08007b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007b16:	3304      	adds	r3, #4

08007b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007b1c:	d3f9      	bcc.n	8007b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007b20:	4c0a      	ldr	r4, [pc, #40]	@ (8007b4c <LoopForever+0x16>)
  movs r3, #0
 8007b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007b24:	e001      	b.n	8007b2a <LoopFillZerobss>

08007b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007b28:	3204      	adds	r2, #4

08007b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007b2c:	d3fb      	bcc.n	8007b26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007b2e:	f008 ff91 	bl	8010a54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007b32:	f7ff f91d 	bl	8006d70 <main>

08007b36 <LoopForever>:

LoopForever:
    b LoopForever
 8007b36:	e7fe      	b.n	8007b36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007b38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8007b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007b40:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8007b44:	0801201c 	.word	0x0801201c
  ldr r2, =_sbss
 8007b48:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8007b4c:	20003404 	.word	0x20003404

08007b50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007b50:	e7fe      	b.n	8007b50 <ADC1_2_IRQHandler>

08007b52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b082      	sub	sp, #8
 8007b56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007b5c:	2003      	movs	r0, #3
 8007b5e:	f000 f93d 	bl	8007ddc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007b62:	200f      	movs	r0, #15
 8007b64:	f000 f80e 	bl	8007b84 <HAL_InitTick>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	71fb      	strb	r3, [r7, #7]
 8007b72:	e001      	b.n	8007b78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007b74:	f7ff fb16 	bl	80071a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007b78:	79fb      	ldrb	r3, [r7, #7]
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3708      	adds	r7, #8
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
	...

08007b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8007b90:	4b17      	ldr	r3, [pc, #92]	@ (8007bf0 <HAL_InitTick+0x6c>)
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d023      	beq.n	8007be0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8007b98:	4b16      	ldr	r3, [pc, #88]	@ (8007bf4 <HAL_InitTick+0x70>)
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	4b14      	ldr	r3, [pc, #80]	@ (8007bf0 <HAL_InitTick+0x6c>)
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8007baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f000 f978 	bl	8007ea4 <HAL_SYSTICK_Config>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10f      	bne.n	8007bda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2b0f      	cmp	r3, #15
 8007bbe:	d809      	bhi.n	8007bd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	6879      	ldr	r1, [r7, #4]
 8007bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc8:	f000 f928 	bl	8007e1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8007bf8 <HAL_InitTick+0x74>)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6013      	str	r3, [r2, #0]
 8007bd2:	e007      	b.n	8007be4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	73fb      	strb	r3, [r7, #15]
 8007bd8:	e004      	b.n	8007be4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	73fb      	strb	r3, [r7, #15]
 8007bde:	e001      	b.n	8007be4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	20000020 	.word	0x20000020
 8007bf4:	20000018 	.word	0x20000018
 8007bf8:	2000001c 	.word	0x2000001c

08007bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007c00:	4b06      	ldr	r3, [pc, #24]	@ (8007c1c <HAL_IncTick+0x20>)
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	461a      	mov	r2, r3
 8007c06:	4b06      	ldr	r3, [pc, #24]	@ (8007c20 <HAL_IncTick+0x24>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	4a04      	ldr	r2, [pc, #16]	@ (8007c20 <HAL_IncTick+0x24>)
 8007c0e:	6013      	str	r3, [r2, #0]
}
 8007c10:	bf00      	nop
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr
 8007c1a:	bf00      	nop
 8007c1c:	20000020 	.word	0x20000020
 8007c20:	200032b4 	.word	0x200032b4

08007c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  return uwTick;
 8007c28:	4b03      	ldr	r3, [pc, #12]	@ (8007c38 <HAL_GetTick+0x14>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	200032b4 	.word	0x200032b4

08007c3c <__NVIC_SetPriorityGrouping>:
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b085      	sub	sp, #20
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f003 0307 	and.w	r3, r3, #7
 8007c4a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c80 <__NVIC_SetPriorityGrouping+0x44>)
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c52:	68ba      	ldr	r2, [r7, #8]
 8007c54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007c58:	4013      	ands	r3, r2
 8007c5a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007c64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007c6e:	4a04      	ldr	r2, [pc, #16]	@ (8007c80 <__NVIC_SetPriorityGrouping+0x44>)
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	60d3      	str	r3, [r2, #12]
}
 8007c74:	bf00      	nop
 8007c76:	3714      	adds	r7, #20
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	e000ed00 	.word	0xe000ed00

08007c84 <__NVIC_GetPriorityGrouping>:
{
 8007c84:	b480      	push	{r7}
 8007c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c88:	4b04      	ldr	r3, [pc, #16]	@ (8007c9c <__NVIC_GetPriorityGrouping+0x18>)
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	0a1b      	lsrs	r3, r3, #8
 8007c8e:	f003 0307 	and.w	r3, r3, #7
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr
 8007c9c:	e000ed00 	.word	0xe000ed00

08007ca0 <__NVIC_EnableIRQ>:
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	db0b      	blt.n	8007cca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007cb2:	79fb      	ldrb	r3, [r7, #7]
 8007cb4:	f003 021f 	and.w	r2, r3, #31
 8007cb8:	4907      	ldr	r1, [pc, #28]	@ (8007cd8 <__NVIC_EnableIRQ+0x38>)
 8007cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cbe:	095b      	lsrs	r3, r3, #5
 8007cc0:	2001      	movs	r0, #1
 8007cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8007cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007cca:	bf00      	nop
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop
 8007cd8:	e000e100 	.word	0xe000e100

08007cdc <__NVIC_SetPriority>:
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	6039      	str	r1, [r7, #0]
 8007ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	db0a      	blt.n	8007d06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	b2da      	uxtb	r2, r3
 8007cf4:	490c      	ldr	r1, [pc, #48]	@ (8007d28 <__NVIC_SetPriority+0x4c>)
 8007cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cfa:	0112      	lsls	r2, r2, #4
 8007cfc:	b2d2      	uxtb	r2, r2
 8007cfe:	440b      	add	r3, r1
 8007d00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007d04:	e00a      	b.n	8007d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	b2da      	uxtb	r2, r3
 8007d0a:	4908      	ldr	r1, [pc, #32]	@ (8007d2c <__NVIC_SetPriority+0x50>)
 8007d0c:	79fb      	ldrb	r3, [r7, #7]
 8007d0e:	f003 030f 	and.w	r3, r3, #15
 8007d12:	3b04      	subs	r3, #4
 8007d14:	0112      	lsls	r2, r2, #4
 8007d16:	b2d2      	uxtb	r2, r2
 8007d18:	440b      	add	r3, r1
 8007d1a:	761a      	strb	r2, [r3, #24]
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	e000e100 	.word	0xe000e100
 8007d2c:	e000ed00 	.word	0xe000ed00

08007d30 <NVIC_EncodePriority>:
{
 8007d30:	b480      	push	{r7}
 8007d32:	b089      	sub	sp, #36	@ 0x24
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f003 0307 	and.w	r3, r3, #7
 8007d42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	f1c3 0307 	rsb	r3, r3, #7
 8007d4a:	2b04      	cmp	r3, #4
 8007d4c:	bf28      	it	cs
 8007d4e:	2304      	movcs	r3, #4
 8007d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	3304      	adds	r3, #4
 8007d56:	2b06      	cmp	r3, #6
 8007d58:	d902      	bls.n	8007d60 <NVIC_EncodePriority+0x30>
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	3b03      	subs	r3, #3
 8007d5e:	e000      	b.n	8007d62 <NVIC_EncodePriority+0x32>
 8007d60:	2300      	movs	r3, #0
 8007d62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d64:	f04f 32ff 	mov.w	r2, #4294967295
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6e:	43da      	mvns	r2, r3
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	401a      	ands	r2, r3
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d78:	f04f 31ff 	mov.w	r1, #4294967295
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d82:	43d9      	mvns	r1, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d88:	4313      	orrs	r3, r2
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3724      	adds	r7, #36	@ 0x24
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
	...

08007d98 <SysTick_Config>:
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	3b01      	subs	r3, #1
 8007da4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007da8:	d301      	bcc.n	8007dae <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007daa:	2301      	movs	r3, #1
 8007dac:	e00f      	b.n	8007dce <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007dae:	4a0a      	ldr	r2, [pc, #40]	@ (8007dd8 <SysTick_Config+0x40>)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	3b01      	subs	r3, #1
 8007db4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007db6:	210f      	movs	r1, #15
 8007db8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dbc:	f7ff ff8e 	bl	8007cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007dc0:	4b05      	ldr	r3, [pc, #20]	@ (8007dd8 <SysTick_Config+0x40>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007dc6:	4b04      	ldr	r3, [pc, #16]	@ (8007dd8 <SysTick_Config+0x40>)
 8007dc8:	2207      	movs	r2, #7
 8007dca:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3708      	adds	r7, #8
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	e000e010 	.word	0xe000e010

08007ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b07      	cmp	r3, #7
 8007de8:	d00f      	beq.n	8007e0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2b06      	cmp	r3, #6
 8007dee:	d00c      	beq.n	8007e0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2b05      	cmp	r3, #5
 8007df4:	d009      	beq.n	8007e0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	d006      	beq.n	8007e0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2b03      	cmp	r3, #3
 8007e00:	d003      	beq.n	8007e0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007e02:	21a6      	movs	r1, #166	@ 0xa6
 8007e04:	4804      	ldr	r0, [pc, #16]	@ (8007e18 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8007e06:	f7ff f8e3 	bl	8006fd0 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7ff ff16 	bl	8007c3c <__NVIC_SetPriorityGrouping>
}
 8007e10:	bf00      	nop
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	08011c74 	.word	0x08011c74

08007e1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b086      	sub	sp, #24
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	4603      	mov	r3, r0
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2b0f      	cmp	r3, #15
 8007e32:	d903      	bls.n	8007e3c <HAL_NVIC_SetPriority+0x20>
 8007e34:	21be      	movs	r1, #190	@ 0xbe
 8007e36:	480e      	ldr	r0, [pc, #56]	@ (8007e70 <HAL_NVIC_SetPriority+0x54>)
 8007e38:	f7ff f8ca 	bl	8006fd0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	2b0f      	cmp	r3, #15
 8007e40:	d903      	bls.n	8007e4a <HAL_NVIC_SetPriority+0x2e>
 8007e42:	21bf      	movs	r1, #191	@ 0xbf
 8007e44:	480a      	ldr	r0, [pc, #40]	@ (8007e70 <HAL_NVIC_SetPriority+0x54>)
 8007e46:	f7ff f8c3 	bl	8006fd0 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8007e4a:	f7ff ff1b 	bl	8007c84 <__NVIC_GetPriorityGrouping>
 8007e4e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	68b9      	ldr	r1, [r7, #8]
 8007e54:	6978      	ldr	r0, [r7, #20]
 8007e56:	f7ff ff6b 	bl	8007d30 <NVIC_EncodePriority>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e60:	4611      	mov	r1, r2
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7ff ff3a 	bl	8007cdc <__NVIC_SetPriority>
}
 8007e68:	bf00      	nop
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	08011c74 	.word	0x08011c74

08007e74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	da03      	bge.n	8007e8e <HAL_NVIC_EnableIRQ+0x1a>
 8007e86:	21d2      	movs	r1, #210	@ 0xd2
 8007e88:	4805      	ldr	r0, [pc, #20]	@ (8007ea0 <HAL_NVIC_EnableIRQ+0x2c>)
 8007e8a:	f7ff f8a1 	bl	8006fd0 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7ff ff04 	bl	8007ca0 <__NVIC_EnableIRQ>
}
 8007e98:	bf00      	nop
 8007e9a:	3708      	adds	r7, #8
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	08011c74 	.word	0x08011c74

08007ea4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff ff73 	bl	8007d98 <SysTick_Config>
 8007eb2:	4603      	mov	r3, r0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e19d      	b.n	800820a <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a79      	ldr	r2, [pc, #484]	@ (80080b8 <HAL_DMA_Init+0x1fc>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d044      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a77      	ldr	r2, [pc, #476]	@ (80080bc <HAL_DMA_Init+0x200>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d03f      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a76      	ldr	r2, [pc, #472]	@ (80080c0 <HAL_DMA_Init+0x204>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d03a      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a74      	ldr	r2, [pc, #464]	@ (80080c4 <HAL_DMA_Init+0x208>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d035      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a73      	ldr	r2, [pc, #460]	@ (80080c8 <HAL_DMA_Init+0x20c>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d030      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a71      	ldr	r2, [pc, #452]	@ (80080cc <HAL_DMA_Init+0x210>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d02b      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a70      	ldr	r2, [pc, #448]	@ (80080d0 <HAL_DMA_Init+0x214>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d026      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a6e      	ldr	r2, [pc, #440]	@ (80080d4 <HAL_DMA_Init+0x218>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d021      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a6d      	ldr	r2, [pc, #436]	@ (80080d8 <HAL_DMA_Init+0x21c>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d01c      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a6b      	ldr	r2, [pc, #428]	@ (80080dc <HAL_DMA_Init+0x220>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d017      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a6a      	ldr	r2, [pc, #424]	@ (80080e0 <HAL_DMA_Init+0x224>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d012      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a68      	ldr	r2, [pc, #416]	@ (80080e4 <HAL_DMA_Init+0x228>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d00d      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a67      	ldr	r2, [pc, #412]	@ (80080e8 <HAL_DMA_Init+0x22c>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d008      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a65      	ldr	r2, [pc, #404]	@ (80080ec <HAL_DMA_Init+0x230>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d003      	beq.n	8007f62 <HAL_DMA_Init+0xa6>
 8007f5a:	21a5      	movs	r1, #165	@ 0xa5
 8007f5c:	4864      	ldr	r0, [pc, #400]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8007f5e:	f7ff f837 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00c      	beq.n	8007f84 <HAL_DMA_Init+0xc8>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	2b10      	cmp	r3, #16
 8007f70:	d008      	beq.n	8007f84 <HAL_DMA_Init+0xc8>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f7a:	d003      	beq.n	8007f84 <HAL_DMA_Init+0xc8>
 8007f7c:	21a6      	movs	r1, #166	@ 0xa6
 8007f7e:	485c      	ldr	r0, [pc, #368]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8007f80:	f7ff f826 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	2b40      	cmp	r3, #64	@ 0x40
 8007f8a:	d007      	beq.n	8007f9c <HAL_DMA_Init+0xe0>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d003      	beq.n	8007f9c <HAL_DMA_Init+0xe0>
 8007f94:	21a7      	movs	r1, #167	@ 0xa7
 8007f96:	4856      	ldr	r0, [pc, #344]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8007f98:	f7ff f81a 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	691b      	ldr	r3, [r3, #16]
 8007fa0:	2b80      	cmp	r3, #128	@ 0x80
 8007fa2:	d007      	beq.n	8007fb4 <HAL_DMA_Init+0xf8>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d003      	beq.n	8007fb4 <HAL_DMA_Init+0xf8>
 8007fac:	21a8      	movs	r1, #168	@ 0xa8
 8007fae:	4850      	ldr	r0, [pc, #320]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8007fb0:	f7ff f80e 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	695b      	ldr	r3, [r3, #20]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00d      	beq.n	8007fd8 <HAL_DMA_Init+0x11c>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	695b      	ldr	r3, [r3, #20]
 8007fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fc4:	d008      	beq.n	8007fd8 <HAL_DMA_Init+0x11c>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	695b      	ldr	r3, [r3, #20]
 8007fca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fce:	d003      	beq.n	8007fd8 <HAL_DMA_Init+0x11c>
 8007fd0:	21a9      	movs	r1, #169	@ 0xa9
 8007fd2:	4847      	ldr	r0, [pc, #284]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8007fd4:	f7fe fffc 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00d      	beq.n	8007ffc <HAL_DMA_Init+0x140>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fe8:	d008      	beq.n	8007ffc <HAL_DMA_Init+0x140>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	699b      	ldr	r3, [r3, #24]
 8007fee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ff2:	d003      	beq.n	8007ffc <HAL_DMA_Init+0x140>
 8007ff4:	21aa      	movs	r1, #170	@ 0xaa
 8007ff6:	483e      	ldr	r0, [pc, #248]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8007ff8:	f7fe ffea 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d007      	beq.n	8008014 <HAL_DMA_Init+0x158>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	2b20      	cmp	r3, #32
 800800a:	d003      	beq.n	8008014 <HAL_DMA_Init+0x158>
 800800c:	21ab      	movs	r1, #171	@ 0xab
 800800e:	4838      	ldr	r0, [pc, #224]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8008010:	f7fe ffde 	bl	8006fd0 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a1b      	ldr	r3, [r3, #32]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d012      	beq.n	8008042 <HAL_DMA_Init+0x186>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008024:	d00d      	beq.n	8008042 <HAL_DMA_Init+0x186>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800802e:	d008      	beq.n	8008042 <HAL_DMA_Init+0x186>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008038:	d003      	beq.n	8008042 <HAL_DMA_Init+0x186>
 800803a:	21ac      	movs	r1, #172	@ 0xac
 800803c:	482c      	ldr	r0, [pc, #176]	@ (80080f0 <HAL_DMA_Init+0x234>)
 800803e:	f7fe ffc7 	bl	8006fd0 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d01f      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	2b01      	cmp	r3, #1
 8008050:	d01b      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	2b02      	cmp	r3, #2
 8008058:	d017      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	2b03      	cmp	r3, #3
 8008060:	d013      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	2b04      	cmp	r3, #4
 8008068:	d00f      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	2b05      	cmp	r3, #5
 8008070:	d00b      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	2b06      	cmp	r3, #6
 8008078:	d007      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	2b07      	cmp	r3, #7
 8008080:	d003      	beq.n	800808a <HAL_DMA_Init+0x1ce>
 8008082:	21ae      	movs	r1, #174	@ 0xae
 8008084:	481a      	ldr	r0, [pc, #104]	@ (80080f0 <HAL_DMA_Init+0x234>)
 8008086:	f7fe ffa3 	bl	8006fd0 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	4b18      	ldr	r3, [pc, #96]	@ (80080f4 <HAL_DMA_Init+0x238>)
 8008092:	429a      	cmp	r2, r3
 8008094:	d836      	bhi.n	8008104 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	4b16      	ldr	r3, [pc, #88]	@ (80080f8 <HAL_DMA_Init+0x23c>)
 800809e:	4413      	add	r3, r2
 80080a0:	4a16      	ldr	r2, [pc, #88]	@ (80080fc <HAL_DMA_Init+0x240>)
 80080a2:	fba2 2303 	umull	r2, r3, r2, r3
 80080a6:	091b      	lsrs	r3, r3, #4
 80080a8:	009a      	lsls	r2, r3, #2
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a13      	ldr	r2, [pc, #76]	@ (8008100 <HAL_DMA_Init+0x244>)
 80080b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80080b4:	e035      	b.n	8008122 <HAL_DMA_Init+0x266>
 80080b6:	bf00      	nop
 80080b8:	40020008 	.word	0x40020008
 80080bc:	4002001c 	.word	0x4002001c
 80080c0:	40020030 	.word	0x40020030
 80080c4:	40020044 	.word	0x40020044
 80080c8:	40020058 	.word	0x40020058
 80080cc:	4002006c 	.word	0x4002006c
 80080d0:	40020080 	.word	0x40020080
 80080d4:	40020408 	.word	0x40020408
 80080d8:	4002041c 	.word	0x4002041c
 80080dc:	40020430 	.word	0x40020430
 80080e0:	40020444 	.word	0x40020444
 80080e4:	40020458 	.word	0x40020458
 80080e8:	4002046c 	.word	0x4002046c
 80080ec:	40020480 	.word	0x40020480
 80080f0:	08011cb0 	.word	0x08011cb0
 80080f4:	40020407 	.word	0x40020407
 80080f8:	bffdfff8 	.word	0xbffdfff8
 80080fc:	cccccccd 	.word	0xcccccccd
 8008100:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	461a      	mov	r2, r3
 800810a:	4b42      	ldr	r3, [pc, #264]	@ (8008214 <HAL_DMA_Init+0x358>)
 800810c:	4413      	add	r3, r2
 800810e:	4a42      	ldr	r2, [pc, #264]	@ (8008218 <HAL_DMA_Init+0x35c>)
 8008110:	fba2 2303 	umull	r2, r3, r2, r3
 8008114:	091b      	lsrs	r3, r3, #4
 8008116:	009a      	lsls	r2, r3, #2
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a3f      	ldr	r2, [pc, #252]	@ (800821c <HAL_DMA_Init+0x360>)
 8008120:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2202      	movs	r2, #2
 8008126:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008146:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008152:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	699b      	ldr	r3, [r3, #24]
 8008158:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800815e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a1b      	ldr	r3, [r3, #32]
 8008164:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	4313      	orrs	r3, r2
 800816a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800817c:	d039      	beq.n	80081f2 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008182:	4a27      	ldr	r2, [pc, #156]	@ (8008220 <HAL_DMA_Init+0x364>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d11a      	bne.n	80081be <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008188:	4b26      	ldr	r3, [pc, #152]	@ (8008224 <HAL_DMA_Init+0x368>)
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008190:	f003 031c 	and.w	r3, r3, #28
 8008194:	210f      	movs	r1, #15
 8008196:	fa01 f303 	lsl.w	r3, r1, r3
 800819a:	43db      	mvns	r3, r3
 800819c:	4921      	ldr	r1, [pc, #132]	@ (8008224 <HAL_DMA_Init+0x368>)
 800819e:	4013      	ands	r3, r2
 80081a0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80081a2:	4b20      	ldr	r3, [pc, #128]	@ (8008224 <HAL_DMA_Init+0x368>)
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6859      	ldr	r1, [r3, #4]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ae:	f003 031c 	and.w	r3, r3, #28
 80081b2:	fa01 f303 	lsl.w	r3, r1, r3
 80081b6:	491b      	ldr	r1, [pc, #108]	@ (8008224 <HAL_DMA_Init+0x368>)
 80081b8:	4313      	orrs	r3, r2
 80081ba:	600b      	str	r3, [r1, #0]
 80081bc:	e019      	b.n	80081f2 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80081be:	4b1a      	ldr	r3, [pc, #104]	@ (8008228 <HAL_DMA_Init+0x36c>)
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081c6:	f003 031c 	and.w	r3, r3, #28
 80081ca:	210f      	movs	r1, #15
 80081cc:	fa01 f303 	lsl.w	r3, r1, r3
 80081d0:	43db      	mvns	r3, r3
 80081d2:	4915      	ldr	r1, [pc, #84]	@ (8008228 <HAL_DMA_Init+0x36c>)
 80081d4:	4013      	ands	r3, r2
 80081d6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80081d8:	4b13      	ldr	r3, [pc, #76]	@ (8008228 <HAL_DMA_Init+0x36c>)
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6859      	ldr	r1, [r3, #4]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e4:	f003 031c 	and.w	r3, r3, #28
 80081e8:	fa01 f303 	lsl.w	r3, r1, r3
 80081ec:	490e      	ldr	r1, [pc, #56]	@ (8008228 <HAL_DMA_Init+0x36c>)
 80081ee:	4313      	orrs	r3, r2
 80081f0:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	bffdfbf8 	.word	0xbffdfbf8
 8008218:	cccccccd 	.word	0xcccccccd
 800821c:	40020400 	.word	0x40020400
 8008220:	40020000 	.word	0x40020000
 8008224:	400200a8 	.word	0x400200a8
 8008228:	400204a8 	.word	0x400204a8

0800822c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b086      	sub	sp, #24
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800823a:	2300      	movs	r3, #0
 800823c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d003      	beq.n	800824c <HAL_DMA_Start_IT+0x20>
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800824a:	d304      	bcc.n	8008256 <HAL_DMA_Start_IT+0x2a>
 800824c:	f240 11df 	movw	r1, #479	@ 0x1df
 8008250:	482c      	ldr	r0, [pc, #176]	@ (8008304 <HAL_DMA_Start_IT+0xd8>)
 8008252:	f7fe febd 	bl	8006fd0 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800825c:	2b01      	cmp	r3, #1
 800825e:	d101      	bne.n	8008264 <HAL_DMA_Start_IT+0x38>
 8008260:	2302      	movs	r3, #2
 8008262:	e04b      	b.n	80082fc <HAL_DMA_Start_IT+0xd0>
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b01      	cmp	r3, #1
 8008276:	d13a      	bne.n	80082ee <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2202      	movs	r2, #2
 800827c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f022 0201 	bic.w	r2, r2, #1
 8008294:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	68b9      	ldr	r1, [r7, #8]
 800829c:	68f8      	ldr	r0, [r7, #12]
 800829e:	f000 f923 	bl	80084e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d008      	beq.n	80082bc <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f042 020e 	orr.w	r2, r2, #14
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	e00f      	b.n	80082dc <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0204 	bic.w	r2, r2, #4
 80082ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f042 020a 	orr.w	r2, r2, #10
 80082da:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f042 0201 	orr.w	r2, r2, #1
 80082ea:	601a      	str	r2, [r3, #0]
 80082ec:	e005      	b.n	80082fa <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2200      	movs	r2, #0
 80082f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80082f6:	2302      	movs	r3, #2
 80082f8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80082fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3718      	adds	r7, #24
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	08011cb0 	.word	0x08011cb0

08008308 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008310:	2300      	movs	r3, #0
 8008312:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800831a:	b2db      	uxtb	r3, r3
 800831c:	2b02      	cmp	r3, #2
 800831e:	d005      	beq.n	800832c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2204      	movs	r2, #4
 8008324:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	73fb      	strb	r3, [r7, #15]
 800832a:	e029      	b.n	8008380 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f022 020e 	bic.w	r2, r2, #14
 800833a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f022 0201 	bic.w	r2, r2, #1
 800834a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008350:	f003 021c 	and.w	r2, r3, #28
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008358:	2101      	movs	r1, #1
 800835a:	fa01 f202 	lsl.w	r2, r1, r2
 800835e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	4798      	blx	r3
    }
  }
  return status;
 8008380:	7bfb      	ldrb	r3, [r7, #15]
}
 8008382:	4618      	mov	r0, r3
 8008384:	3710      	adds	r7, #16
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b084      	sub	sp, #16
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083a6:	f003 031c 	and.w	r3, r3, #28
 80083aa:	2204      	movs	r2, #4
 80083ac:	409a      	lsls	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	4013      	ands	r3, r2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d026      	beq.n	8008404 <HAL_DMA_IRQHandler+0x7a>
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	f003 0304 	and.w	r3, r3, #4
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d021      	beq.n	8008404 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f003 0320 	and.w	r3, r3, #32
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d107      	bne.n	80083de <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f022 0204 	bic.w	r2, r2, #4
 80083dc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083e2:	f003 021c 	and.w	r2, r3, #28
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ea:	2104      	movs	r1, #4
 80083ec:	fa01 f202 	lsl.w	r2, r1, r2
 80083f0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d071      	beq.n	80084de <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008402:	e06c      	b.n	80084de <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008408:	f003 031c 	and.w	r3, r3, #28
 800840c:	2202      	movs	r2, #2
 800840e:	409a      	lsls	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	4013      	ands	r3, r2
 8008414:	2b00      	cmp	r3, #0
 8008416:	d02e      	beq.n	8008476 <HAL_DMA_IRQHandler+0xec>
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f003 0302 	and.w	r3, r3, #2
 800841e:	2b00      	cmp	r3, #0
 8008420:	d029      	beq.n	8008476 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0320 	and.w	r3, r3, #32
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10b      	bne.n	8008448 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f022 020a 	bic.w	r2, r2, #10
 800843e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800844c:	f003 021c 	and.w	r2, r3, #28
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008454:	2102      	movs	r1, #2
 8008456:	fa01 f202 	lsl.w	r2, r1, r2
 800845a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008468:	2b00      	cmp	r3, #0
 800846a:	d038      	beq.n	80084de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008474:	e033      	b.n	80084de <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800847a:	f003 031c 	and.w	r3, r3, #28
 800847e:	2208      	movs	r2, #8
 8008480:	409a      	lsls	r2, r3
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	4013      	ands	r3, r2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d02a      	beq.n	80084e0 <HAL_DMA_IRQHandler+0x156>
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	f003 0308 	and.w	r3, r3, #8
 8008490:	2b00      	cmp	r3, #0
 8008492:	d025      	beq.n	80084e0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f022 020e 	bic.w	r2, r2, #14
 80084a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084a8:	f003 021c 	and.w	r2, r3, #28
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b0:	2101      	movs	r1, #1
 80084b2:	fa01 f202 	lsl.w	r2, r1, r2
 80084b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d004      	beq.n	80084e0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80084de:	bf00      	nop
 80084e0:	bf00      	nop
}
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
 80084f4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084fa:	f003 021c 	and.w	r2, r3, #28
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008502:	2101      	movs	r1, #1
 8008504:	fa01 f202 	lsl.w	r2, r1, r2
 8008508:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2b10      	cmp	r3, #16
 8008518:	d108      	bne.n	800852c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800852a:	e007      	b.n	800853c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	60da      	str	r2, [r3, #12]
}
 800853c:	bf00      	nop
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b086      	sub	sp, #24
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008552:	2300      	movs	r3, #0
 8008554:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800855c:	d01f      	beq.n	800859e <HAL_GPIO_Init+0x56>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a3c      	ldr	r2, [pc, #240]	@ (8008654 <HAL_GPIO_Init+0x10c>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d01b      	beq.n	800859e <HAL_GPIO_Init+0x56>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a3b      	ldr	r2, [pc, #236]	@ (8008658 <HAL_GPIO_Init+0x110>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d017      	beq.n	800859e <HAL_GPIO_Init+0x56>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a3a      	ldr	r2, [pc, #232]	@ (800865c <HAL_GPIO_Init+0x114>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d013      	beq.n	800859e <HAL_GPIO_Init+0x56>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a39      	ldr	r2, [pc, #228]	@ (8008660 <HAL_GPIO_Init+0x118>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d00f      	beq.n	800859e <HAL_GPIO_Init+0x56>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a38      	ldr	r2, [pc, #224]	@ (8008664 <HAL_GPIO_Init+0x11c>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d00b      	beq.n	800859e <HAL_GPIO_Init+0x56>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a37      	ldr	r2, [pc, #220]	@ (8008668 <HAL_GPIO_Init+0x120>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d007      	beq.n	800859e <HAL_GPIO_Init+0x56>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a36      	ldr	r2, [pc, #216]	@ (800866c <HAL_GPIO_Init+0x124>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d003      	beq.n	800859e <HAL_GPIO_Init+0x56>
 8008596:	21aa      	movs	r1, #170	@ 0xaa
 8008598:	4835      	ldr	r0, [pc, #212]	@ (8008670 <HAL_GPIO_Init+0x128>)
 800859a:	f7fe fd19 	bl	8006fd0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d004      	beq.n	80085b2 <HAL_GPIO_Init+0x6a>
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085b0:	d303      	bcc.n	80085ba <HAL_GPIO_Init+0x72>
 80085b2:	21ab      	movs	r1, #171	@ 0xab
 80085b4:	482e      	ldr	r0, [pc, #184]	@ (8008670 <HAL_GPIO_Init+0x128>)
 80085b6:	f7fe fd0b 	bl	8006fd0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 823d 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	f000 8238 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	2b11      	cmp	r3, #17
 80085d4:	f000 8233 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	2b02      	cmp	r3, #2
 80085de:	f000 822e 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	2b12      	cmp	r3, #18
 80085e8:	f000 8229 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80085f4:	f000 8223 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8008600:	f000 821d 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800860c:	f000 8217 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8008618:	f000 8211 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8008624:	f000 820b 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8008630:	f000 8205 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	2b03      	cmp	r3, #3
 800863a:	f000 8200 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	2b0b      	cmp	r3, #11
 8008644:	f000 81fb 	beq.w	8008a3e <HAL_GPIO_Init+0x4f6>
 8008648:	21ac      	movs	r1, #172	@ 0xac
 800864a:	4809      	ldr	r0, [pc, #36]	@ (8008670 <HAL_GPIO_Init+0x128>)
 800864c:	f7fe fcc0 	bl	8006fd0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008650:	e1f5      	b.n	8008a3e <HAL_GPIO_Init+0x4f6>
 8008652:	bf00      	nop
 8008654:	48000400 	.word	0x48000400
 8008658:	48000800 	.word	0x48000800
 800865c:	48000c00 	.word	0x48000c00
 8008660:	48001000 	.word	0x48001000
 8008664:	48001400 	.word	0x48001400
 8008668:	48001800 	.word	0x48001800
 800866c:	48001c00 	.word	0x48001c00
 8008670:	08011ce8 	.word	0x08011ce8
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	2101      	movs	r1, #1
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	fa01 f303 	lsl.w	r3, r1, r3
 8008680:	4013      	ands	r3, r2
 8008682:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2b00      	cmp	r3, #0
 8008688:	f000 81d6 	beq.w	8008a38 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	f003 0303 	and.w	r3, r3, #3
 8008694:	2b01      	cmp	r3, #1
 8008696:	d005      	beq.n	80086a4 <HAL_GPIO_Init+0x15c>
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	f003 0303 	and.w	r3, r3, #3
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d144      	bne.n	800872e <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00f      	beq.n	80086cc <HAL_GPIO_Init+0x184>
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d00b      	beq.n	80086cc <HAL_GPIO_Init+0x184>
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	d007      	beq.n	80086cc <HAL_GPIO_Init+0x184>
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	2b03      	cmp	r3, #3
 80086c2:	d003      	beq.n	80086cc <HAL_GPIO_Init+0x184>
 80086c4:	21bb      	movs	r1, #187	@ 0xbb
 80086c6:	489c      	ldr	r0, [pc, #624]	@ (8008938 <HAL_GPIO_Init+0x3f0>)
 80086c8:	f7fe fc82 	bl	8006fd0 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	005b      	lsls	r3, r3, #1
 80086d6:	2203      	movs	r2, #3
 80086d8:	fa02 f303 	lsl.w	r3, r2, r3
 80086dc:	43db      	mvns	r3, r3
 80086de:	693a      	ldr	r2, [r7, #16]
 80086e0:	4013      	ands	r3, r2
 80086e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	68da      	ldr	r2, [r3, #12]
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	005b      	lsls	r3, r3, #1
 80086ec:	fa02 f303 	lsl.w	r3, r2, r3
 80086f0:	693a      	ldr	r2, [r7, #16]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008702:	2201      	movs	r2, #1
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	fa02 f303 	lsl.w	r3, r2, r3
 800870a:	43db      	mvns	r3, r3
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	4013      	ands	r3, r2
 8008710:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	091b      	lsrs	r3, r3, #4
 8008718:	f003 0201 	and.w	r2, r3, #1
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	fa02 f303 	lsl.w	r3, r2, r3
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	4313      	orrs	r3, r2
 8008726:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	693a      	ldr	r2, [r7, #16]
 800872c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f003 0303 	and.w	r3, r3, #3
 8008736:	2b03      	cmp	r3, #3
 8008738:	d118      	bne.n	800876c <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800873e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008740:	2201      	movs	r2, #1
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	fa02 f303 	lsl.w	r3, r2, r3
 8008748:	43db      	mvns	r3, r3
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	4013      	ands	r3, r2
 800874e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	08db      	lsrs	r3, r3, #3
 8008756:	f003 0201 	and.w	r2, r3, #1
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	fa02 f303 	lsl.w	r3, r2, r3
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	4313      	orrs	r3, r2
 8008764:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	f003 0303 	and.w	r3, r3, #3
 8008774:	2b03      	cmp	r3, #3
 8008776:	d027      	beq.n	80087c8 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00b      	beq.n	8008798 <HAL_GPIO_Init+0x250>
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d007      	beq.n	8008798 <HAL_GPIO_Init+0x250>
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	2b02      	cmp	r3, #2
 800878e:	d003      	beq.n	8008798 <HAL_GPIO_Init+0x250>
 8008790:	21dc      	movs	r1, #220	@ 0xdc
 8008792:	4869      	ldr	r0, [pc, #420]	@ (8008938 <HAL_GPIO_Init+0x3f0>)
 8008794:	f7fe fc1c 	bl	8006fd0 <assert_failed>

        temp = GPIOx->PUPDR;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	005b      	lsls	r3, r3, #1
 80087a2:	2203      	movs	r2, #3
 80087a4:	fa02 f303 	lsl.w	r3, r2, r3
 80087a8:	43db      	mvns	r3, r3
 80087aa:	693a      	ldr	r2, [r7, #16]
 80087ac:	4013      	ands	r3, r2
 80087ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	689a      	ldr	r2, [r3, #8]
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	005b      	lsls	r3, r3, #1
 80087b8:	fa02 f303 	lsl.w	r3, r2, r3
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	4313      	orrs	r3, r2
 80087c0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	f003 0303 	and.w	r3, r3, #3
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d14f      	bne.n	8008874 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80087da:	d01f      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	4a57      	ldr	r2, [pc, #348]	@ (800893c <HAL_GPIO_Init+0x3f4>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d01b      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4a56      	ldr	r2, [pc, #344]	@ (8008940 <HAL_GPIO_Init+0x3f8>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d017      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4a55      	ldr	r2, [pc, #340]	@ (8008944 <HAL_GPIO_Init+0x3fc>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d013      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	4a54      	ldr	r2, [pc, #336]	@ (8008948 <HAL_GPIO_Init+0x400>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d00f      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	4a53      	ldr	r2, [pc, #332]	@ (800894c <HAL_GPIO_Init+0x404>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d00b      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	4a52      	ldr	r2, [pc, #328]	@ (8008950 <HAL_GPIO_Init+0x408>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d007      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	4a51      	ldr	r2, [pc, #324]	@ (8008954 <HAL_GPIO_Init+0x40c>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d003      	beq.n	800881c <HAL_GPIO_Init+0x2d4>
 8008814:	21e8      	movs	r1, #232	@ 0xe8
 8008816:	4848      	ldr	r0, [pc, #288]	@ (8008938 <HAL_GPIO_Init+0x3f0>)
 8008818:	f7fe fbda 	bl	8006fd0 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	2b0f      	cmp	r3, #15
 8008822:	d903      	bls.n	800882c <HAL_GPIO_Init+0x2e4>
 8008824:	21e9      	movs	r1, #233	@ 0xe9
 8008826:	4844      	ldr	r0, [pc, #272]	@ (8008938 <HAL_GPIO_Init+0x3f0>)
 8008828:	f7fe fbd2 	bl	8006fd0 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	08da      	lsrs	r2, r3, #3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	3208      	adds	r2, #8
 8008834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008838:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	f003 0307 	and.w	r3, r3, #7
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	220f      	movs	r2, #15
 8008844:	fa02 f303 	lsl.w	r3, r2, r3
 8008848:	43db      	mvns	r3, r3
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	4013      	ands	r3, r2
 800884e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	691a      	ldr	r2, [r3, #16]
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	f003 0307 	and.w	r3, r3, #7
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	fa02 f303 	lsl.w	r3, r2, r3
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	4313      	orrs	r3, r2
 8008864:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	08da      	lsrs	r2, r3, #3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	3208      	adds	r2, #8
 800886e:	6939      	ldr	r1, [r7, #16]
 8008870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	005b      	lsls	r3, r3, #1
 800887e:	2203      	movs	r2, #3
 8008880:	fa02 f303 	lsl.w	r3, r2, r3
 8008884:	43db      	mvns	r3, r3
 8008886:	693a      	ldr	r2, [r7, #16]
 8008888:	4013      	ands	r3, r2
 800888a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f003 0203 	and.w	r2, r3, #3
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	005b      	lsls	r3, r3, #1
 8008898:	fa02 f303 	lsl.w	r3, r2, r3
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	4313      	orrs	r3, r2
 80088a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	693a      	ldr	r2, [r7, #16]
 80088a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f000 80c1 	beq.w	8008a38 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80088b6:	4b28      	ldr	r3, [pc, #160]	@ (8008958 <HAL_GPIO_Init+0x410>)
 80088b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ba:	4a27      	ldr	r2, [pc, #156]	@ (8008958 <HAL_GPIO_Init+0x410>)
 80088bc:	f043 0301 	orr.w	r3, r3, #1
 80088c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80088c2:	4b25      	ldr	r3, [pc, #148]	@ (8008958 <HAL_GPIO_Init+0x410>)
 80088c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	60bb      	str	r3, [r7, #8]
 80088cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80088ce:	4a23      	ldr	r2, [pc, #140]	@ (800895c <HAL_GPIO_Init+0x414>)
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	089b      	lsrs	r3, r3, #2
 80088d4:	3302      	adds	r3, #2
 80088d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	f003 0303 	and.w	r3, r3, #3
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	220f      	movs	r2, #15
 80088e6:	fa02 f303 	lsl.w	r3, r2, r3
 80088ea:	43db      	mvns	r3, r3
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	4013      	ands	r3, r2
 80088f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80088f8:	d03a      	beq.n	8008970 <HAL_GPIO_Init+0x428>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a0f      	ldr	r2, [pc, #60]	@ (800893c <HAL_GPIO_Init+0x3f4>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d034      	beq.n	800896c <HAL_GPIO_Init+0x424>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a0e      	ldr	r2, [pc, #56]	@ (8008940 <HAL_GPIO_Init+0x3f8>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d02e      	beq.n	8008968 <HAL_GPIO_Init+0x420>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a0d      	ldr	r2, [pc, #52]	@ (8008944 <HAL_GPIO_Init+0x3fc>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d028      	beq.n	8008964 <HAL_GPIO_Init+0x41c>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a0c      	ldr	r2, [pc, #48]	@ (8008948 <HAL_GPIO_Init+0x400>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d022      	beq.n	8008960 <HAL_GPIO_Init+0x418>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a0b      	ldr	r2, [pc, #44]	@ (800894c <HAL_GPIO_Init+0x404>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d007      	beq.n	8008932 <HAL_GPIO_Init+0x3ea>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a0a      	ldr	r2, [pc, #40]	@ (8008950 <HAL_GPIO_Init+0x408>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d101      	bne.n	800892e <HAL_GPIO_Init+0x3e6>
 800892a:	2306      	movs	r3, #6
 800892c:	e021      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 800892e:	2307      	movs	r3, #7
 8008930:	e01f      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 8008932:	2305      	movs	r3, #5
 8008934:	e01d      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 8008936:	bf00      	nop
 8008938:	08011ce8 	.word	0x08011ce8
 800893c:	48000400 	.word	0x48000400
 8008940:	48000800 	.word	0x48000800
 8008944:	48000c00 	.word	0x48000c00
 8008948:	48001000 	.word	0x48001000
 800894c:	48001400 	.word	0x48001400
 8008950:	48001800 	.word	0x48001800
 8008954:	48001c00 	.word	0x48001c00
 8008958:	40021000 	.word	0x40021000
 800895c:	40010000 	.word	0x40010000
 8008960:	2304      	movs	r3, #4
 8008962:	e006      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 8008964:	2303      	movs	r3, #3
 8008966:	e004      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 8008968:	2302      	movs	r3, #2
 800896a:	e002      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 800896c:	2301      	movs	r3, #1
 800896e:	e000      	b.n	8008972 <HAL_GPIO_Init+0x42a>
 8008970:	2300      	movs	r3, #0
 8008972:	697a      	ldr	r2, [r7, #20]
 8008974:	f002 0203 	and.w	r2, r2, #3
 8008978:	0092      	lsls	r2, r2, #2
 800897a:	4093      	lsls	r3, r2
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	4313      	orrs	r3, r2
 8008980:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008982:	4935      	ldr	r1, [pc, #212]	@ (8008a58 <HAL_GPIO_Init+0x510>)
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	089b      	lsrs	r3, r3, #2
 8008988:	3302      	adds	r3, #2
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008990:	4b32      	ldr	r3, [pc, #200]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	43db      	mvns	r3, r3
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	4013      	ands	r3, r2
 800899e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4313      	orrs	r3, r2
 80089b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80089b4:	4a29      	ldr	r2, [pc, #164]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80089ba:	4b28      	ldr	r3, [pc, #160]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	43db      	mvns	r3, r3
 80089c4:	693a      	ldr	r2, [r7, #16]
 80089c6:	4013      	ands	r3, r2
 80089c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d003      	beq.n	80089de <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 80089d6:	693a      	ldr	r2, [r7, #16]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	4313      	orrs	r3, r2
 80089dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80089de:	4a1f      	ldr	r2, [pc, #124]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80089e4:	4b1d      	ldr	r3, [pc, #116]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	43db      	mvns	r3, r3
 80089ee:	693a      	ldr	r2, [r7, #16]
 80089f0:	4013      	ands	r3, r2
 80089f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d003      	beq.n	8008a08 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8008a00:	693a      	ldr	r2, [r7, #16]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008a08:	4a14      	ldr	r2, [pc, #80]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008a0e:	4b13      	ldr	r3, [pc, #76]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	43db      	mvns	r3, r3
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	4013      	ands	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d003      	beq.n	8008a32 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8008a2a:	693a      	ldr	r2, [r7, #16]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008a32:	4a0a      	ldr	r2, [pc, #40]	@ (8008a5c <HAL_GPIO_Init+0x514>)
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	fa22 f303 	lsr.w	r3, r2, r3
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f47f ae13 	bne.w	8008674 <HAL_GPIO_Init+0x12c>
  }
}
 8008a4e:	bf00      	nop
 8008a50:	bf00      	nop
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	40010000 	.word	0x40010000
 8008a5c:	40010400 	.word	0x40010400

08008a60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	460b      	mov	r3, r1
 8008a6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008a6c:	887b      	ldrh	r3, [r7, #2]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d104      	bne.n	8008a7c <HAL_GPIO_ReadPin+0x1c>
 8008a72:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8008a76:	4809      	ldr	r0, [pc, #36]	@ (8008a9c <HAL_GPIO_ReadPin+0x3c>)
 8008a78:	f7fe faaa 	bl	8006fd0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	691a      	ldr	r2, [r3, #16]
 8008a80:	887b      	ldrh	r3, [r7, #2]
 8008a82:	4013      	ands	r3, r2
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d002      	beq.n	8008a8e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	73fb      	strb	r3, [r7, #15]
 8008a8c:	e001      	b.n	8008a92 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3710      	adds	r7, #16
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	08011ce8 	.word	0x08011ce8

08008aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	807b      	strh	r3, [r7, #2]
 8008aac:	4613      	mov	r3, r2
 8008aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008ab0:	887b      	ldrh	r3, [r7, #2]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d104      	bne.n	8008ac0 <HAL_GPIO_WritePin+0x20>
 8008ab6:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8008aba:	480e      	ldr	r0, [pc, #56]	@ (8008af4 <HAL_GPIO_WritePin+0x54>)
 8008abc:	f7fe fa88 	bl	8006fd0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8008ac0:	787b      	ldrb	r3, [r7, #1]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d007      	beq.n	8008ad6 <HAL_GPIO_WritePin+0x36>
 8008ac6:	787b      	ldrb	r3, [r7, #1]
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d004      	beq.n	8008ad6 <HAL_GPIO_WritePin+0x36>
 8008acc:	f240 11af 	movw	r1, #431	@ 0x1af
 8008ad0:	4808      	ldr	r0, [pc, #32]	@ (8008af4 <HAL_GPIO_WritePin+0x54>)
 8008ad2:	f7fe fa7d 	bl	8006fd0 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8008ad6:	787b      	ldrb	r3, [r7, #1]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008adc:	887a      	ldrh	r2, [r7, #2]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008ae2:	e002      	b.n	8008aea <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008ae4:	887a      	ldrh	r2, [r7, #2]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008aea:	bf00      	nop
 8008aec:	3708      	adds	r7, #8
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	08011ce8 	.word	0x08011ce8

08008af8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	460b      	mov	r3, r1
 8008b02:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008b04:	887b      	ldrh	r3, [r7, #2]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d104      	bne.n	8008b14 <HAL_GPIO_TogglePin+0x1c>
 8008b0a:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8008b0e:	480a      	ldr	r0, [pc, #40]	@ (8008b38 <HAL_GPIO_TogglePin+0x40>)
 8008b10:	f7fe fa5e 	bl	8006fd0 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	695b      	ldr	r3, [r3, #20]
 8008b18:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008b1a:	887a      	ldrh	r2, [r7, #2]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	4013      	ands	r3, r2
 8008b20:	041a      	lsls	r2, r3, #16
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	43d9      	mvns	r1, r3
 8008b26:	887b      	ldrh	r3, [r7, #2]
 8008b28:	400b      	ands	r3, r1
 8008b2a:	431a      	orrs	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	619a      	str	r2, [r3, #24]
}
 8008b30:	bf00      	nop
 8008b32:	3710      	adds	r7, #16
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	08011ce8 	.word	0x08011ce8

08008b3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	4603      	mov	r3, r0
 8008b44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008b46:	4b08      	ldr	r3, [pc, #32]	@ (8008b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008b48:	695a      	ldr	r2, [r3, #20]
 8008b4a:	88fb      	ldrh	r3, [r7, #6]
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d006      	beq.n	8008b60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008b52:	4a05      	ldr	r2, [pc, #20]	@ (8008b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008b54:	88fb      	ldrh	r3, [r7, #6]
 8008b56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008b58:	88fb      	ldrh	r3, [r7, #6]
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fe f9c2 	bl	8006ee4 <HAL_GPIO_EXTI_Callback>
  }
}
 8008b60:	bf00      	nop
 8008b62:	3708      	adds	r7, #8
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}
 8008b68:	40010400 	.word	0x40010400

08008b6c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b084      	sub	sp, #16
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d101      	bne.n	8008b7e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e1f3      	b.n	8008f66 <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a8e      	ldr	r2, [pc, #568]	@ (8008dbc <HAL_LPTIM_Init+0x250>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d008      	beq.n	8008b9a <HAL_LPTIM_Init+0x2e>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a8c      	ldr	r2, [pc, #560]	@ (8008dc0 <HAL_LPTIM_Init+0x254>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d003      	beq.n	8008b9a <HAL_LPTIM_Init+0x2e>
 8008b92:	21fc      	movs	r1, #252	@ 0xfc
 8008b94:	488b      	ldr	r0, [pc, #556]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008b96:	f7fe fa1b 	bl	8006fd0 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d007      	beq.n	8008bb2 <HAL_LPTIM_Init+0x46>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d003      	beq.n	8008bb2 <HAL_LPTIM_Init+0x46>
 8008baa:	21fe      	movs	r1, #254	@ 0xfe
 8008bac:	4885      	ldr	r0, [pc, #532]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008bae:	f7fe fa0f 	bl	8006fd0 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d026      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bc2:	d021      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bcc:	d01c      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008bd6:	d017      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008be0:	d012      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008bea:	d00d      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008bf4:	d008      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8008bfe:	d003      	beq.n	8008c08 <HAL_LPTIM_Init+0x9c>
 8008c00:	21ff      	movs	r1, #255	@ 0xff
 8008c02:	4870      	ldr	r0, [pc, #448]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008c04:	f7fe f9e4 	bl	8006fd0 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d004      	beq.n	8008c1a <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008c18:	d125      	bne.n	8008c66 <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	68db      	ldr	r3, [r3, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d00c      	beq.n	8008c3c <HAL_LPTIM_Init+0xd0>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d008      	beq.n	8008c3c <HAL_LPTIM_Init+0xd0>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	2b04      	cmp	r3, #4
 8008c30:	d004      	beq.n	8008c3c <HAL_LPTIM_Init+0xd0>
 8008c32:	f240 1103 	movw	r1, #259	@ 0x103
 8008c36:	4863      	ldr	r0, [pc, #396]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008c38:	f7fe f9ca 	bl	8006fd0 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	691b      	ldr	r3, [r3, #16]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d010      	beq.n	8008c66 <HAL_LPTIM_Init+0xfa>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	2b08      	cmp	r3, #8
 8008c4a:	d00c      	beq.n	8008c66 <HAL_LPTIM_Init+0xfa>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	691b      	ldr	r3, [r3, #16]
 8008c50:	2b10      	cmp	r3, #16
 8008c52:	d008      	beq.n	8008c66 <HAL_LPTIM_Init+0xfa>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	2b18      	cmp	r3, #24
 8008c5a:	d004      	beq.n	8008c66 <HAL_LPTIM_Init+0xfa>
 8008c5c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8008c60:	4858      	ldr	r0, [pc, #352]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008c62:	f7fe f9b5 	bl	8006fd0 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	695b      	ldr	r3, [r3, #20]
 8008c6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d02b      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d027      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	695b      	ldr	r3, [r3, #20]
 8008c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c82:	d022      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	695b      	ldr	r3, [r3, #20]
 8008c88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c8c:	d01d      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	695b      	ldr	r3, [r3, #20]
 8008c92:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008c96:	d018      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	695b      	ldr	r3, [r3, #20]
 8008c9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ca0:	d013      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	695b      	ldr	r3, [r3, #20]
 8008ca6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008caa:	d00e      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	695b      	ldr	r3, [r3, #20]
 8008cb0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008cb4:	d009      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	695b      	ldr	r3, [r3, #20]
 8008cba:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8008cbe:	d004      	beq.n	8008cca <HAL_LPTIM_Init+0x15e>
 8008cc0:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8008cc4:	483f      	ldr	r0, [pc, #252]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008cc6:	f7fe f983 	bl	8006fd0 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	695b      	ldr	r3, [r3, #20]
 8008cce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d028      	beq.n	8008d28 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	699b      	ldr	r3, [r3, #24]
 8008cda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cde:	d00e      	beq.n	8008cfe <HAL_LPTIM_Init+0x192>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	699b      	ldr	r3, [r3, #24]
 8008ce4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ce8:	d009      	beq.n	8008cfe <HAL_LPTIM_Init+0x192>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008cf2:	d004      	beq.n	8008cfe <HAL_LPTIM_Init+0x192>
 8008cf4:	f240 1109 	movw	r1, #265	@ 0x109
 8008cf8:	4832      	ldr	r0, [pc, #200]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008cfa:	f7fe f969 	bl	8006fd0 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	69db      	ldr	r3, [r3, #28]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d010      	beq.n	8008d28 <HAL_LPTIM_Init+0x1bc>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	69db      	ldr	r3, [r3, #28]
 8008d0a:	2b40      	cmp	r3, #64	@ 0x40
 8008d0c:	d00c      	beq.n	8008d28 <HAL_LPTIM_Init+0x1bc>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	2b80      	cmp	r3, #128	@ 0x80
 8008d14:	d008      	beq.n	8008d28 <HAL_LPTIM_Init+0x1bc>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	69db      	ldr	r3, [r3, #28]
 8008d1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d1c:	d004      	beq.n	8008d28 <HAL_LPTIM_Init+0x1bc>
 8008d1e:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8008d22:	4828      	ldr	r0, [pc, #160]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008d24:	f7fe f954 	bl	8006fd0 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6a1b      	ldr	r3, [r3, #32]
 8008d2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d30:	d008      	beq.n	8008d44 <HAL_LPTIM_Init+0x1d8>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6a1b      	ldr	r3, [r3, #32]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d004      	beq.n	8008d44 <HAL_LPTIM_Init+0x1d8>
 8008d3a:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8008d3e:	4821      	ldr	r0, [pc, #132]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008d40:	f7fe f946 	bl	8006fd0 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d009      	beq.n	8008d60 <HAL_LPTIM_Init+0x1f4>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d54:	d004      	beq.n	8008d60 <HAL_LPTIM_Init+0x1f4>
 8008d56:	f240 110d 	movw	r1, #269	@ 0x10d
 8008d5a:	481a      	ldr	r0, [pc, #104]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008d5c:	f7fe f938 	bl	8006fd0 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d009      	beq.n	8008d7c <HAL_LPTIM_Init+0x210>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008d70:	d004      	beq.n	8008d7c <HAL_LPTIM_Init+0x210>
 8008d72:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8008d76:	4813      	ldr	r0, [pc, #76]	@ (8008dc4 <HAL_LPTIM_Init+0x258>)
 8008d78:	f7fe f92a 	bl	8006fd0 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d106      	bne.n	8008d96 <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f7fd ff87 	bl	8006ca4 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2202      	movs	r2, #2
 8008d9a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d00c      	beq.n	8008dc8 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008db2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008db6:	d10b      	bne.n	8008dd0 <HAL_LPTIM_Init+0x264>
 8008db8:	e006      	b.n	8008dc8 <HAL_LPTIM_Init+0x25c>
 8008dba:	bf00      	nop
 8008dbc:	40007c00 	.word	0x40007c00
 8008dc0:	40009400 	.word	0x40009400
 8008dc4:	08011d24 	.word	0x08011d24
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f023 031e 	bic.w	r3, r3, #30
 8008dce:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	695b      	ldr	r3, [r3, #20]
 8008dd4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d005      	beq.n	8008de8 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8008de2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008de6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	4b61      	ldr	r3, [pc, #388]	@ (8008f70 <HAL_LPTIM_Init+0x404>)
 8008dec:	4013      	ands	r3, r2
 8008dee:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008df8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008dfe:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8008e04:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8008e0a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d107      	bne.n	8008e2a <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008e22:	4313      	orrs	r3, r2
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d004      	beq.n	8008e3c <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e3a:	d107      	bne.n	8008e4c <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008e44:	4313      	orrs	r3, r2
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	695b      	ldr	r3, [r3, #20]
 8008e50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d00a      	beq.n	8008e6e <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008e60:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8008e66:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a3e      	ldr	r2, [pc, #248]	@ (8008f74 <HAL_LPTIM_Init+0x408>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d141      	bne.n	8008f04 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a3b      	ldr	r2, [pc, #236]	@ (8008f74 <HAL_LPTIM_Init+0x408>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d107      	bne.n	8008e9a <HAL_LPTIM_Init+0x32e>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d01d      	beq.n	8008ece <HAL_LPTIM_Init+0x362>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d019      	beq.n	8008ece <HAL_LPTIM_Init+0x362>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a36      	ldr	r2, [pc, #216]	@ (8008f78 <HAL_LPTIM_Init+0x40c>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d10f      	bne.n	8008ec4 <HAL_LPTIM_Init+0x358>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d010      	beq.n	8008ece <HAL_LPTIM_Init+0x362>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d00c      	beq.n	8008ece <HAL_LPTIM_Init+0x362>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	d008      	beq.n	8008ece <HAL_LPTIM_Init+0x362>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec0:	2b03      	cmp	r3, #3
 8008ec2:	d004      	beq.n	8008ece <HAL_LPTIM_Init+0x362>
 8008ec4:	f240 117f 	movw	r1, #383	@ 0x17f
 8008ec8:	482c      	ldr	r0, [pc, #176]	@ (8008f7c <HAL_LPTIM_Init+0x410>)
 8008eca:	f7fe f881 	bl	8006fd0 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a28      	ldr	r2, [pc, #160]	@ (8008f74 <HAL_LPTIM_Init+0x408>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d107      	bne.n	8008ee8 <HAL_LPTIM_Init+0x37c>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d008      	beq.n	8008ef2 <HAL_LPTIM_Init+0x386>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d004      	beq.n	8008ef2 <HAL_LPTIM_Init+0x386>
 8008ee8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008eec:	4823      	ldr	r0, [pc, #140]	@ (8008f7c <HAL_LPTIM_Init+0x410>)
 8008eee:	f7fe f86f 	bl	8006fd0 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	621a      	str	r2, [r3, #32]
 8008f02:	e02b      	b.n	8008f5c <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a1a      	ldr	r2, [pc, #104]	@ (8008f74 <HAL_LPTIM_Init+0x408>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d107      	bne.n	8008f1e <HAL_LPTIM_Init+0x3b2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d01d      	beq.n	8008f52 <HAL_LPTIM_Init+0x3e6>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d019      	beq.n	8008f52 <HAL_LPTIM_Init+0x3e6>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a15      	ldr	r2, [pc, #84]	@ (8008f78 <HAL_LPTIM_Init+0x40c>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d10f      	bne.n	8008f48 <HAL_LPTIM_Init+0x3dc>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d010      	beq.n	8008f52 <HAL_LPTIM_Init+0x3e6>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d00c      	beq.n	8008f52 <HAL_LPTIM_Init+0x3e6>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d008      	beq.n	8008f52 <HAL_LPTIM_Init+0x3e6>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f44:	2b03      	cmp	r3, #3
 8008f46:	d004      	beq.n	8008f52 <HAL_LPTIM_Init+0x3e6>
 8008f48:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8008f4c:	480b      	ldr	r0, [pc, #44]	@ (8008f7c <HAL_LPTIM_Init+0x410>)
 8008f4e:	f7fe f83f 	bl	8006fd0 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	687a      	ldr	r2, [r7, #4]
 8008f58:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008f5a:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008f64:	2300      	movs	r3, #0
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	ff19f1fe 	.word	0xff19f1fe
 8008f74:	40007c00 	.word	0x40007c00
 8008f78:	40009400 	.word	0x40009400
 8008f7c:	08011d24 	.word	0x08011d24

08008f80 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a3f      	ldr	r2, [pc, #252]	@ (800908c <HAL_LPTIM_Encoder_Start+0x10c>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d004      	beq.n	8008f9e <HAL_LPTIM_Encoder_Start+0x1e>
 8008f94:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8008f98:	483d      	ldr	r0, [pc, #244]	@ (8009090 <HAL_LPTIM_Encoder_Start+0x110>)
 8008f9a:	f7fe f819 	bl	8006fd0 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d003      	beq.n	8008fac <HAL_LPTIM_Encoder_Start+0x2c>
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008faa:	d304      	bcc.n	8008fb6 <HAL_LPTIM_Encoder_Start+0x36>
 8008fac:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8008fb0:	4837      	ldr	r0, [pc, #220]	@ (8009090 <HAL_LPTIM_Encoder_Start+0x110>)
 8008fb2:	f7fe f80d 	bl	8006fd0 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d004      	beq.n	8008fc8 <HAL_LPTIM_Encoder_Start+0x48>
 8008fbe:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 8008fc2:	4833      	ldr	r0, [pc, #204]	@ (8009090 <HAL_LPTIM_Encoder_Start+0x110>)
 8008fc4:	f7fe f804 	bl	8006fd0 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d004      	beq.n	8008fda <HAL_LPTIM_Encoder_Start+0x5a>
 8008fd0:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8008fd4:	482e      	ldr	r0, [pc, #184]	@ (8009090 <HAL_LPTIM_Encoder_Start+0x110>)
 8008fd6:	f7fd fffb 	bl	8006fd0 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00c      	beq.n	8008ffc <HAL_LPTIM_Encoder_Start+0x7c>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d008      	beq.n	8008ffc <HAL_LPTIM_Encoder_Start+0x7c>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	2b04      	cmp	r3, #4
 8008ff0:	d004      	beq.n	8008ffc <HAL_LPTIM_Encoder_Start+0x7c>
 8008ff2:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 8008ff6:	4826      	ldr	r0, [pc, #152]	@ (8009090 <HAL_LPTIM_Encoder_Start+0x110>)
 8008ff8:	f7fd ffea 	bl	8006fd0 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2202      	movs	r2, #2
 8009000:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f023 0306 	bic.w	r3, r3, #6
 8009012:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	4313      	orrs	r3, r2
 800901c:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	68fa      	ldr	r2, [r7, #12]
 8009024:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	68da      	ldr	r2, [r3, #12]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8009034:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	691a      	ldr	r2, [r3, #16]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f042 0201 	orr.w	r2, r2, #1
 8009044:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2210      	movs	r2, #16
 800904c:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	683a      	ldr	r2, [r7, #0]
 8009054:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009056:	2110      	movs	r1, #16
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f93d 	bl	80092d8 <LPTIM_WaitForFlag>
 800905e:	4603      	mov	r3, r0
 8009060:	2b03      	cmp	r3, #3
 8009062:	d101      	bne.n	8009068 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 8009064:	2303      	movs	r3, #3
 8009066:	e00c      	b.n	8009082 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	691a      	ldr	r2, [r3, #16]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f042 0204 	orr.w	r2, r2, #4
 8009076:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3710      	adds	r7, #16
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	40007c00 	.word	0x40007c00
 8009090:	08011d24 	.word	0x08011d24

08009094 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b082      	sub	sp, #8
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a13      	ldr	r2, [pc, #76]	@ (80090f0 <HAL_LPTIM_Encoder_Stop+0x5c>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d004      	beq.n	80090b0 <HAL_LPTIM_Encoder_Stop+0x1c>
 80090a6:	f240 5103 	movw	r1, #1283	@ 0x503
 80090aa:	4812      	ldr	r0, [pc, #72]	@ (80090f4 <HAL_LPTIM_Encoder_Stop+0x60>)
 80090ac:	f7fd ff90 	bl	8006fd0 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2202      	movs	r2, #2
 80090b4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 f93d 	bl	8009338 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f8fb 	bl	80092ba <HAL_LPTIM_GetState>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b03      	cmp	r3, #3
 80090c8:	d101      	bne.n	80090ce <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 80090ca:	2303      	movs	r3, #3
 80090cc:	e00c      	b.n	80090e8 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	68da      	ldr	r2, [r3, #12]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80090dc:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3708      	adds	r7, #8
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	40007c00 	.word	0x40007c00
 80090f4:	08011d24 	.word	0x08011d24

080090f8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b082      	sub	sp, #8
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 0301 	and.w	r3, r3, #1
 800910a:	2b01      	cmp	r3, #1
 800910c:	d10d      	bne.n	800912a <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	f003 0301 	and.w	r3, r3, #1
 8009118:	2b01      	cmp	r3, #1
 800911a:	d106      	bne.n	800912a <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2201      	movs	r2, #1
 8009122:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 f882 	bl	800922e <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0302 	and.w	r3, r3, #2
 8009134:	2b02      	cmp	r3, #2
 8009136:	d10d      	bne.n	8009154 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	f003 0302 	and.w	r3, r3, #2
 8009142:	2b02      	cmp	r3, #2
 8009144:	d106      	bne.n	8009154 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2202      	movs	r2, #2
 800914c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f000 f877 	bl	8009242 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 0304 	and.w	r3, r3, #4
 800915e:	2b04      	cmp	r3, #4
 8009160:	d10d      	bne.n	800917e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	f003 0304 	and.w	r3, r3, #4
 800916c:	2b04      	cmp	r3, #4
 800916e:	d106      	bne.n	800917e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2204      	movs	r2, #4
 8009176:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f86c 	bl	8009256 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f003 0308 	and.w	r3, r3, #8
 8009188:	2b08      	cmp	r3, #8
 800918a:	d10d      	bne.n	80091a8 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	f003 0308 	and.w	r3, r3, #8
 8009196:	2b08      	cmp	r3, #8
 8009198:	d106      	bne.n	80091a8 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	2208      	movs	r2, #8
 80091a0:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 f861 	bl	800926a <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f003 0310 	and.w	r3, r3, #16
 80091b2:	2b10      	cmp	r3, #16
 80091b4:	d10d      	bne.n	80091d2 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	f003 0310 	and.w	r3, r3, #16
 80091c0:	2b10      	cmp	r3, #16
 80091c2:	d106      	bne.n	80091d2 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	2210      	movs	r2, #16
 80091ca:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 f856 	bl	800927e <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f003 0320 	and.w	r3, r3, #32
 80091dc:	2b20      	cmp	r3, #32
 80091de:	d10d      	bne.n	80091fc <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	f003 0320 	and.w	r3, r3, #32
 80091ea:	2b20      	cmp	r3, #32
 80091ec:	d106      	bne.n	80091fc <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2220      	movs	r2, #32
 80091f4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 f84b 	bl	8009292 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009206:	2b40      	cmp	r3, #64	@ 0x40
 8009208:	d10d      	bne.n	8009226 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009214:	2b40      	cmp	r3, #64	@ 0x40
 8009216:	d106      	bne.n	8009226 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2240      	movs	r2, #64	@ 0x40
 800921e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 f840 	bl	80092a6 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8009226:	bf00      	nop
 8009228:	3708      	adds	r7, #8
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800922e:	b480      	push	{r7}
 8009230:	b083      	sub	sp, #12
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8009236:	bf00      	nop
 8009238:	370c      	adds	r7, #12
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009242:	b480      	push	{r7}
 8009244:	b083      	sub	sp, #12
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 800924a:	bf00      	nop
 800924c:	370c      	adds	r7, #12
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr

08009256 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009256:	b480      	push	{r7}
 8009258:	b083      	sub	sp, #12
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 800925e:	bf00      	nop
 8009260:	370c      	adds	r7, #12
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr

0800926a <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800926a:	b480      	push	{r7}
 800926c:	b083      	sub	sp, #12
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8009272:	bf00      	nop
 8009274:	370c      	adds	r7, #12
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800927e:	b480      	push	{r7}
 8009280:	b083      	sub	sp, #12
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8009286:	bf00      	nop
 8009288:	370c      	adds	r7, #12
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr

08009292 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009292:	b480      	push	{r7}
 8009294:	b083      	sub	sp, #12
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800929a:	bf00      	nop
 800929c:	370c      	adds	r7, #12
 800929e:	46bd      	mov	sp, r7
 80092a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a4:	4770      	bx	lr

080092a6 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b083      	sub	sp, #12
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80092ae:	bf00      	nop
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b083      	sub	sp, #12
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80092c8:	b2db      	uxtb	r3, r3
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	370c      	adds	r7, #12
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr
	...

080092d8 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 80092d8:	b480      	push	{r7}
 80092da:	b085      	sub	sp, #20
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80092e2:	2300      	movs	r3, #0
 80092e4:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80092e6:	4b12      	ldr	r3, [pc, #72]	@ (8009330 <LPTIM_WaitForFlag+0x58>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a12      	ldr	r2, [pc, #72]	@ (8009334 <LPTIM_WaitForFlag+0x5c>)
 80092ec:	fba2 2303 	umull	r2, r3, r2, r3
 80092f0:	0b9b      	lsrs	r3, r3, #14
 80092f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80092f6:	fb02 f303 	mul.w	r3, r2, r3
 80092fa:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	3b01      	subs	r3, #1
 8009300:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d101      	bne.n	800930c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8009308:	2303      	movs	r3, #3
 800930a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	4013      	ands	r3, r2
 8009316:	683a      	ldr	r2, [r7, #0]
 8009318:	429a      	cmp	r2, r3
 800931a:	d002      	beq.n	8009322 <LPTIM_WaitForFlag+0x4a>
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1ec      	bne.n	80092fc <LPTIM_WaitForFlag+0x24>

  return result;
 8009322:	7bfb      	ldrb	r3, [r7, #15]
}
 8009324:	4618      	mov	r0, r3
 8009326:	3714      	adds	r7, #20
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr
 8009330:	20000018 	.word	0x20000018
 8009334:	d1b71759 	.word	0xd1b71759

08009338 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08c      	sub	sp, #48	@ 0x30
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8009340:	2300      	movs	r3, #0
 8009342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009344:	f3ef 8310 	mrs	r3, PRIMASK
 8009348:	60fb      	str	r3, [r7, #12]
  return(result);
 800934a:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800934c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800934e:	2301      	movs	r3, #1
 8009350:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	f383 8810 	msr	PRIMASK, r3
}
 8009358:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4a73      	ldr	r2, [pc, #460]	@ (800952c <LPTIM_Disable+0x1f4>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d003      	beq.n	800936c <LPTIM_Disable+0x34>
 8009364:	4a72      	ldr	r2, [pc, #456]	@ (8009530 <LPTIM_Disable+0x1f8>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d007      	beq.n	800937a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 800936a:	e00d      	b.n	8009388 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800936c:	4b71      	ldr	r3, [pc, #452]	@ (8009534 <LPTIM_Disable+0x1fc>)
 800936e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009372:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009376:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8009378:	e006      	b.n	8009388 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800937a:	4b6e      	ldr	r3, [pc, #440]	@ (8009534 <LPTIM_Disable+0x1fc>)
 800937c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009380:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009384:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8009386:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	695b      	ldr	r3, [r3, #20]
 800939e:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	699b      	ldr	r3, [r3, #24]
 80093a6:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	6a1b      	ldr	r3, [r3, #32]
 80093ae:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a5d      	ldr	r2, [pc, #372]	@ (800952c <LPTIM_Disable+0x1f4>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d003      	beq.n	80093c2 <LPTIM_Disable+0x8a>
 80093ba:	4a5d      	ldr	r2, [pc, #372]	@ (8009530 <LPTIM_Disable+0x1f8>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d00d      	beq.n	80093dc <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80093c0:	e019      	b.n	80093f6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80093c2:	4b5c      	ldr	r3, [pc, #368]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c6:	4a5b      	ldr	r2, [pc, #364]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80093cc:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80093ce:	4b59      	ldr	r3, [pc, #356]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d2:	4a58      	ldr	r2, [pc, #352]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093d8:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 80093da:	e00c      	b.n	80093f6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80093dc:	4b55      	ldr	r3, [pc, #340]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e0:	4a54      	ldr	r2, [pc, #336]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093e2:	f043 0320 	orr.w	r3, r3, #32
 80093e6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80093e8:	4b52      	ldr	r3, [pc, #328]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ec:	4a51      	ldr	r2, [pc, #324]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80093ee:	f023 0320 	bic.w	r3, r3, #32
 80093f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 80093f4:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80093f6:	69fb      	ldr	r3, [r7, #28]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d102      	bne.n	8009402 <LPTIM_Disable+0xca>
 80093fc:	69bb      	ldr	r3, [r7, #24]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d075      	beq.n	80094ee <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a49      	ldr	r2, [pc, #292]	@ (800952c <LPTIM_Disable+0x1f4>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d003      	beq.n	8009414 <LPTIM_Disable+0xdc>
 800940c:	4a48      	ldr	r2, [pc, #288]	@ (8009530 <LPTIM_Disable+0x1f8>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d009      	beq.n	8009426 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009412:	e011      	b.n	8009438 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8009414:	4b47      	ldr	r3, [pc, #284]	@ (8009534 <LPTIM_Disable+0x1fc>)
 8009416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800941a:	4a46      	ldr	r2, [pc, #280]	@ (8009534 <LPTIM_Disable+0x1fc>)
 800941c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8009420:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009424:	e008      	b.n	8009438 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8009426:	4b43      	ldr	r3, [pc, #268]	@ (8009534 <LPTIM_Disable+0x1fc>)
 8009428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800942c:	4a41      	ldr	r2, [pc, #260]	@ (8009534 <LPTIM_Disable+0x1fc>)
 800942e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009432:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009436:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d01a      	beq.n	8009474 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	691a      	ldr	r2, [r3, #16]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f042 0201 	orr.w	r2, r2, #1
 800944c:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	69fa      	ldr	r2, [r7, #28]
 8009454:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8009456:	2108      	movs	r1, #8
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f7ff ff3d 	bl	80092d8 <LPTIM_WaitForFlag>
 800945e:	4603      	mov	r3, r0
 8009460:	2b03      	cmp	r3, #3
 8009462:	d103      	bne.n	800946c <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2203      	movs	r2, #3
 8009468:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2208      	movs	r2, #8
 8009472:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d01a      	beq.n	80094b0 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	691a      	ldr	r2, [r3, #16]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f042 0201 	orr.w	r2, r2, #1
 8009488:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	69ba      	ldr	r2, [r7, #24]
 8009490:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009492:	2110      	movs	r1, #16
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f7ff ff1f 	bl	80092d8 <LPTIM_WaitForFlag>
 800949a:	4603      	mov	r3, r0
 800949c:	2b03      	cmp	r3, #3
 800949e:	d103      	bne.n	80094a8 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2203      	movs	r2, #3
 80094a4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2210      	movs	r2, #16
 80094ae:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a1d      	ldr	r2, [pc, #116]	@ (800952c <LPTIM_Disable+0x1f4>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d003      	beq.n	80094c2 <LPTIM_Disable+0x18a>
 80094ba:	4a1d      	ldr	r2, [pc, #116]	@ (8009530 <LPTIM_Disable+0x1f8>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d00b      	beq.n	80094d8 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 80094c0:	e015      	b.n	80094ee <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80094c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80094c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80094cc:	4919      	ldr	r1, [pc, #100]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80094ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d0:	4313      	orrs	r3, r2
 80094d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 80094d6:	e00a      	b.n	80094ee <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80094d8:	4b16      	ldr	r3, [pc, #88]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80094da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094e2:	4914      	ldr	r1, [pc, #80]	@ (8009534 <LPTIM_Disable+0x1fc>)
 80094e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e6:	4313      	orrs	r3, r2
 80094e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 80094ec:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	691a      	ldr	r2, [r3, #16]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0201 	bic.w	r2, r2, #1
 80094fc:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009504:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	6a3a      	ldr	r2, [r7, #32]
 800950c:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	697a      	ldr	r2, [r7, #20]
 8009514:	621a      	str	r2, [r3, #32]
 8009516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009518:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	f383 8810 	msr	PRIMASK, r3
}
 8009520:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009522:	bf00      	nop
 8009524:	3730      	adds	r7, #48	@ 0x30
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	40007c00 	.word	0x40007c00
 8009530:	40009400 	.word	0x40009400
 8009534:	40021000 	.word	0x40021000

08009538 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009538:	b480      	push	{r7}
 800953a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800953c:	4b04      	ldr	r3, [pc, #16]	@ (8009550 <HAL_PWREx_GetVoltageRange+0x18>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009544:	4618      	mov	r0, r3
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	40007000 	.word	0x40007000

08009554 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009562:	d007      	beq.n	8009574 <HAL_PWREx_ControlVoltageScaling+0x20>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800956a:	d003      	beq.n	8009574 <HAL_PWREx_ControlVoltageScaling+0x20>
 800956c:	21a7      	movs	r1, #167	@ 0xa7
 800956e:	4826      	ldr	r0, [pc, #152]	@ (8009608 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8009570:	f7fd fd2e 	bl	8006fd0 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800957a:	d130      	bne.n	80095de <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800957c:	4b23      	ldr	r3, [pc, #140]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009588:	d038      	beq.n	80095fc <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800958a:	4b20      	ldr	r3, [pc, #128]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009592:	4a1e      	ldr	r2, [pc, #120]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009594:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009598:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800959a:	4b1d      	ldr	r3, [pc, #116]	@ (8009610 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2232      	movs	r2, #50	@ 0x32
 80095a0:	fb02 f303 	mul.w	r3, r2, r3
 80095a4:	4a1b      	ldr	r2, [pc, #108]	@ (8009614 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 80095a6:	fba2 2303 	umull	r2, r3, r2, r3
 80095aa:	0c9b      	lsrs	r3, r3, #18
 80095ac:	3301      	adds	r3, #1
 80095ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80095b0:	e002      	b.n	80095b8 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	3b01      	subs	r3, #1
 80095b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80095b8:	4b14      	ldr	r3, [pc, #80]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095c4:	d102      	bne.n	80095cc <HAL_PWREx_ControlVoltageScaling+0x78>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d1f2      	bne.n	80095b2 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80095cc:	4b0f      	ldr	r3, [pc, #60]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80095ce:	695b      	ldr	r3, [r3, #20]
 80095d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095d8:	d110      	bne.n	80095fc <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e00f      	b.n	80095fe <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80095de:	4b0b      	ldr	r3, [pc, #44]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80095e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095ea:	d007      	beq.n	80095fc <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80095ec:	4b07      	ldr	r3, [pc, #28]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80095f4:	4a05      	ldr	r2, [pc, #20]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80095f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80095fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	08011d60 	.word	0x08011d60
 800960c:	40007000 	.word	0x40007000
 8009610:	20000018 	.word	0x20000018
 8009614:	431bde83 	.word	0x431bde83

08009618 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b088      	sub	sp, #32
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d102      	bne.n	800962c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	f000 bcef 	b.w	800a00a <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d008      	beq.n	8009646 <HAL_RCC_OscConfig+0x2e>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b1f      	cmp	r3, #31
 800963a:	d904      	bls.n	8009646 <HAL_RCC_OscConfig+0x2e>
 800963c:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8009640:	489a      	ldr	r0, [pc, #616]	@ (80098ac <HAL_RCC_OscConfig+0x294>)
 8009642:	f7fd fcc5 	bl	8006fd0 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009646:	4b9a      	ldr	r3, [pc, #616]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	f003 030c 	and.w	r3, r3, #12
 800964e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009650:	4b97      	ldr	r3, [pc, #604]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	f003 0303 	and.w	r3, r3, #3
 8009658:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f003 0310 	and.w	r3, r3, #16
 8009662:	2b00      	cmp	r3, #0
 8009664:	f000 813d 	beq.w	80098e2 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d008      	beq.n	8009682 <HAL_RCC_OscConfig+0x6a>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	699b      	ldr	r3, [r3, #24]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d004      	beq.n	8009682 <HAL_RCC_OscConfig+0x6a>
 8009678:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800967c:	488b      	ldr	r0, [pc, #556]	@ (80098ac <HAL_RCC_OscConfig+0x294>)
 800967e:	f7fd fca7 	bl	8006fd0 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	69db      	ldr	r3, [r3, #28]
 8009686:	2bff      	cmp	r3, #255	@ 0xff
 8009688:	d904      	bls.n	8009694 <HAL_RCC_OscConfig+0x7c>
 800968a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800968e:	4887      	ldr	r0, [pc, #540]	@ (80098ac <HAL_RCC_OscConfig+0x294>)
 8009690:	f7fd fc9e 	bl	8006fd0 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6a1b      	ldr	r3, [r3, #32]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d030      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6a1b      	ldr	r3, [r3, #32]
 80096a0:	2b10      	cmp	r3, #16
 80096a2:	d02c      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6a1b      	ldr	r3, [r3, #32]
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d028      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6a1b      	ldr	r3, [r3, #32]
 80096b0:	2b30      	cmp	r3, #48	@ 0x30
 80096b2:	d024      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a1b      	ldr	r3, [r3, #32]
 80096b8:	2b40      	cmp	r3, #64	@ 0x40
 80096ba:	d020      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6a1b      	ldr	r3, [r3, #32]
 80096c0:	2b50      	cmp	r3, #80	@ 0x50
 80096c2:	d01c      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a1b      	ldr	r3, [r3, #32]
 80096c8:	2b60      	cmp	r3, #96	@ 0x60
 80096ca:	d018      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6a1b      	ldr	r3, [r3, #32]
 80096d0:	2b70      	cmp	r3, #112	@ 0x70
 80096d2:	d014      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6a1b      	ldr	r3, [r3, #32]
 80096d8:	2b80      	cmp	r3, #128	@ 0x80
 80096da:	d010      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6a1b      	ldr	r3, [r3, #32]
 80096e0:	2b90      	cmp	r3, #144	@ 0x90
 80096e2:	d00c      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6a1b      	ldr	r3, [r3, #32]
 80096e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80096ea:	d008      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6a1b      	ldr	r3, [r3, #32]
 80096f0:	2bb0      	cmp	r3, #176	@ 0xb0
 80096f2:	d004      	beq.n	80096fe <HAL_RCC_OscConfig+0xe6>
 80096f4:	f240 11ad 	movw	r1, #429	@ 0x1ad
 80096f8:	486c      	ldr	r0, [pc, #432]	@ (80098ac <HAL_RCC_OscConfig+0x294>)
 80096fa:	f7fd fc69 	bl	8006fd0 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80096fe:	69bb      	ldr	r3, [r7, #24]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d007      	beq.n	8009714 <HAL_RCC_OscConfig+0xfc>
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	2b0c      	cmp	r3, #12
 8009708:	f040 808e 	bne.w	8009828 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	2b01      	cmp	r3, #1
 8009710:	f040 808a 	bne.w	8009828 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009714:	4b66      	ldr	r3, [pc, #408]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f003 0302 	and.w	r3, r3, #2
 800971c:	2b00      	cmp	r3, #0
 800971e:	d006      	beq.n	800972e <HAL_RCC_OscConfig+0x116>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d102      	bne.n	800972e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	f000 bc6e 	b.w	800a00a <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1a      	ldr	r2, [r3, #32]
 8009732:	4b5f      	ldr	r3, [pc, #380]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f003 0308 	and.w	r3, r3, #8
 800973a:	2b00      	cmp	r3, #0
 800973c:	d004      	beq.n	8009748 <HAL_RCC_OscConfig+0x130>
 800973e:	4b5c      	ldr	r3, [pc, #368]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009746:	e005      	b.n	8009754 <HAL_RCC_OscConfig+0x13c>
 8009748:	4b59      	ldr	r3, [pc, #356]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 800974a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800974e:	091b      	lsrs	r3, r3, #4
 8009750:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009754:	4293      	cmp	r3, r2
 8009756:	d224      	bcs.n	80097a2 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6a1b      	ldr	r3, [r3, #32]
 800975c:	4618      	mov	r0, r3
 800975e:	f000 fec1 	bl	800a4e4 <RCC_SetFlashLatencyFromMSIRange>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	f000 bc4e 	b.w	800a00a <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800976e:	4b50      	ldr	r3, [pc, #320]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a4f      	ldr	r2, [pc, #316]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009774:	f043 0308 	orr.w	r3, r3, #8
 8009778:	6013      	str	r3, [r2, #0]
 800977a:	4b4d      	ldr	r3, [pc, #308]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6a1b      	ldr	r3, [r3, #32]
 8009786:	494a      	ldr	r1, [pc, #296]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009788:	4313      	orrs	r3, r2
 800978a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800978c:	4b48      	ldr	r3, [pc, #288]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	69db      	ldr	r3, [r3, #28]
 8009798:	021b      	lsls	r3, r3, #8
 800979a:	4945      	ldr	r1, [pc, #276]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 800979c:	4313      	orrs	r3, r2
 800979e:	604b      	str	r3, [r1, #4]
 80097a0:	e026      	b.n	80097f0 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80097a2:	4b43      	ldr	r3, [pc, #268]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a42      	ldr	r2, [pc, #264]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097a8:	f043 0308 	orr.w	r3, r3, #8
 80097ac:	6013      	str	r3, [r2, #0]
 80097ae:	4b40      	ldr	r3, [pc, #256]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a1b      	ldr	r3, [r3, #32]
 80097ba:	493d      	ldr	r1, [pc, #244]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097bc:	4313      	orrs	r3, r2
 80097be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80097c0:	4b3b      	ldr	r3, [pc, #236]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	69db      	ldr	r3, [r3, #28]
 80097cc:	021b      	lsls	r3, r3, #8
 80097ce:	4938      	ldr	r1, [pc, #224]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097d0:	4313      	orrs	r3, r2
 80097d2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10a      	bne.n	80097f0 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 fe80 	bl	800a4e4 <RCC_SetFlashLatencyFromMSIRange>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d002      	beq.n	80097f0 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	f000 bc0d 	b.w	800a00a <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80097f0:	f000 fdb4 	bl	800a35c <HAL_RCC_GetSysClockFreq>
 80097f4:	4602      	mov	r2, r0
 80097f6:	4b2e      	ldr	r3, [pc, #184]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 80097f8:	689b      	ldr	r3, [r3, #8]
 80097fa:	091b      	lsrs	r3, r3, #4
 80097fc:	f003 030f 	and.w	r3, r3, #15
 8009800:	492c      	ldr	r1, [pc, #176]	@ (80098b4 <HAL_RCC_OscConfig+0x29c>)
 8009802:	5ccb      	ldrb	r3, [r1, r3]
 8009804:	f003 031f 	and.w	r3, r3, #31
 8009808:	fa22 f303 	lsr.w	r3, r2, r3
 800980c:	4a2a      	ldr	r2, [pc, #168]	@ (80098b8 <HAL_RCC_OscConfig+0x2a0>)
 800980e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009810:	4b2a      	ldr	r3, [pc, #168]	@ (80098bc <HAL_RCC_OscConfig+0x2a4>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4618      	mov	r0, r3
 8009816:	f7fe f9b5 	bl	8007b84 <HAL_InitTick>
 800981a:	4603      	mov	r3, r0
 800981c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800981e:	7bfb      	ldrb	r3, [r7, #15]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d05d      	beq.n	80098e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	e3f0      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	699b      	ldr	r3, [r3, #24]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d032      	beq.n	8009896 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009830:	4b1f      	ldr	r3, [pc, #124]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a1e      	ldr	r2, [pc, #120]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009836:	f043 0301 	orr.w	r3, r3, #1
 800983a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800983c:	f7fe f9f2 	bl	8007c24 <HAL_GetTick>
 8009840:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009842:	e008      	b.n	8009856 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009844:	f7fe f9ee 	bl	8007c24 <HAL_GetTick>
 8009848:	4602      	mov	r2, r0
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	2b02      	cmp	r3, #2
 8009850:	d901      	bls.n	8009856 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e3d9      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009856:	4b16      	ldr	r3, [pc, #88]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f003 0302 	and.w	r3, r3, #2
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0f0      	beq.n	8009844 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009862:	4b13      	ldr	r3, [pc, #76]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a12      	ldr	r2, [pc, #72]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009868:	f043 0308 	orr.w	r3, r3, #8
 800986c:	6013      	str	r3, [r2, #0]
 800986e:	4b10      	ldr	r3, [pc, #64]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	490d      	ldr	r1, [pc, #52]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 800987c:	4313      	orrs	r3, r2
 800987e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009880:	4b0b      	ldr	r3, [pc, #44]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	69db      	ldr	r3, [r3, #28]
 800988c:	021b      	lsls	r3, r3, #8
 800988e:	4908      	ldr	r1, [pc, #32]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009890:	4313      	orrs	r3, r2
 8009892:	604b      	str	r3, [r1, #4]
 8009894:	e025      	b.n	80098e2 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009896:	4b06      	ldr	r3, [pc, #24]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a05      	ldr	r2, [pc, #20]	@ (80098b0 <HAL_RCC_OscConfig+0x298>)
 800989c:	f023 0301 	bic.w	r3, r3, #1
 80098a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80098a2:	f7fe f9bf 	bl	8007c24 <HAL_GetTick>
 80098a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80098a8:	e013      	b.n	80098d2 <HAL_RCC_OscConfig+0x2ba>
 80098aa:	bf00      	nop
 80098ac:	08011d9c 	.word	0x08011d9c
 80098b0:	40021000 	.word	0x40021000
 80098b4:	08011f90 	.word	0x08011f90
 80098b8:	20000018 	.word	0x20000018
 80098bc:	2000001c 	.word	0x2000001c
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80098c0:	f7fe f9b0 	bl	8007c24 <HAL_GetTick>
 80098c4:	4602      	mov	r2, r0
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	1ad3      	subs	r3, r2, r3
 80098ca:	2b02      	cmp	r3, #2
 80098cc:	d901      	bls.n	80098d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80098ce:	2303      	movs	r3, #3
 80098d0:	e39b      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80098d2:	4b97      	ldr	r3, [pc, #604]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 0302 	and.w	r3, r3, #2
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d1f0      	bne.n	80098c0 <HAL_RCC_OscConfig+0x2a8>
 80098de:	e000      	b.n	80098e2 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80098e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f003 0301 	and.w	r3, r3, #1
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d07e      	beq.n	80099ec <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00e      	beq.n	8009914 <HAL_RCC_OscConfig+0x2fc>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098fe:	d009      	beq.n	8009914 <HAL_RCC_OscConfig+0x2fc>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009908:	d004      	beq.n	8009914 <HAL_RCC_OscConfig+0x2fc>
 800990a:	f240 2119 	movw	r1, #537	@ 0x219
 800990e:	4889      	ldr	r0, [pc, #548]	@ (8009b34 <HAL_RCC_OscConfig+0x51c>)
 8009910:	f7fd fb5e 	bl	8006fd0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	2b08      	cmp	r3, #8
 8009918:	d005      	beq.n	8009926 <HAL_RCC_OscConfig+0x30e>
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	2b0c      	cmp	r3, #12
 800991e:	d10e      	bne.n	800993e <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	2b03      	cmp	r3, #3
 8009924:	d10b      	bne.n	800993e <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009926:	4b82      	ldr	r3, [pc, #520]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800992e:	2b00      	cmp	r3, #0
 8009930:	d05b      	beq.n	80099ea <HAL_RCC_OscConfig+0x3d2>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d157      	bne.n	80099ea <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	e365      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009946:	d106      	bne.n	8009956 <HAL_RCC_OscConfig+0x33e>
 8009948:	4b79      	ldr	r3, [pc, #484]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a78      	ldr	r2, [pc, #480]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 800994e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009952:	6013      	str	r3, [r2, #0]
 8009954:	e01d      	b.n	8009992 <HAL_RCC_OscConfig+0x37a>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800995e:	d10c      	bne.n	800997a <HAL_RCC_OscConfig+0x362>
 8009960:	4b73      	ldr	r3, [pc, #460]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a72      	ldr	r2, [pc, #456]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009966:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	4b70      	ldr	r3, [pc, #448]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a6f      	ldr	r2, [pc, #444]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009976:	6013      	str	r3, [r2, #0]
 8009978:	e00b      	b.n	8009992 <HAL_RCC_OscConfig+0x37a>
 800997a:	4b6d      	ldr	r3, [pc, #436]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a6c      	ldr	r2, [pc, #432]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009984:	6013      	str	r3, [r2, #0]
 8009986:	4b6a      	ldr	r3, [pc, #424]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a69      	ldr	r2, [pc, #420]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 800998c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009990:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d013      	beq.n	80099c2 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800999a:	f7fe f943 	bl	8007c24 <HAL_GetTick>
 800999e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80099a0:	e008      	b.n	80099b4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099a2:	f7fe f93f 	bl	8007c24 <HAL_GetTick>
 80099a6:	4602      	mov	r2, r0
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	1ad3      	subs	r3, r2, r3
 80099ac:	2b64      	cmp	r3, #100	@ 0x64
 80099ae:	d901      	bls.n	80099b4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80099b0:	2303      	movs	r3, #3
 80099b2:	e32a      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80099b4:	4b5e      	ldr	r3, [pc, #376]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d0f0      	beq.n	80099a2 <HAL_RCC_OscConfig+0x38a>
 80099c0:	e014      	b.n	80099ec <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099c2:	f7fe f92f 	bl	8007c24 <HAL_GetTick>
 80099c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80099c8:	e008      	b.n	80099dc <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099ca:	f7fe f92b 	bl	8007c24 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	2b64      	cmp	r3, #100	@ 0x64
 80099d6:	d901      	bls.n	80099dc <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	e316      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80099dc:	4b54      	ldr	r3, [pc, #336]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d1f0      	bne.n	80099ca <HAL_RCC_OscConfig+0x3b2>
 80099e8:	e000      	b.n	80099ec <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099ea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0302 	and.w	r3, r3, #2
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d077      	beq.n	8009ae8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d009      	beq.n	8009a14 <HAL_RCC_OscConfig+0x3fc>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	68db      	ldr	r3, [r3, #12]
 8009a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a08:	d004      	beq.n	8009a14 <HAL_RCC_OscConfig+0x3fc>
 8009a0a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8009a0e:	4849      	ldr	r0, [pc, #292]	@ (8009b34 <HAL_RCC_OscConfig+0x51c>)
 8009a10:	f7fd fade 	bl	8006fd0 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	691b      	ldr	r3, [r3, #16]
 8009a18:	2b1f      	cmp	r3, #31
 8009a1a:	d904      	bls.n	8009a26 <HAL_RCC_OscConfig+0x40e>
 8009a1c:	f240 214d 	movw	r1, #589	@ 0x24d
 8009a20:	4844      	ldr	r0, [pc, #272]	@ (8009b34 <HAL_RCC_OscConfig+0x51c>)
 8009a22:	f7fd fad5 	bl	8006fd0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	2b04      	cmp	r3, #4
 8009a2a:	d005      	beq.n	8009a38 <HAL_RCC_OscConfig+0x420>
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	2b0c      	cmp	r3, #12
 8009a30:	d119      	bne.n	8009a66 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d116      	bne.n	8009a66 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a38:	4b3d      	ldr	r3, [pc, #244]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d005      	beq.n	8009a50 <HAL_RCC_OscConfig+0x438>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e2dc      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a50:	4b37      	ldr	r3, [pc, #220]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	061b      	lsls	r3, r3, #24
 8009a5e:	4934      	ldr	r1, [pc, #208]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009a60:	4313      	orrs	r3, r2
 8009a62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a64:	e040      	b.n	8009ae8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d023      	beq.n	8009ab6 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009a6e:	4b30      	ldr	r3, [pc, #192]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a2f      	ldr	r2, [pc, #188]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a7a:	f7fe f8d3 	bl	8007c24 <HAL_GetTick>
 8009a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a80:	e008      	b.n	8009a94 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a82:	f7fe f8cf 	bl	8007c24 <HAL_GetTick>
 8009a86:	4602      	mov	r2, r0
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	1ad3      	subs	r3, r2, r3
 8009a8c:	2b02      	cmp	r3, #2
 8009a8e:	d901      	bls.n	8009a94 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009a90:	2303      	movs	r3, #3
 8009a92:	e2ba      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a94:	4b26      	ldr	r3, [pc, #152]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d0f0      	beq.n	8009a82 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009aa0:	4b23      	ldr	r3, [pc, #140]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	691b      	ldr	r3, [r3, #16]
 8009aac:	061b      	lsls	r3, r3, #24
 8009aae:	4920      	ldr	r1, [pc, #128]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	604b      	str	r3, [r1, #4]
 8009ab4:	e018      	b.n	8009ae8 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a1d      	ldr	r2, [pc, #116]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009abc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ac0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ac2:	f7fe f8af 	bl	8007c24 <HAL_GetTick>
 8009ac6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009ac8:	e008      	b.n	8009adc <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009aca:	f7fe f8ab 	bl	8007c24 <HAL_GetTick>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	1ad3      	subs	r3, r2, r3
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d901      	bls.n	8009adc <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	e296      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009adc:	4b14      	ldr	r3, [pc, #80]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d1f0      	bne.n	8009aca <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f003 0308 	and.w	r3, r3, #8
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d04e      	beq.n	8009b92 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	695b      	ldr	r3, [r3, #20]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d008      	beq.n	8009b0e <HAL_RCC_OscConfig+0x4f6>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	695b      	ldr	r3, [r3, #20]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d004      	beq.n	8009b0e <HAL_RCC_OscConfig+0x4f6>
 8009b04:	f240 218d 	movw	r1, #653	@ 0x28d
 8009b08:	480a      	ldr	r0, [pc, #40]	@ (8009b34 <HAL_RCC_OscConfig+0x51c>)
 8009b0a:	f7fd fa61 	bl	8006fd0 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	695b      	ldr	r3, [r3, #20]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d021      	beq.n	8009b5a <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b16:	4b06      	ldr	r3, [pc, #24]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b1c:	4a04      	ldr	r2, [pc, #16]	@ (8009b30 <HAL_RCC_OscConfig+0x518>)
 8009b1e:	f043 0301 	orr.w	r3, r3, #1
 8009b22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b26:	f7fe f87d 	bl	8007c24 <HAL_GetTick>
 8009b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009b2c:	e00d      	b.n	8009b4a <HAL_RCC_OscConfig+0x532>
 8009b2e:	bf00      	nop
 8009b30:	40021000 	.word	0x40021000
 8009b34:	08011d9c 	.word	0x08011d9c
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b38:	f7fe f874 	bl	8007c24 <HAL_GetTick>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	1ad3      	subs	r3, r2, r3
 8009b42:	2b02      	cmp	r3, #2
 8009b44:	d901      	bls.n	8009b4a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8009b46:	2303      	movs	r3, #3
 8009b48:	e25f      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009b4a:	4b66      	ldr	r3, [pc, #408]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b50:	f003 0302 	and.w	r3, r3, #2
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d0ef      	beq.n	8009b38 <HAL_RCC_OscConfig+0x520>
 8009b58:	e01b      	b.n	8009b92 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009b5a:	4b62      	ldr	r3, [pc, #392]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b60:	4a60      	ldr	r2, [pc, #384]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009b62:	f023 0301 	bic.w	r3, r3, #1
 8009b66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b6a:	f7fe f85b 	bl	8007c24 <HAL_GetTick>
 8009b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009b70:	e008      	b.n	8009b84 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b72:	f7fe f857 	bl	8007c24 <HAL_GetTick>
 8009b76:	4602      	mov	r2, r0
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	1ad3      	subs	r3, r2, r3
 8009b7c:	2b02      	cmp	r3, #2
 8009b7e:	d901      	bls.n	8009b84 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8009b80:	2303      	movs	r3, #3
 8009b82:	e242      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009b84:	4b57      	ldr	r3, [pc, #348]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b8a:	f003 0302 	and.w	r3, r3, #2
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d1ef      	bne.n	8009b72 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0304 	and.w	r3, r3, #4
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f000 80b8 	beq.w	8009d10 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d00c      	beq.n	8009bc6 <HAL_RCC_OscConfig+0x5ae>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d008      	beq.n	8009bc6 <HAL_RCC_OscConfig+0x5ae>
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	689b      	ldr	r3, [r3, #8]
 8009bb8:	2b05      	cmp	r3, #5
 8009bba:	d004      	beq.n	8009bc6 <HAL_RCC_OscConfig+0x5ae>
 8009bbc:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8009bc0:	4849      	ldr	r0, [pc, #292]	@ (8009ce8 <HAL_RCC_OscConfig+0x6d0>)
 8009bc2:	f7fd fa05 	bl	8006fd0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009bc6:	4b47      	ldr	r3, [pc, #284]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10d      	bne.n	8009bee <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009bd2:	4b44      	ldr	r3, [pc, #272]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bd6:	4a43      	ldr	r2, [pc, #268]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009bdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8009bde:	4b41      	ldr	r3, [pc, #260]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009be6:	60bb      	str	r3, [r7, #8]
 8009be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009bea:	2301      	movs	r3, #1
 8009bec:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009bee:	4b3f      	ldr	r3, [pc, #252]	@ (8009cec <HAL_RCC_OscConfig+0x6d4>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d118      	bne.n	8009c2c <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8009cec <HAL_RCC_OscConfig+0x6d4>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	4a3b      	ldr	r2, [pc, #236]	@ (8009cec <HAL_RCC_OscConfig+0x6d4>)
 8009c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c06:	f7fe f80d 	bl	8007c24 <HAL_GetTick>
 8009c0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c0c:	e008      	b.n	8009c20 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c0e:	f7fe f809 	bl	8007c24 <HAL_GetTick>
 8009c12:	4602      	mov	r2, r0
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	1ad3      	subs	r3, r2, r3
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d901      	bls.n	8009c20 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	e1f4      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c20:	4b32      	ldr	r3, [pc, #200]	@ (8009cec <HAL_RCC_OscConfig+0x6d4>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d0f0      	beq.n	8009c0e <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d108      	bne.n	8009c46 <HAL_RCC_OscConfig+0x62e>
 8009c34:	4b2b      	ldr	r3, [pc, #172]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c3a:	4a2a      	ldr	r2, [pc, #168]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c3c:	f043 0301 	orr.w	r3, r3, #1
 8009c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009c44:	e024      	b.n	8009c90 <HAL_RCC_OscConfig+0x678>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	2b05      	cmp	r3, #5
 8009c4c:	d110      	bne.n	8009c70 <HAL_RCC_OscConfig+0x658>
 8009c4e:	4b25      	ldr	r3, [pc, #148]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c54:	4a23      	ldr	r2, [pc, #140]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c56:	f043 0304 	orr.w	r3, r3, #4
 8009c5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009c5e:	4b21      	ldr	r3, [pc, #132]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c64:	4a1f      	ldr	r2, [pc, #124]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c66:	f043 0301 	orr.w	r3, r3, #1
 8009c6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009c6e:	e00f      	b.n	8009c90 <HAL_RCC_OscConfig+0x678>
 8009c70:	4b1c      	ldr	r3, [pc, #112]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c76:	4a1b      	ldr	r2, [pc, #108]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c78:	f023 0301 	bic.w	r3, r3, #1
 8009c7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009c80:	4b18      	ldr	r3, [pc, #96]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c86:	4a17      	ldr	r2, [pc, #92]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009c88:	f023 0304 	bic.w	r3, r3, #4
 8009c8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d016      	beq.n	8009cc6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c98:	f7fd ffc4 	bl	8007c24 <HAL_GetTick>
 8009c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c9e:	e00a      	b.n	8009cb6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ca0:	f7fd ffc0 	bl	8007c24 <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d901      	bls.n	8009cb6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e1a9      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ce4 <HAL_RCC_OscConfig+0x6cc>)
 8009cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cbc:	f003 0302 	and.w	r3, r3, #2
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d0ed      	beq.n	8009ca0 <HAL_RCC_OscConfig+0x688>
 8009cc4:	e01b      	b.n	8009cfe <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cc6:	f7fd ffad 	bl	8007c24 <HAL_GetTick>
 8009cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009ccc:	e010      	b.n	8009cf0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009cce:	f7fd ffa9 	bl	8007c24 <HAL_GetTick>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	1ad3      	subs	r3, r2, r3
 8009cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d907      	bls.n	8009cf0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	e192      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
 8009ce4:	40021000 	.word	0x40021000
 8009ce8:	08011d9c 	.word	0x08011d9c
 8009cec:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009cf0:	4b98      	ldr	r3, [pc, #608]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cf6:	f003 0302 	and.w	r3, r3, #2
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1e7      	bne.n	8009cce <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009cfe:	7ffb      	ldrb	r3, [r7, #31]
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d105      	bne.n	8009d10 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d04:	4b93      	ldr	r3, [pc, #588]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d08:	4a92      	ldr	r2, [pc, #584]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d0e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d00c      	beq.n	8009d32 <HAL_RCC_OscConfig+0x71a>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d008      	beq.n	8009d32 <HAL_RCC_OscConfig+0x71a>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	d004      	beq.n	8009d32 <HAL_RCC_OscConfig+0x71a>
 8009d28:	f240 316e 	movw	r1, #878	@ 0x36e
 8009d2c:	488a      	ldr	r0, [pc, #552]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009d2e:	f7fd f94f 	bl	8006fd0 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f000 8166 	beq.w	800a008 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d40:	2b02      	cmp	r3, #2
 8009d42:	f040 813c 	bne.w	8009fbe <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d010      	beq.n	8009d70 <HAL_RCC_OscConfig+0x758>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d00c      	beq.n	8009d70 <HAL_RCC_OscConfig+0x758>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d5a:	2b02      	cmp	r3, #2
 8009d5c:	d008      	beq.n	8009d70 <HAL_RCC_OscConfig+0x758>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d62:	2b03      	cmp	r3, #3
 8009d64:	d004      	beq.n	8009d70 <HAL_RCC_OscConfig+0x758>
 8009d66:	f240 3176 	movw	r1, #886	@ 0x376
 8009d6a:	487b      	ldr	r0, [pc, #492]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009d6c:	f7fd f930 	bl	8006fd0 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d003      	beq.n	8009d80 <HAL_RCC_OscConfig+0x768>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d7c:	2b08      	cmp	r3, #8
 8009d7e:	d904      	bls.n	8009d8a <HAL_RCC_OscConfig+0x772>
 8009d80:	f240 3177 	movw	r1, #887	@ 0x377
 8009d84:	4874      	ldr	r0, [pc, #464]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009d86:	f7fd f923 	bl	8006fd0 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d8e:	2b07      	cmp	r3, #7
 8009d90:	d903      	bls.n	8009d9a <HAL_RCC_OscConfig+0x782>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d96:	2b56      	cmp	r3, #86	@ 0x56
 8009d98:	d904      	bls.n	8009da4 <HAL_RCC_OscConfig+0x78c>
 8009d9a:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8009d9e:	486e      	ldr	r0, [pc, #440]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009da0:	f7fd f916 	bl	8006fd0 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da8:	2b07      	cmp	r3, #7
 8009daa:	d008      	beq.n	8009dbe <HAL_RCC_OscConfig+0x7a6>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009db0:	2b11      	cmp	r3, #17
 8009db2:	d004      	beq.n	8009dbe <HAL_RCC_OscConfig+0x7a6>
 8009db4:	f240 317a 	movw	r1, #890	@ 0x37a
 8009db8:	4867      	ldr	r0, [pc, #412]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009dba:	f7fd f909 	bl	8006fd0 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc2:	2b02      	cmp	r3, #2
 8009dc4:	d010      	beq.n	8009de8 <HAL_RCC_OscConfig+0x7d0>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dca:	2b04      	cmp	r3, #4
 8009dcc:	d00c      	beq.n	8009de8 <HAL_RCC_OscConfig+0x7d0>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd2:	2b06      	cmp	r3, #6
 8009dd4:	d008      	beq.n	8009de8 <HAL_RCC_OscConfig+0x7d0>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dda:	2b08      	cmp	r3, #8
 8009ddc:	d004      	beq.n	8009de8 <HAL_RCC_OscConfig+0x7d0>
 8009dde:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 8009de2:	485d      	ldr	r0, [pc, #372]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009de4:	f7fd f8f4 	bl	8006fd0 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dec:	2b02      	cmp	r3, #2
 8009dee:	d010      	beq.n	8009e12 <HAL_RCC_OscConfig+0x7fa>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009df4:	2b04      	cmp	r3, #4
 8009df6:	d00c      	beq.n	8009e12 <HAL_RCC_OscConfig+0x7fa>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dfc:	2b06      	cmp	r3, #6
 8009dfe:	d008      	beq.n	8009e12 <HAL_RCC_OscConfig+0x7fa>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e04:	2b08      	cmp	r3, #8
 8009e06:	d004      	beq.n	8009e12 <HAL_RCC_OscConfig+0x7fa>
 8009e08:	f240 317d 	movw	r1, #893	@ 0x37d
 8009e0c:	4852      	ldr	r0, [pc, #328]	@ (8009f58 <HAL_RCC_OscConfig+0x940>)
 8009e0e:	f7fd f8df 	bl	8006fd0 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009e12:	4b50      	ldr	r3, [pc, #320]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	f003 0203 	and.w	r2, r3, #3
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d130      	bne.n	8009e88 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e30:	3b01      	subs	r3, #1
 8009e32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d127      	bne.n	8009e88 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d11f      	bne.n	8009e88 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009e52:	2a07      	cmp	r2, #7
 8009e54:	bf14      	ite	ne
 8009e56:	2201      	movne	r2, #1
 8009e58:	2200      	moveq	r2, #0
 8009e5a:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d113      	bne.n	8009e88 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e6a:	085b      	lsrs	r3, r3, #1
 8009e6c:	3b01      	subs	r3, #1
 8009e6e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d109      	bne.n	8009e88 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e7e:	085b      	lsrs	r3, r3, #1
 8009e80:	3b01      	subs	r3, #1
 8009e82:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d074      	beq.n	8009f72 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	2b0c      	cmp	r3, #12
 8009e8c:	d06f      	beq.n	8009f6e <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009e8e:	4b31      	ldr	r3, [pc, #196]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d105      	bne.n	8009ea6 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009e9a:	4b2e      	ldr	r3, [pc, #184]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d001      	beq.n	8009eaa <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e0af      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009eaa:	4b2a      	ldr	r3, [pc, #168]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a29      	ldr	r2, [pc, #164]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009eb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009eb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009eb6:	f7fd feb5 	bl	8007c24 <HAL_GetTick>
 8009eba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ebc:	e008      	b.n	8009ed0 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ebe:	f7fd feb1 	bl	8007c24 <HAL_GetTick>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	1ad3      	subs	r3, r2, r3
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	d901      	bls.n	8009ed0 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 8009ecc:	2303      	movs	r3, #3
 8009ece:	e09c      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ed0:	4b20      	ldr	r3, [pc, #128]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d1f0      	bne.n	8009ebe <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009edc:	4b1d      	ldr	r3, [pc, #116]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009ede:	68da      	ldr	r2, [r3, #12]
 8009ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8009f5c <HAL_RCC_OscConfig+0x944>)
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009eec:	3a01      	subs	r2, #1
 8009eee:	0112      	lsls	r2, r2, #4
 8009ef0:	4311      	orrs	r1, r2
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009ef6:	0212      	lsls	r2, r2, #8
 8009ef8:	4311      	orrs	r1, r2
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009efe:	0852      	lsrs	r2, r2, #1
 8009f00:	3a01      	subs	r2, #1
 8009f02:	0552      	lsls	r2, r2, #21
 8009f04:	4311      	orrs	r1, r2
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009f0a:	0852      	lsrs	r2, r2, #1
 8009f0c:	3a01      	subs	r2, #1
 8009f0e:	0652      	lsls	r2, r2, #25
 8009f10:	4311      	orrs	r1, r2
 8009f12:	687a      	ldr	r2, [r7, #4]
 8009f14:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009f16:	0912      	lsrs	r2, r2, #4
 8009f18:	0452      	lsls	r2, r2, #17
 8009f1a:	430a      	orrs	r2, r1
 8009f1c:	490d      	ldr	r1, [pc, #52]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009f22:	4b0c      	ldr	r3, [pc, #48]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a0b      	ldr	r2, [pc, #44]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009f28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f2c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009f2e:	4b09      	ldr	r3, [pc, #36]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	4a08      	ldr	r2, [pc, #32]	@ (8009f54 <HAL_RCC_OscConfig+0x93c>)
 8009f34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f38:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009f3a:	f7fd fe73 	bl	8007c24 <HAL_GetTick>
 8009f3e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f40:	e00e      	b.n	8009f60 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f42:	f7fd fe6f 	bl	8007c24 <HAL_GetTick>
 8009f46:	4602      	mov	r2, r0
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	1ad3      	subs	r3, r2, r3
 8009f4c:	2b02      	cmp	r3, #2
 8009f4e:	d907      	bls.n	8009f60 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8009f50:	2303      	movs	r3, #3
 8009f52:	e05a      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
 8009f54:	40021000 	.word	0x40021000
 8009f58:	08011d9c 	.word	0x08011d9c
 8009f5c:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f60:	4b2c      	ldr	r3, [pc, #176]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d0ea      	beq.n	8009f42 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009f6c:	e04c      	b.n	800a008 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e04b      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f72:	4b28      	ldr	r3, [pc, #160]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d144      	bne.n	800a008 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009f7e:	4b25      	ldr	r3, [pc, #148]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a24      	ldr	r2, [pc, #144]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009f84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f88:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009f8a:	4b22      	ldr	r3, [pc, #136]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	4a21      	ldr	r2, [pc, #132]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009f90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f94:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009f96:	f7fd fe45 	bl	8007c24 <HAL_GetTick>
 8009f9a:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f9c:	e008      	b.n	8009fb0 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f9e:	f7fd fe41 	bl	8007c24 <HAL_GetTick>
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	1ad3      	subs	r3, r2, r3
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	d901      	bls.n	8009fb0 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 8009fac:	2303      	movs	r3, #3
 8009fae:	e02c      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fb0:	4b18      	ldr	r3, [pc, #96]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d0f0      	beq.n	8009f9e <HAL_RCC_OscConfig+0x986>
 8009fbc:	e024      	b.n	800a008 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009fbe:	69bb      	ldr	r3, [r7, #24]
 8009fc0:	2b0c      	cmp	r3, #12
 8009fc2:	d01f      	beq.n	800a004 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fc4:	4b13      	ldr	r3, [pc, #76]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a12      	ldr	r2, [pc, #72]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009fca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fd0:	f7fd fe28 	bl	8007c24 <HAL_GetTick>
 8009fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fd6:	e008      	b.n	8009fea <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fd8:	f7fd fe24 	bl	8007c24 <HAL_GetTick>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	1ad3      	subs	r3, r2, r3
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	d901      	bls.n	8009fea <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 8009fe6:	2303      	movs	r3, #3
 8009fe8:	e00f      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fea:	4b0a      	ldr	r3, [pc, #40]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d1f0      	bne.n	8009fd8 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009ff6:	4b07      	ldr	r3, [pc, #28]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009ff8:	68da      	ldr	r2, [r3, #12]
 8009ffa:	4906      	ldr	r1, [pc, #24]	@ (800a014 <HAL_RCC_OscConfig+0x9fc>)
 8009ffc:	4b06      	ldr	r3, [pc, #24]	@ (800a018 <HAL_RCC_OscConfig+0xa00>)
 8009ffe:	4013      	ands	r3, r2
 800a000:	60cb      	str	r3, [r1, #12]
 800a002:	e001      	b.n	800a008 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	e000      	b.n	800a00a <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3720      	adds	r7, #32
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	40021000 	.word	0x40021000
 800a018:	feeefffc 	.word	0xfeeefffc

0800a01c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d101      	bne.n	800a030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a02c:	2301      	movs	r3, #1
 800a02e:	e186      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d003      	beq.n	800a040 <HAL_RCC_ClockConfig+0x24>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2b0f      	cmp	r3, #15
 800a03e:	d904      	bls.n	800a04a <HAL_RCC_ClockConfig+0x2e>
 800a040:	f240 4159 	movw	r1, #1113	@ 0x459
 800a044:	4882      	ldr	r0, [pc, #520]	@ (800a250 <HAL_RCC_ClockConfig+0x234>)
 800a046:	f7fc ffc3 	bl	8006fd0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d010      	beq.n	800a072 <HAL_RCC_ClockConfig+0x56>
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	2b01      	cmp	r3, #1
 800a054:	d00d      	beq.n	800a072 <HAL_RCC_ClockConfig+0x56>
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	2b02      	cmp	r3, #2
 800a05a:	d00a      	beq.n	800a072 <HAL_RCC_ClockConfig+0x56>
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	2b03      	cmp	r3, #3
 800a060:	d007      	beq.n	800a072 <HAL_RCC_ClockConfig+0x56>
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	2b04      	cmp	r3, #4
 800a066:	d004      	beq.n	800a072 <HAL_RCC_ClockConfig+0x56>
 800a068:	f240 415a 	movw	r1, #1114	@ 0x45a
 800a06c:	4878      	ldr	r0, [pc, #480]	@ (800a250 <HAL_RCC_ClockConfig+0x234>)
 800a06e:	f7fc ffaf 	bl	8006fd0 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a072:	4b78      	ldr	r3, [pc, #480]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f003 0307 	and.w	r3, r3, #7
 800a07a:	683a      	ldr	r2, [r7, #0]
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d910      	bls.n	800a0a2 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a080:	4b74      	ldr	r3, [pc, #464]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f023 0207 	bic.w	r2, r3, #7
 800a088:	4972      	ldr	r1, [pc, #456]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	4313      	orrs	r3, r2
 800a08e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a090:	4b70      	ldr	r3, [pc, #448]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f003 0307 	and.w	r3, r3, #7
 800a098:	683a      	ldr	r2, [r7, #0]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d001      	beq.n	800a0a2 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e14d      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f003 0302 	and.w	r3, r3, #2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d039      	beq.n	800a122 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d024      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	2b80      	cmp	r3, #128	@ 0x80
 800a0bc:	d020      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	2b90      	cmp	r3, #144	@ 0x90
 800a0c4:	d01c      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	2ba0      	cmp	r3, #160	@ 0xa0
 800a0cc:	d018      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	2bb0      	cmp	r3, #176	@ 0xb0
 800a0d4:	d014      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	2bc0      	cmp	r3, #192	@ 0xc0
 800a0dc:	d010      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	2bd0      	cmp	r3, #208	@ 0xd0
 800a0e4:	d00c      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	689b      	ldr	r3, [r3, #8]
 800a0ea:	2be0      	cmp	r3, #224	@ 0xe0
 800a0ec:	d008      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	689b      	ldr	r3, [r3, #8]
 800a0f2:	2bf0      	cmp	r3, #240	@ 0xf0
 800a0f4:	d004      	beq.n	800a100 <HAL_RCC_ClockConfig+0xe4>
 800a0f6:	f240 4172 	movw	r1, #1138	@ 0x472
 800a0fa:	4855      	ldr	r0, [pc, #340]	@ (800a250 <HAL_RCC_ClockConfig+0x234>)
 800a0fc:	f7fc ff68 	bl	8006fd0 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	689a      	ldr	r2, [r3, #8]
 800a104:	4b54      	ldr	r3, [pc, #336]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d908      	bls.n	800a122 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a110:	4b51      	ldr	r3, [pc, #324]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	494e      	ldr	r1, [pc, #312]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a11e:	4313      	orrs	r3, r2
 800a120:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f003 0301 	and.w	r3, r3, #1
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d061      	beq.n	800a1f2 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d010      	beq.n	800a158 <HAL_RCC_ClockConfig+0x13c>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d00c      	beq.n	800a158 <HAL_RCC_ClockConfig+0x13c>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	2b02      	cmp	r3, #2
 800a144:	d008      	beq.n	800a158 <HAL_RCC_ClockConfig+0x13c>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	2b03      	cmp	r3, #3
 800a14c:	d004      	beq.n	800a158 <HAL_RCC_ClockConfig+0x13c>
 800a14e:	f240 417d 	movw	r1, #1149	@ 0x47d
 800a152:	483f      	ldr	r0, [pc, #252]	@ (800a250 <HAL_RCC_ClockConfig+0x234>)
 800a154:	f7fc ff3c 	bl	8006fd0 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	2b03      	cmp	r3, #3
 800a15e:	d107      	bne.n	800a170 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a160:	4b3d      	ldr	r3, [pc, #244]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d121      	bne.n	800a1b0 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e0e6      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	2b02      	cmp	r3, #2
 800a176:	d107      	bne.n	800a188 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a178:	4b37      	ldr	r3, [pc, #220]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a180:	2b00      	cmp	r3, #0
 800a182:	d115      	bne.n	800a1b0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a184:	2301      	movs	r3, #1
 800a186:	e0da      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d107      	bne.n	800a1a0 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a190:	4b31      	ldr	r3, [pc, #196]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f003 0302 	and.w	r3, r3, #2
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d109      	bne.n	800a1b0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a19c:	2301      	movs	r3, #1
 800a19e:	e0ce      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1a0:	4b2d      	ldr	r3, [pc, #180]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d101      	bne.n	800a1b0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e0c6      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a1b0:	4b29      	ldr	r3, [pc, #164]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	f023 0203 	bic.w	r2, r3, #3
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	4926      	ldr	r1, [pc, #152]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1c2:	f7fd fd2f 	bl	8007c24 <HAL_GetTick>
 800a1c6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1c8:	e00a      	b.n	800a1e0 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1ca:	f7fd fd2b 	bl	8007c24 <HAL_GetTick>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	1ad3      	subs	r3, r2, r3
 800a1d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d901      	bls.n	800a1e0 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 800a1dc:	2303      	movs	r3, #3
 800a1de:	e0ae      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1e0:	4b1d      	ldr	r3, [pc, #116]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a1e2:	689b      	ldr	r3, [r3, #8]
 800a1e4:	f003 020c 	and.w	r2, r3, #12
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d1eb      	bne.n	800a1ca <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 0302 	and.w	r3, r3, #2
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d010      	beq.n	800a220 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	689a      	ldr	r2, [r3, #8]
 800a202:	4b15      	ldr	r3, [pc, #84]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d208      	bcs.n	800a220 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a20e:	4b12      	ldr	r3, [pc, #72]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	490f      	ldr	r1, [pc, #60]	@ (800a258 <HAL_RCC_ClockConfig+0x23c>)
 800a21c:	4313      	orrs	r3, r2
 800a21e:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a220:	4b0c      	ldr	r3, [pc, #48]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f003 0307 	and.w	r3, r3, #7
 800a228:	683a      	ldr	r2, [r7, #0]
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d216      	bcs.n	800a25c <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a22e:	4b09      	ldr	r3, [pc, #36]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f023 0207 	bic.w	r2, r3, #7
 800a236:	4907      	ldr	r1, [pc, #28]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	4313      	orrs	r3, r2
 800a23c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a23e:	4b05      	ldr	r3, [pc, #20]	@ (800a254 <HAL_RCC_ClockConfig+0x238>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f003 0307 	and.w	r3, r3, #7
 800a246:	683a      	ldr	r2, [r7, #0]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d007      	beq.n	800a25c <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	e076      	b.n	800a33e <HAL_RCC_ClockConfig+0x322>
 800a250:	08011d9c 	.word	0x08011d9c
 800a254:	40022000 	.word	0x40022000
 800a258:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f003 0304 	and.w	r3, r3, #4
 800a264:	2b00      	cmp	r3, #0
 800a266:	d025      	beq.n	800a2b4 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d018      	beq.n	800a2a2 <HAL_RCC_ClockConfig+0x286>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a278:	d013      	beq.n	800a2a2 <HAL_RCC_ClockConfig+0x286>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a282:	d00e      	beq.n	800a2a2 <HAL_RCC_ClockConfig+0x286>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a28c:	d009      	beq.n	800a2a2 <HAL_RCC_ClockConfig+0x286>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a296:	d004      	beq.n	800a2a2 <HAL_RCC_ClockConfig+0x286>
 800a298:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 800a29c:	482a      	ldr	r0, [pc, #168]	@ (800a348 <HAL_RCC_ClockConfig+0x32c>)
 800a29e:	f7fc fe97 	bl	8006fd0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a2a2:	4b2a      	ldr	r3, [pc, #168]	@ (800a34c <HAL_RCC_ClockConfig+0x330>)
 800a2a4:	689b      	ldr	r3, [r3, #8]
 800a2a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	68db      	ldr	r3, [r3, #12]
 800a2ae:	4927      	ldr	r1, [pc, #156]	@ (800a34c <HAL_RCC_ClockConfig+0x330>)
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f003 0308 	and.w	r3, r3, #8
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d026      	beq.n	800a30e <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	691b      	ldr	r3, [r3, #16]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d018      	beq.n	800a2fa <HAL_RCC_ClockConfig+0x2de>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	691b      	ldr	r3, [r3, #16]
 800a2cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2d0:	d013      	beq.n	800a2fa <HAL_RCC_ClockConfig+0x2de>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	691b      	ldr	r3, [r3, #16]
 800a2d6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a2da:	d00e      	beq.n	800a2fa <HAL_RCC_ClockConfig+0x2de>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	691b      	ldr	r3, [r3, #16]
 800a2e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a2e4:	d009      	beq.n	800a2fa <HAL_RCC_ClockConfig+0x2de>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	691b      	ldr	r3, [r3, #16]
 800a2ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a2ee:	d004      	beq.n	800a2fa <HAL_RCC_ClockConfig+0x2de>
 800a2f0:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800a2f4:	4814      	ldr	r0, [pc, #80]	@ (800a348 <HAL_RCC_ClockConfig+0x32c>)
 800a2f6:	f7fc fe6b 	bl	8006fd0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a2fa:	4b14      	ldr	r3, [pc, #80]	@ (800a34c <HAL_RCC_ClockConfig+0x330>)
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	691b      	ldr	r3, [r3, #16]
 800a306:	00db      	lsls	r3, r3, #3
 800a308:	4910      	ldr	r1, [pc, #64]	@ (800a34c <HAL_RCC_ClockConfig+0x330>)
 800a30a:	4313      	orrs	r3, r2
 800a30c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a30e:	f000 f825 	bl	800a35c <HAL_RCC_GetSysClockFreq>
 800a312:	4602      	mov	r2, r0
 800a314:	4b0d      	ldr	r3, [pc, #52]	@ (800a34c <HAL_RCC_ClockConfig+0x330>)
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	091b      	lsrs	r3, r3, #4
 800a31a:	f003 030f 	and.w	r3, r3, #15
 800a31e:	490c      	ldr	r1, [pc, #48]	@ (800a350 <HAL_RCC_ClockConfig+0x334>)
 800a320:	5ccb      	ldrb	r3, [r1, r3]
 800a322:	f003 031f 	and.w	r3, r3, #31
 800a326:	fa22 f303 	lsr.w	r3, r2, r3
 800a32a:	4a0a      	ldr	r2, [pc, #40]	@ (800a354 <HAL_RCC_ClockConfig+0x338>)
 800a32c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a32e:	4b0a      	ldr	r3, [pc, #40]	@ (800a358 <HAL_RCC_ClockConfig+0x33c>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4618      	mov	r0, r3
 800a334:	f7fd fc26 	bl	8007b84 <HAL_InitTick>
 800a338:	4603      	mov	r3, r0
 800a33a:	72fb      	strb	r3, [r7, #11]

  return status;
 800a33c:	7afb      	ldrb	r3, [r7, #11]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3710      	adds	r7, #16
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	08011d9c 	.word	0x08011d9c
 800a34c:	40021000 	.word	0x40021000
 800a350:	08011f90 	.word	0x08011f90
 800a354:	20000018 	.word	0x20000018
 800a358:	2000001c 	.word	0x2000001c

0800a35c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b089      	sub	sp, #36	@ 0x24
 800a360:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a362:	2300      	movs	r3, #0
 800a364:	61fb      	str	r3, [r7, #28]
 800a366:	2300      	movs	r3, #0
 800a368:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a36a:	4b3e      	ldr	r3, [pc, #248]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	f003 030c 	and.w	r3, r3, #12
 800a372:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a374:	4b3b      	ldr	r3, [pc, #236]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	f003 0303 	and.w	r3, r3, #3
 800a37c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d005      	beq.n	800a390 <HAL_RCC_GetSysClockFreq+0x34>
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	2b0c      	cmp	r3, #12
 800a388:	d121      	bne.n	800a3ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d11e      	bne.n	800a3ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a390:	4b34      	ldr	r3, [pc, #208]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f003 0308 	and.w	r3, r3, #8
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d107      	bne.n	800a3ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a39c:	4b31      	ldr	r3, [pc, #196]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a39e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3a2:	0a1b      	lsrs	r3, r3, #8
 800a3a4:	f003 030f 	and.w	r3, r3, #15
 800a3a8:	61fb      	str	r3, [r7, #28]
 800a3aa:	e005      	b.n	800a3b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a3ac:	4b2d      	ldr	r3, [pc, #180]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	091b      	lsrs	r3, r3, #4
 800a3b2:	f003 030f 	and.w	r3, r3, #15
 800a3b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a3b8:	4a2b      	ldr	r2, [pc, #172]	@ (800a468 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a3ba:	69fb      	ldr	r3, [r7, #28]
 800a3bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d10d      	bne.n	800a3e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a3cc:	e00a      	b.n	800a3e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	2b04      	cmp	r3, #4
 800a3d2:	d102      	bne.n	800a3da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a3d4:	4b25      	ldr	r3, [pc, #148]	@ (800a46c <HAL_RCC_GetSysClockFreq+0x110>)
 800a3d6:	61bb      	str	r3, [r7, #24]
 800a3d8:	e004      	b.n	800a3e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	2b08      	cmp	r3, #8
 800a3de:	d101      	bne.n	800a3e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a3e0:	4b23      	ldr	r3, [pc, #140]	@ (800a470 <HAL_RCC_GetSysClockFreq+0x114>)
 800a3e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	2b0c      	cmp	r3, #12
 800a3e8:	d134      	bne.n	800a454 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a3ea:	4b1e      	ldr	r3, [pc, #120]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	f003 0303 	and.w	r3, r3, #3
 800a3f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	2b02      	cmp	r3, #2
 800a3f8:	d003      	beq.n	800a402 <HAL_RCC_GetSysClockFreq+0xa6>
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	2b03      	cmp	r3, #3
 800a3fe:	d003      	beq.n	800a408 <HAL_RCC_GetSysClockFreq+0xac>
 800a400:	e005      	b.n	800a40e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a402:	4b1a      	ldr	r3, [pc, #104]	@ (800a46c <HAL_RCC_GetSysClockFreq+0x110>)
 800a404:	617b      	str	r3, [r7, #20]
      break;
 800a406:	e005      	b.n	800a414 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a408:	4b19      	ldr	r3, [pc, #100]	@ (800a470 <HAL_RCC_GetSysClockFreq+0x114>)
 800a40a:	617b      	str	r3, [r7, #20]
      break;
 800a40c:	e002      	b.n	800a414 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a40e:	69fb      	ldr	r3, [r7, #28]
 800a410:	617b      	str	r3, [r7, #20]
      break;
 800a412:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a414:	4b13      	ldr	r3, [pc, #76]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	091b      	lsrs	r3, r3, #4
 800a41a:	f003 0307 	and.w	r3, r3, #7
 800a41e:	3301      	adds	r3, #1
 800a420:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a422:	4b10      	ldr	r3, [pc, #64]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	0a1b      	lsrs	r3, r3, #8
 800a428:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a42c:	697a      	ldr	r2, [r7, #20]
 800a42e:	fb03 f202 	mul.w	r2, r3, r2
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	fbb2 f3f3 	udiv	r3, r2, r3
 800a438:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a43a:	4b0a      	ldr	r3, [pc, #40]	@ (800a464 <HAL_RCC_GetSysClockFreq+0x108>)
 800a43c:	68db      	ldr	r3, [r3, #12]
 800a43e:	0e5b      	lsrs	r3, r3, #25
 800a440:	f003 0303 	and.w	r3, r3, #3
 800a444:	3301      	adds	r3, #1
 800a446:	005b      	lsls	r3, r3, #1
 800a448:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a44a:	697a      	ldr	r2, [r7, #20]
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a452:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a454:	69bb      	ldr	r3, [r7, #24]
}
 800a456:	4618      	mov	r0, r3
 800a458:	3724      	adds	r7, #36	@ 0x24
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr
 800a462:	bf00      	nop
 800a464:	40021000 	.word	0x40021000
 800a468:	08011fa8 	.word	0x08011fa8
 800a46c:	00f42400 	.word	0x00f42400
 800a470:	007a1200 	.word	0x007a1200

0800a474 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a474:	b480      	push	{r7}
 800a476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a478:	4b03      	ldr	r3, [pc, #12]	@ (800a488 <HAL_RCC_GetHCLKFreq+0x14>)
 800a47a:	681b      	ldr	r3, [r3, #0]
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	20000018 	.word	0x20000018

0800a48c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a490:	f7ff fff0 	bl	800a474 <HAL_RCC_GetHCLKFreq>
 800a494:	4602      	mov	r2, r0
 800a496:	4b06      	ldr	r3, [pc, #24]	@ (800a4b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a498:	689b      	ldr	r3, [r3, #8]
 800a49a:	0a1b      	lsrs	r3, r3, #8
 800a49c:	f003 0307 	and.w	r3, r3, #7
 800a4a0:	4904      	ldr	r1, [pc, #16]	@ (800a4b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a4a2:	5ccb      	ldrb	r3, [r1, r3]
 800a4a4:	f003 031f 	and.w	r3, r3, #31
 800a4a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	40021000 	.word	0x40021000
 800a4b4:	08011fa0 	.word	0x08011fa0

0800a4b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a4bc:	f7ff ffda 	bl	800a474 <HAL_RCC_GetHCLKFreq>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	4b06      	ldr	r3, [pc, #24]	@ (800a4dc <HAL_RCC_GetPCLK2Freq+0x24>)
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	0adb      	lsrs	r3, r3, #11
 800a4c8:	f003 0307 	and.w	r3, r3, #7
 800a4cc:	4904      	ldr	r1, [pc, #16]	@ (800a4e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a4ce:	5ccb      	ldrb	r3, [r1, r3]
 800a4d0:	f003 031f 	and.w	r3, r3, #31
 800a4d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	40021000 	.word	0x40021000
 800a4e0:	08011fa0 	.word	0x08011fa0

0800a4e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b086      	sub	sp, #24
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a4f0:	4b2a      	ldr	r3, [pc, #168]	@ (800a59c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a4f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d003      	beq.n	800a504 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a4fc:	f7ff f81c 	bl	8009538 <HAL_PWREx_GetVoltageRange>
 800a500:	6178      	str	r0, [r7, #20]
 800a502:	e014      	b.n	800a52e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a504:	4b25      	ldr	r3, [pc, #148]	@ (800a59c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a508:	4a24      	ldr	r2, [pc, #144]	@ (800a59c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a50a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a50e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a510:	4b22      	ldr	r3, [pc, #136]	@ (800a59c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a518:	60fb      	str	r3, [r7, #12]
 800a51a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a51c:	f7ff f80c 	bl	8009538 <HAL_PWREx_GetVoltageRange>
 800a520:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a522:	4b1e      	ldr	r3, [pc, #120]	@ (800a59c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a526:	4a1d      	ldr	r2, [pc, #116]	@ (800a59c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a528:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a52c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a534:	d10b      	bne.n	800a54e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2b80      	cmp	r3, #128	@ 0x80
 800a53a:	d919      	bls.n	800a570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2ba0      	cmp	r3, #160	@ 0xa0
 800a540:	d902      	bls.n	800a548 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a542:	2302      	movs	r3, #2
 800a544:	613b      	str	r3, [r7, #16]
 800a546:	e013      	b.n	800a570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a548:	2301      	movs	r3, #1
 800a54a:	613b      	str	r3, [r7, #16]
 800a54c:	e010      	b.n	800a570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2b80      	cmp	r3, #128	@ 0x80
 800a552:	d902      	bls.n	800a55a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a554:	2303      	movs	r3, #3
 800a556:	613b      	str	r3, [r7, #16]
 800a558:	e00a      	b.n	800a570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2b80      	cmp	r3, #128	@ 0x80
 800a55e:	d102      	bne.n	800a566 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a560:	2302      	movs	r3, #2
 800a562:	613b      	str	r3, [r7, #16]
 800a564:	e004      	b.n	800a570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2b70      	cmp	r3, #112	@ 0x70
 800a56a:	d101      	bne.n	800a570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a56c:	2301      	movs	r3, #1
 800a56e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a570:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f023 0207 	bic.w	r2, r3, #7
 800a578:	4909      	ldr	r1, [pc, #36]	@ (800a5a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	4313      	orrs	r3, r2
 800a57e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a580:	4b07      	ldr	r3, [pc, #28]	@ (800a5a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f003 0307 	and.w	r3, r3, #7
 800a588:	693a      	ldr	r2, [r7, #16]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d001      	beq.n	800a592 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	e000      	b.n	800a594 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	3718      	adds	r7, #24
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}
 800a59c:	40021000 	.word	0x40021000
 800a5a0:	40022000 	.word	0x40022000

0800a5a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d004      	beq.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5c8:	d303      	bcc.n	800a5d2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800a5ca:	21c9      	movs	r1, #201	@ 0xc9
 800a5cc:	4889      	ldr	r0, [pc, #548]	@ (800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a5ce:	f7fc fcff 	bl	8006fd0 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d058      	beq.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d012      	beq.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a5ee:	d00d      	beq.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a5f8:	d008      	beq.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5fe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a602:	d003      	beq.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a604:	21d1      	movs	r1, #209	@ 0xd1
 800a606:	487b      	ldr	r0, [pc, #492]	@ (800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a608:	f7fc fce2 	bl	8006fd0 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a610:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a614:	d02a      	beq.n	800a66c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800a616:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a61a:	d824      	bhi.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800a61c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a620:	d008      	beq.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a622:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a626:	d81e      	bhi.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d00a      	beq.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800a62c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a630:	d010      	beq.n	800a654 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 800a632:	e018      	b.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a634:	4b70      	ldr	r3, [pc, #448]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a636:	68db      	ldr	r3, [r3, #12]
 800a638:	4a6f      	ldr	r2, [pc, #444]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a63a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a63e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a640:	e015      	b.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	3304      	adds	r3, #4
 800a646:	2100      	movs	r1, #0
 800a648:	4618      	mov	r0, r3
 800a64a:	f000 fc69 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800a64e:	4603      	mov	r3, r0
 800a650:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a652:	e00c      	b.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	3320      	adds	r3, #32
 800a658:	2100      	movs	r1, #0
 800a65a:	4618      	mov	r0, r3
 800a65c:	f000 fde0 	bl	800b220 <RCCEx_PLLSAI2_Config>
 800a660:	4603      	mov	r3, r0
 800a662:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a664:	e003      	b.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	74fb      	strb	r3, [r7, #19]
      break;
 800a66a:	e000      	b.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800a66c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a66e:	7cfb      	ldrb	r3, [r7, #19]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d10b      	bne.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a674:	4b60      	ldr	r3, [pc, #384]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a67a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a682:	495d      	ldr	r1, [pc, #372]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a684:	4313      	orrs	r3, r2
 800a686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a68a:	e001      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a68c:	7cfb      	ldrb	r3, [r7, #19]
 800a68e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d059      	beq.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d013      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a6ac:	d00e      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6b6:	d009      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a6c0:	d004      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a6c2:	f240 110f 	movw	r1, #271	@ 0x10f
 800a6c6:	484b      	ldr	r0, [pc, #300]	@ (800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a6c8:	f7fc fc82 	bl	8006fd0 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a6d4:	d02a      	beq.n	800a72c <HAL_RCCEx_PeriphCLKConfig+0x188>
 800a6d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a6da:	d824      	bhi.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800a6dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6e0:	d008      	beq.n	800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800a6e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6e6:	d81e      	bhi.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d00a      	beq.n	800a702 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a6ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a6f0:	d010      	beq.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800a6f2:	e018      	b.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a6f4:	4b40      	ldr	r3, [pc, #256]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	4a3f      	ldr	r2, [pc, #252]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a6fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a700:	e015      	b.n	800a72e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	3304      	adds	r3, #4
 800a706:	2100      	movs	r1, #0
 800a708:	4618      	mov	r0, r3
 800a70a:	f000 fc09 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800a70e:	4603      	mov	r3, r0
 800a710:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a712:	e00c      	b.n	800a72e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	3320      	adds	r3, #32
 800a718:	2100      	movs	r1, #0
 800a71a:	4618      	mov	r0, r3
 800a71c:	f000 fd80 	bl	800b220 <RCCEx_PLLSAI2_Config>
 800a720:	4603      	mov	r3, r0
 800a722:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a724:	e003      	b.n	800a72e <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a726:	2301      	movs	r3, #1
 800a728:	74fb      	strb	r3, [r7, #19]
      break;
 800a72a:	e000      	b.n	800a72e <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800a72c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a72e:	7cfb      	ldrb	r3, [r7, #19]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d10b      	bne.n	800a74c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a734:	4b30      	ldr	r3, [pc, #192]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a73a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a742:	492d      	ldr	r1, [pc, #180]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a744:	4313      	orrs	r3, r2
 800a746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a74a:	e001      	b.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a74c:	7cfb      	ldrb	r3, [r7, #19]
 800a74e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a758:	2b00      	cmp	r3, #0
 800a75a:	f000 80c2 	beq.w	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a75e:	2300      	movs	r3, #0
 800a760:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d016      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a772:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a776:	d010      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a77e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a782:	d00a      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a78a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a78e:	d004      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a790:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800a794:	4817      	ldr	r0, [pc, #92]	@ (800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a796:	f7fc fc1b 	bl	8006fd0 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a79a:	4b17      	ldr	r3, [pc, #92]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a79c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a79e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d101      	bne.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	e000      	b.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x208>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d00d      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a7b0:	4b11      	ldr	r3, [pc, #68]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a7b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7b4:	4a10      	ldr	r2, [pc, #64]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a7b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7ba:	6593      	str	r3, [r2, #88]	@ 0x58
 800a7bc:	4b0e      	ldr	r3, [pc, #56]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a7be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7c4:	60bb      	str	r3, [r7, #8]
 800a7c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a7cc:	4b0b      	ldr	r3, [pc, #44]	@ (800a7fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a0a      	ldr	r2, [pc, #40]	@ (800a7fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a7d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a7d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a7d8:	f7fd fa24 	bl	8007c24 <HAL_GetTick>
 800a7dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a7de:	e00f      	b.n	800a800 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7e0:	f7fd fa20 	bl	8007c24 <HAL_GetTick>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	1ad3      	subs	r3, r2, r3
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	d908      	bls.n	800a800 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	74fb      	strb	r3, [r7, #19]
        break;
 800a7f2:	e00b      	b.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0x268>
 800a7f4:	08011dd4 	.word	0x08011dd4
 800a7f8:	40021000 	.word	0x40021000
 800a7fc:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a800:	4b30      	ldr	r3, [pc, #192]	@ (800a8c4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d0e9      	beq.n	800a7e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800a80c:	7cfb      	ldrb	r3, [r7, #19]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d15c      	bne.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a812:	4b2d      	ldr	r3, [pc, #180]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a81c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d01f      	beq.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a82a:	697a      	ldr	r2, [r7, #20]
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d019      	beq.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a830:	4b25      	ldr	r3, [pc, #148]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a836:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a83a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a83c:	4b22      	ldr	r3, [pc, #136]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a842:	4a21      	ldr	r2, [pc, #132]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a84c:	4b1e      	ldr	r3, [pc, #120]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a84e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a852:	4a1d      	ldr	r2, [pc, #116]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a85c:	4a1a      	ldr	r2, [pc, #104]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	f003 0301 	and.w	r3, r3, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d016      	beq.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a86e:	f7fd f9d9 	bl	8007c24 <HAL_GetTick>
 800a872:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a874:	e00b      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a876:	f7fd f9d5 	bl	8007c24 <HAL_GetTick>
 800a87a:	4602      	mov	r2, r0
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a884:	4293      	cmp	r3, r2
 800a886:	d902      	bls.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800a888:	2303      	movs	r3, #3
 800a88a:	74fb      	strb	r3, [r7, #19]
            break;
 800a88c:	e006      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a88e:	4b0e      	ldr	r3, [pc, #56]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a894:	f003 0302 	and.w	r3, r3, #2
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d0ec      	beq.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800a89c:	7cfb      	ldrb	r3, [r7, #19]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d10c      	bne.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a8a2:	4b09      	ldr	r3, [pc, #36]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a8a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8b2:	4905      	ldr	r1, [pc, #20]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a8ba:	e009      	b.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a8bc:	7cfb      	ldrb	r3, [r7, #19]
 800a8be:	74bb      	strb	r3, [r7, #18]
 800a8c0:	e006      	b.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800a8c2:	bf00      	nop
 800a8c4:	40007000 	.word	0x40007000
 800a8c8:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8cc:	7cfb      	ldrb	r3, [r7, #19]
 800a8ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a8d0:	7c7b      	ldrb	r3, [r7, #17]
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d105      	bne.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a8d6:	4b8d      	ldr	r3, [pc, #564]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a8d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8da:	4a8c      	ldr	r2, [pc, #560]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a8dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a8e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f003 0301 	and.w	r3, r3, #1
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d01f      	beq.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d010      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8fa:	2b01      	cmp	r3, #1
 800a8fc:	d00c      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a902:	2b03      	cmp	r3, #3
 800a904:	d008      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a90a:	2b02      	cmp	r3, #2
 800a90c:	d004      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a90e:	f240 1199 	movw	r1, #409	@ 0x199
 800a912:	487f      	ldr	r0, [pc, #508]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a914:	f7fc fb5c 	bl	8006fd0 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a918:	4b7c      	ldr	r3, [pc, #496]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a91a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a91e:	f023 0203 	bic.w	r2, r3, #3
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a926:	4979      	ldr	r1, [pc, #484]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a928:	4313      	orrs	r3, r2
 800a92a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f003 0302 	and.w	r3, r3, #2
 800a936:	2b00      	cmp	r3, #0
 800a938:	d01f      	beq.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d010      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a946:	2b04      	cmp	r3, #4
 800a948:	d00c      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a94e:	2b0c      	cmp	r3, #12
 800a950:	d008      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a956:	2b08      	cmp	r3, #8
 800a958:	d004      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a95a:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800a95e:	486c      	ldr	r0, [pc, #432]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a960:	f7fc fb36 	bl	8006fd0 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a964:	4b69      	ldr	r3, [pc, #420]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a96a:	f023 020c 	bic.w	r2, r3, #12
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a972:	4966      	ldr	r1, [pc, #408]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a974:	4313      	orrs	r3, r2
 800a976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f003 0304 	and.w	r3, r3, #4
 800a982:	2b00      	cmp	r3, #0
 800a984:	d01f      	beq.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d010      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a992:	2b10      	cmp	r3, #16
 800a994:	d00c      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a99a:	2b30      	cmp	r3, #48	@ 0x30
 800a99c:	d008      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9a2:	2b20      	cmp	r3, #32
 800a9a4:	d004      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a9a6:	f240 11af 	movw	r1, #431	@ 0x1af
 800a9aa:	4859      	ldr	r0, [pc, #356]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a9ac:	f7fc fb10 	bl	8006fd0 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a9b0:	4b56      	ldr	r3, [pc, #344]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a9b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9b6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9be:	4953      	ldr	r1, [pc, #332]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f003 0308 	and.w	r3, r3, #8
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d01f      	beq.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d010      	beq.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9de:	2b40      	cmp	r3, #64	@ 0x40
 800a9e0:	d00c      	beq.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9e6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a9e8:	d008      	beq.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9ee:	2b80      	cmp	r3, #128	@ 0x80
 800a9f0:	d004      	beq.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a9f2:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800a9f6:	4846      	ldr	r0, [pc, #280]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a9f8:	f7fc faea 	bl	8006fd0 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a9fc:	4b43      	ldr	r3, [pc, #268]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a9fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa02:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa0a:	4940      	ldr	r1, [pc, #256]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f003 0310 	and.w	r3, r3, #16
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d022      	beq.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d013      	beq.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa2e:	d00e      	beq.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aa38:	d009      	beq.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa42:	d004      	beq.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800aa44:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800aa48:	4831      	ldr	r0, [pc, #196]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800aa4a:	f7fc fac1 	bl	8006fd0 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aa4e:	4b2f      	ldr	r3, [pc, #188]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aa50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa5c:	492b      	ldr	r1, [pc, #172]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f003 0320 	and.w	r3, r3, #32
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d022      	beq.n	800aab6 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d013      	beq.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa80:	d00e      	beq.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aa8a:	d009      	beq.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa94:	d004      	beq.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800aa96:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800aa9a:	481d      	ldr	r0, [pc, #116]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800aa9c:	f7fc fa98 	bl	8006fd0 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aaa0:	4b1a      	ldr	r3, [pc, #104]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aaa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaae:	4917      	ldr	r1, [pc, #92]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aab0:	4313      	orrs	r3, r2
 800aab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d028      	beq.n	800ab14 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d013      	beq.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aace:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aad2:	d00e      	beq.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aad8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800aadc:	d009      	beq.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aae2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800aae6:	d004      	beq.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800aae8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800aaec:	4808      	ldr	r0, [pc, #32]	@ (800ab10 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800aaee:	f7fc fa6f 	bl	8006fd0 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aaf2:	4b06      	ldr	r3, [pc, #24]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aaf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaf8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab00:	4902      	ldr	r1, [pc, #8]	@ (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800ab02:	4313      	orrs	r3, r2
 800ab04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800ab08:	e004      	b.n	800ab14 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800ab0a:	bf00      	nop
 800ab0c:	40021000 	.word	0x40021000
 800ab10:	08011dd4 	.word	0x08011dd4
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d022      	beq.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d013      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab30:	d00e      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab3a:	d009      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ab44:	d004      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab46:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800ab4a:	489e      	ldr	r0, [pc, #632]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ab4c:	f7fc fa40 	bl	8006fd0 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ab50:	4b9d      	ldr	r3, [pc, #628]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ab52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab5e:	499a      	ldr	r1, [pc, #616]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ab60:	4313      	orrs	r3, r2
 800ab62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d01d      	beq.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00e      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab82:	d009      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab8c:	d004      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800ab8e:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800ab92:	488c      	ldr	r0, [pc, #560]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ab94:	f7fc fa1c 	bl	8006fd0 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ab98:	4b8b      	ldr	r3, [pc, #556]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ab9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aba6:	4988      	ldr	r1, [pc, #544]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800aba8:	4313      	orrs	r3, r2
 800abaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d01d      	beq.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d00e      	beq.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abca:	d009      	beq.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800abd4:	d004      	beq.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800abd6:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800abda:	487a      	ldr	r0, [pc, #488]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800abdc:	f7fc f9f8 	bl	8006fd0 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800abe0:	4b79      	ldr	r3, [pc, #484]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800abe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abe6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abee:	4976      	ldr	r1, [pc, #472]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800abf0:	4313      	orrs	r3, r2
 800abf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d01d      	beq.n	800ac3e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00e      	beq.n	800ac28 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac12:	d009      	beq.n	800ac28 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac1c:	d004      	beq.n	800ac28 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800ac1e:	f240 2107 	movw	r1, #519	@ 0x207
 800ac22:	4868      	ldr	r0, [pc, #416]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ac24:	f7fc f9d4 	bl	8006fd0 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ac28:	4b67      	ldr	r3, [pc, #412]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ac2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac2e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac36:	4964      	ldr	r1, [pc, #400]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d040      	beq.n	800accc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d013      	beq.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac56:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac5a:	d00e      	beq.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac64:	d009      	beq.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac6a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ac6e:	d004      	beq.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800ac70:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800ac74:	4853      	ldr	r0, [pc, #332]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ac76:	f7fc f9ab 	bl	8006fd0 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ac7a:	4b53      	ldr	r3, [pc, #332]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ac7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac80:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac88:	494f      	ldr	r1, [pc, #316]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac98:	d106      	bne.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac9a:	4b4b      	ldr	r3, [pc, #300]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	4a4a      	ldr	r2, [pc, #296]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800aca0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aca4:	60d3      	str	r3, [r2, #12]
 800aca6:	e011      	b.n	800accc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800acb0:	d10c      	bne.n	800accc <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	3304      	adds	r3, #4
 800acb6:	2101      	movs	r1, #1
 800acb8:	4618      	mov	r0, r3
 800acba:	f000 f931 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800acbe:	4603      	mov	r3, r0
 800acc0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800acc2:	7cfb      	ldrb	r3, [r7, #19]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d001      	beq.n	800accc <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800acc8:	7cfb      	ldrb	r3, [r7, #19]
 800acca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d040      	beq.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d013      	beq.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ace4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ace8:	d00e      	beq.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acf2:	d009      	beq.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acf8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800acfc:	d004      	beq.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800acfe:	f240 2141 	movw	r1, #577	@ 0x241
 800ad02:	4830      	ldr	r0, [pc, #192]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ad04:	f7fc f964 	bl	8006fd0 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ad08:	4b2f      	ldr	r3, [pc, #188]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ad0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad16:	492c      	ldr	r1, [pc, #176]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad26:	d106      	bne.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad28:	4b27      	ldr	r3, [pc, #156]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ad2a:	68db      	ldr	r3, [r3, #12]
 800ad2c:	4a26      	ldr	r2, [pc, #152]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ad2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad32:	60d3      	str	r3, [r2, #12]
 800ad34:	e011      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ad3e:	d10c      	bne.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	3304      	adds	r3, #4
 800ad44:	2101      	movs	r1, #1
 800ad46:	4618      	mov	r0, r3
 800ad48:	f000 f8ea 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ad50:	7cfb      	ldrb	r3, [r7, #19]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d001      	beq.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800ad56:	7cfb      	ldrb	r3, [r7, #19]
 800ad58:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d044      	beq.n	800adf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d013      	beq.n	800ad96 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ad76:	d00e      	beq.n	800ad96 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad80:	d009      	beq.n	800ad96 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad86:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ad8a:	d004      	beq.n	800ad96 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ad8c:	f240 2166 	movw	r1, #614	@ 0x266
 800ad90:	480c      	ldr	r0, [pc, #48]	@ (800adc4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ad92:	f7fc f91d 	bl	8006fd0 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad96:	4b0c      	ldr	r3, [pc, #48]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ad98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad9c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ada4:	4908      	ldr	r1, [pc, #32]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ada6:	4313      	orrs	r3, r2
 800ada8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800adb4:	d10a      	bne.n	800adcc <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800adb6:	4b04      	ldr	r3, [pc, #16]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	4a03      	ldr	r2, [pc, #12]	@ (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800adbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800adc0:	60d3      	str	r3, [r2, #12]
 800adc2:	e015      	b.n	800adf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800adc4:	08011dd4 	.word	0x08011dd4
 800adc8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800add0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800add4:	d10c      	bne.n	800adf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	3304      	adds	r3, #4
 800adda:	2101      	movs	r1, #1
 800addc:	4618      	mov	r0, r3
 800adde:	f000 f89f 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800ade2:	4603      	mov	r3, r0
 800ade4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ade6:	7cfb      	ldrb	r3, [r7, #19]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d001      	beq.n	800adf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800adec:	7cfb      	ldrb	r3, [r7, #19]
 800adee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d047      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d013      	beq.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae0c:	d00e      	beq.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae16:	d009      	beq.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae1c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae20:	d004      	beq.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800ae22:	f240 2186 	movw	r1, #646	@ 0x286
 800ae26:	483c      	ldr	r0, [pc, #240]	@ (800af18 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800ae28:	f7fc f8d2 	bl	8006fd0 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ae2c:	4b3b      	ldr	r3, [pc, #236]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800ae2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae32:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae3a:	4938      	ldr	r1, [pc, #224]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae4a:	d10d      	bne.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	3304      	adds	r3, #4
 800ae50:	2102      	movs	r1, #2
 800ae52:	4618      	mov	r0, r3
 800ae54:	f000 f864 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae5c:	7cfb      	ldrb	r3, [r7, #19]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d014      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800ae62:	7cfb      	ldrb	r3, [r7, #19]
 800ae64:	74bb      	strb	r3, [r7, #18]
 800ae66:	e011      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae70:	d10c      	bne.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	3320      	adds	r3, #32
 800ae76:	2102      	movs	r1, #2
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f000 f9d1 	bl	800b220 <RCCEx_PLLSAI2_Config>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae82:	7cfb      	ldrb	r3, [r7, #19]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d001      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800ae88:	7cfb      	ldrb	r3, [r7, #19]
 800ae8a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d018      	beq.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d009      	beq.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aea8:	d004      	beq.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800aeaa:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800aeae:	481a      	ldr	r0, [pc, #104]	@ (800af18 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800aeb0:	f7fc f88e 	bl	8006fd0 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800aeb4:	4b19      	ldr	r3, [pc, #100]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aeb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeba:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aec2:	4916      	ldr	r1, [pc, #88]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aec4:	4313      	orrs	r3, r2
 800aec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d01b      	beq.n	800af0e <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d00a      	beq.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aee6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aeea:	d004      	beq.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800aeec:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800aef0:	4809      	ldr	r0, [pc, #36]	@ (800af18 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800aef2:	f7fc f86d 	bl	8006fd0 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800aef6:	4b09      	ldr	r3, [pc, #36]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aefc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af06:	4905      	ldr	r1, [pc, #20]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800af08:	4313      	orrs	r3, r2
 800af0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800af0e:	7cbb      	ldrb	r3, [r7, #18]
}
 800af10:	4618      	mov	r0, r3
 800af12:	3718      	adds	r7, #24
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	08011dd4 	.word	0x08011dd4
 800af1c:	40021000 	.word	0x40021000

0800af20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d010      	beq.n	800af58 <RCCEx_PLLSAI1_Config+0x38>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d00c      	beq.n	800af58 <RCCEx_PLLSAI1_Config+0x38>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	2b02      	cmp	r3, #2
 800af44:	d008      	beq.n	800af58 <RCCEx_PLLSAI1_Config+0x38>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	2b03      	cmp	r3, #3
 800af4c:	d004      	beq.n	800af58 <RCCEx_PLLSAI1_Config+0x38>
 800af4e:	f640 3162 	movw	r1, #2914	@ 0xb62
 800af52:	4887      	ldr	r0, [pc, #540]	@ (800b170 <RCCEx_PLLSAI1_Config+0x250>)
 800af54:	f7fc f83c 	bl	8006fd0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d003      	beq.n	800af68 <RCCEx_PLLSAI1_Config+0x48>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	2b08      	cmp	r3, #8
 800af66:	d904      	bls.n	800af72 <RCCEx_PLLSAI1_Config+0x52>
 800af68:	f640 3163 	movw	r1, #2915	@ 0xb63
 800af6c:	4880      	ldr	r0, [pc, #512]	@ (800b170 <RCCEx_PLLSAI1_Config+0x250>)
 800af6e:	f7fc f82f 	bl	8006fd0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	2b07      	cmp	r3, #7
 800af78:	d903      	bls.n	800af82 <RCCEx_PLLSAI1_Config+0x62>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	2b56      	cmp	r3, #86	@ 0x56
 800af80:	d904      	bls.n	800af8c <RCCEx_PLLSAI1_Config+0x6c>
 800af82:	f640 3164 	movw	r1, #2916	@ 0xb64
 800af86:	487a      	ldr	r0, [pc, #488]	@ (800b170 <RCCEx_PLLSAI1_Config+0x250>)
 800af88:	f7fc f822 	bl	8006fd0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	699b      	ldr	r3, [r3, #24]
 800af90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af94:	2b00      	cmp	r3, #0
 800af96:	d10b      	bne.n	800afb0 <RCCEx_PLLSAI1_Config+0x90>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	699b      	ldr	r3, [r3, #24]
 800af9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d105      	bne.n	800afb0 <RCCEx_PLLSAI1_Config+0x90>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	699b      	ldr	r3, [r3, #24]
 800afa8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800afac:	2b00      	cmp	r3, #0
 800afae:	d007      	beq.n	800afc0 <RCCEx_PLLSAI1_Config+0xa0>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	699b      	ldr	r3, [r3, #24]
 800afb4:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800afb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d004      	beq.n	800afca <RCCEx_PLLSAI1_Config+0xaa>
 800afc0:	f640 3165 	movw	r1, #2917	@ 0xb65
 800afc4:	486a      	ldr	r0, [pc, #424]	@ (800b170 <RCCEx_PLLSAI1_Config+0x250>)
 800afc6:	f7fc f803 	bl	8006fd0 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800afca:	4b6a      	ldr	r3, [pc, #424]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	f003 0303 	and.w	r3, r3, #3
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d018      	beq.n	800b008 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800afd6:	4b67      	ldr	r3, [pc, #412]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800afd8:	68db      	ldr	r3, [r3, #12]
 800afda:	f003 0203 	and.w	r2, r3, #3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d10d      	bne.n	800b002 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
       ||
 800afea:	2b00      	cmp	r3, #0
 800afec:	d009      	beq.n	800b002 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800afee:	4b61      	ldr	r3, [pc, #388]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800aff0:	68db      	ldr	r3, [r3, #12]
 800aff2:	091b      	lsrs	r3, r3, #4
 800aff4:	f003 0307 	and.w	r3, r3, #7
 800aff8:	1c5a      	adds	r2, r3, #1
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	685b      	ldr	r3, [r3, #4]
       ||
 800affe:	429a      	cmp	r2, r3
 800b000:	d047      	beq.n	800b092 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	73fb      	strb	r3, [r7, #15]
 800b006:	e044      	b.n	800b092 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2b03      	cmp	r3, #3
 800b00e:	d018      	beq.n	800b042 <RCCEx_PLLSAI1_Config+0x122>
 800b010:	2b03      	cmp	r3, #3
 800b012:	d825      	bhi.n	800b060 <RCCEx_PLLSAI1_Config+0x140>
 800b014:	2b01      	cmp	r3, #1
 800b016:	d002      	beq.n	800b01e <RCCEx_PLLSAI1_Config+0xfe>
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d009      	beq.n	800b030 <RCCEx_PLLSAI1_Config+0x110>
 800b01c:	e020      	b.n	800b060 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b01e:	4b55      	ldr	r3, [pc, #340]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f003 0302 	and.w	r3, r3, #2
 800b026:	2b00      	cmp	r3, #0
 800b028:	d11d      	bne.n	800b066 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800b02a:	2301      	movs	r3, #1
 800b02c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b02e:	e01a      	b.n	800b066 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b030:	4b50      	ldr	r3, [pc, #320]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d116      	bne.n	800b06a <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800b03c:	2301      	movs	r3, #1
 800b03e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b040:	e013      	b.n	800b06a <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b042:	4b4c      	ldr	r3, [pc, #304]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d10f      	bne.n	800b06e <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b04e:	4b49      	ldr	r3, [pc, #292]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b056:	2b00      	cmp	r3, #0
 800b058:	d109      	bne.n	800b06e <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800b05a:	2301      	movs	r3, #1
 800b05c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b05e:	e006      	b.n	800b06e <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800b060:	2301      	movs	r3, #1
 800b062:	73fb      	strb	r3, [r7, #15]
      break;
 800b064:	e004      	b.n	800b070 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b066:	bf00      	nop
 800b068:	e002      	b.n	800b070 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b06a:	bf00      	nop
 800b06c:	e000      	b.n	800b070 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b06e:	bf00      	nop
    }

    if(status == HAL_OK)
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d10d      	bne.n	800b092 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b076:	4b3f      	ldr	r3, [pc, #252]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6819      	ldr	r1, [r3, #0]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	685b      	ldr	r3, [r3, #4]
 800b086:	3b01      	subs	r3, #1
 800b088:	011b      	lsls	r3, r3, #4
 800b08a:	430b      	orrs	r3, r1
 800b08c:	4939      	ldr	r1, [pc, #228]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b08e:	4313      	orrs	r3, r2
 800b090:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b092:	7bfb      	ldrb	r3, [r7, #15]
 800b094:	2b00      	cmp	r3, #0
 800b096:	f040 80ba 	bne.w	800b20e <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b09a:	4b36      	ldr	r3, [pc, #216]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a35      	ldr	r2, [pc, #212]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b0a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b0a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0a6:	f7fc fdbd 	bl	8007c24 <HAL_GetTick>
 800b0aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b0ac:	e009      	b.n	800b0c2 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b0ae:	f7fc fdb9 	bl	8007c24 <HAL_GetTick>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d902      	bls.n	800b0c2 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800b0bc:	2303      	movs	r3, #3
 800b0be:	73fb      	strb	r3, [r7, #15]
        break;
 800b0c0:	e005      	b.n	800b0ce <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b0c2:	4b2c      	ldr	r3, [pc, #176]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1ef      	bne.n	800b0ae <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800b0ce:	7bfb      	ldrb	r3, [r7, #15]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	f040 809c 	bne.w	800b20e <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d11e      	bne.n	800b11a <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	68db      	ldr	r3, [r3, #12]
 800b0e0:	2b07      	cmp	r3, #7
 800b0e2:	d008      	beq.n	800b0f6 <RCCEx_PLLSAI1_Config+0x1d6>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	2b11      	cmp	r3, #17
 800b0ea:	d004      	beq.n	800b0f6 <RCCEx_PLLSAI1_Config+0x1d6>
 800b0ec:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800b0f0:	481f      	ldr	r0, [pc, #124]	@ (800b170 <RCCEx_PLLSAI1_Config+0x250>)
 800b0f2:	f7fb ff6d 	bl	8006fd0 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b0f6:	4b1f      	ldr	r3, [pc, #124]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b0f8:	691b      	ldr	r3, [r3, #16]
 800b0fa:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800b0fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b102:	687a      	ldr	r2, [r7, #4]
 800b104:	6892      	ldr	r2, [r2, #8]
 800b106:	0211      	lsls	r1, r2, #8
 800b108:	687a      	ldr	r2, [r7, #4]
 800b10a:	68d2      	ldr	r2, [r2, #12]
 800b10c:	0912      	lsrs	r2, r2, #4
 800b10e:	0452      	lsls	r2, r2, #17
 800b110:	430a      	orrs	r2, r1
 800b112:	4918      	ldr	r1, [pc, #96]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b114:	4313      	orrs	r3, r2
 800b116:	610b      	str	r3, [r1, #16]
 800b118:	e055      	b.n	800b1c6 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d12b      	bne.n	800b178 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	691b      	ldr	r3, [r3, #16]
 800b124:	2b02      	cmp	r3, #2
 800b126:	d010      	beq.n	800b14a <RCCEx_PLLSAI1_Config+0x22a>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	691b      	ldr	r3, [r3, #16]
 800b12c:	2b04      	cmp	r3, #4
 800b12e:	d00c      	beq.n	800b14a <RCCEx_PLLSAI1_Config+0x22a>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	691b      	ldr	r3, [r3, #16]
 800b134:	2b06      	cmp	r3, #6
 800b136:	d008      	beq.n	800b14a <RCCEx_PLLSAI1_Config+0x22a>
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	691b      	ldr	r3, [r3, #16]
 800b13c:	2b08      	cmp	r3, #8
 800b13e:	d004      	beq.n	800b14a <RCCEx_PLLSAI1_Config+0x22a>
 800b140:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800b144:	480a      	ldr	r0, [pc, #40]	@ (800b170 <RCCEx_PLLSAI1_Config+0x250>)
 800b146:	f7fb ff43 	bl	8006fd0 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b14a:	4b0a      	ldr	r3, [pc, #40]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b14c:	691b      	ldr	r3, [r3, #16]
 800b14e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b152:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	6892      	ldr	r2, [r2, #8]
 800b15a:	0211      	lsls	r1, r2, #8
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	6912      	ldr	r2, [r2, #16]
 800b160:	0852      	lsrs	r2, r2, #1
 800b162:	3a01      	subs	r2, #1
 800b164:	0552      	lsls	r2, r2, #21
 800b166:	430a      	orrs	r2, r1
 800b168:	4902      	ldr	r1, [pc, #8]	@ (800b174 <RCCEx_PLLSAI1_Config+0x254>)
 800b16a:	4313      	orrs	r3, r2
 800b16c:	610b      	str	r3, [r1, #16]
 800b16e:	e02a      	b.n	800b1c6 <RCCEx_PLLSAI1_Config+0x2a6>
 800b170:	08011dd4 	.word	0x08011dd4
 800b174:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	695b      	ldr	r3, [r3, #20]
 800b17c:	2b02      	cmp	r3, #2
 800b17e:	d010      	beq.n	800b1a2 <RCCEx_PLLSAI1_Config+0x282>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	695b      	ldr	r3, [r3, #20]
 800b184:	2b04      	cmp	r3, #4
 800b186:	d00c      	beq.n	800b1a2 <RCCEx_PLLSAI1_Config+0x282>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	695b      	ldr	r3, [r3, #20]
 800b18c:	2b06      	cmp	r3, #6
 800b18e:	d008      	beq.n	800b1a2 <RCCEx_PLLSAI1_Config+0x282>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	695b      	ldr	r3, [r3, #20]
 800b194:	2b08      	cmp	r3, #8
 800b196:	d004      	beq.n	800b1a2 <RCCEx_PLLSAI1_Config+0x282>
 800b198:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800b19c:	481e      	ldr	r0, [pc, #120]	@ (800b218 <RCCEx_PLLSAI1_Config+0x2f8>)
 800b19e:	f7fb ff17 	bl	8006fd0 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b1a2:	4b1e      	ldr	r3, [pc, #120]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b1a4:	691b      	ldr	r3, [r3, #16]
 800b1a6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b1aa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	6892      	ldr	r2, [r2, #8]
 800b1b2:	0211      	lsls	r1, r2, #8
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	6952      	ldr	r2, [r2, #20]
 800b1b8:	0852      	lsrs	r2, r2, #1
 800b1ba:	3a01      	subs	r2, #1
 800b1bc:	0652      	lsls	r2, r2, #25
 800b1be:	430a      	orrs	r2, r1
 800b1c0:	4916      	ldr	r1, [pc, #88]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b1c6:	4b15      	ldr	r3, [pc, #84]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a14      	ldr	r2, [pc, #80]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b1cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b1d0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1d2:	f7fc fd27 	bl	8007c24 <HAL_GetTick>
 800b1d6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b1d8:	e009      	b.n	800b1ee <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b1da:	f7fc fd23 	bl	8007c24 <HAL_GetTick>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	1ad3      	subs	r3, r2, r3
 800b1e4:	2b02      	cmp	r3, #2
 800b1e6:	d902      	bls.n	800b1ee <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800b1e8:	2303      	movs	r3, #3
 800b1ea:	73fb      	strb	r3, [r7, #15]
          break;
 800b1ec:	e005      	b.n	800b1fa <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b1ee:	4b0b      	ldr	r3, [pc, #44]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d0ef      	beq.n	800b1da <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800b1fa:	7bfb      	ldrb	r3, [r7, #15]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d106      	bne.n	800b20e <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b200:	4b06      	ldr	r3, [pc, #24]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b202:	691a      	ldr	r2, [r3, #16]
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	699b      	ldr	r3, [r3, #24]
 800b208:	4904      	ldr	r1, [pc, #16]	@ (800b21c <RCCEx_PLLSAI1_Config+0x2fc>)
 800b20a:	4313      	orrs	r3, r2
 800b20c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b210:	4618      	mov	r0, r3
 800b212:	3710      	adds	r7, #16
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}
 800b218:	08011dd4 	.word	0x08011dd4
 800b21c:	40021000 	.word	0x40021000

0800b220 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b22a:	2300      	movs	r3, #0
 800b22c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d010      	beq.n	800b258 <RCCEx_PLLSAI2_Config+0x38>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d00c      	beq.n	800b258 <RCCEx_PLLSAI2_Config+0x38>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2b02      	cmp	r3, #2
 800b244:	d008      	beq.n	800b258 <RCCEx_PLLSAI2_Config+0x38>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2b03      	cmp	r3, #3
 800b24c:	d004      	beq.n	800b258 <RCCEx_PLLSAI2_Config+0x38>
 800b24e:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800b252:	4896      	ldr	r0, [pc, #600]	@ (800b4ac <RCCEx_PLLSAI2_Config+0x28c>)
 800b254:	f7fb febc 	bl	8006fd0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	685b      	ldr	r3, [r3, #4]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d003      	beq.n	800b268 <RCCEx_PLLSAI2_Config+0x48>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	2b08      	cmp	r3, #8
 800b266:	d904      	bls.n	800b272 <RCCEx_PLLSAI2_Config+0x52>
 800b268:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800b26c:	488f      	ldr	r0, [pc, #572]	@ (800b4ac <RCCEx_PLLSAI2_Config+0x28c>)
 800b26e:	f7fb feaf 	bl	8006fd0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	689b      	ldr	r3, [r3, #8]
 800b276:	2b07      	cmp	r3, #7
 800b278:	d903      	bls.n	800b282 <RCCEx_PLLSAI2_Config+0x62>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	689b      	ldr	r3, [r3, #8]
 800b27e:	2b56      	cmp	r3, #86	@ 0x56
 800b280:	d904      	bls.n	800b28c <RCCEx_PLLSAI2_Config+0x6c>
 800b282:	f640 4131 	movw	r1, #3121	@ 0xc31
 800b286:	4889      	ldr	r0, [pc, #548]	@ (800b4ac <RCCEx_PLLSAI2_Config+0x28c>)
 800b288:	f7fb fea2 	bl	8006fd0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	695b      	ldr	r3, [r3, #20]
 800b290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b294:	2b00      	cmp	r3, #0
 800b296:	d105      	bne.n	800b2a4 <RCCEx_PLLSAI2_Config+0x84>
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	695b      	ldr	r3, [r3, #20]
 800b29c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d007      	beq.n	800b2b4 <RCCEx_PLLSAI2_Config+0x94>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	695b      	ldr	r3, [r3, #20]
 800b2a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b2ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d004      	beq.n	800b2be <RCCEx_PLLSAI2_Config+0x9e>
 800b2b4:	f640 4132 	movw	r1, #3122	@ 0xc32
 800b2b8:	487c      	ldr	r0, [pc, #496]	@ (800b4ac <RCCEx_PLLSAI2_Config+0x28c>)
 800b2ba:	f7fb fe89 	bl	8006fd0 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b2be:	4b7c      	ldr	r3, [pc, #496]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b2c0:	68db      	ldr	r3, [r3, #12]
 800b2c2:	f003 0303 	and.w	r3, r3, #3
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d018      	beq.n	800b2fc <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b2ca:	4b79      	ldr	r3, [pc, #484]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b2cc:	68db      	ldr	r3, [r3, #12]
 800b2ce:	f003 0203 	and.w	r2, r3, #3
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d10d      	bne.n	800b2f6 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
       ||
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d009      	beq.n	800b2f6 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b2e2:	4b73      	ldr	r3, [pc, #460]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	091b      	lsrs	r3, r3, #4
 800b2e8:	f003 0307 	and.w	r3, r3, #7
 800b2ec:	1c5a      	adds	r2, r3, #1
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	685b      	ldr	r3, [r3, #4]
       ||
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d047      	beq.n	800b386 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	73fb      	strb	r3, [r7, #15]
 800b2fa:	e044      	b.n	800b386 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b03      	cmp	r3, #3
 800b302:	d018      	beq.n	800b336 <RCCEx_PLLSAI2_Config+0x116>
 800b304:	2b03      	cmp	r3, #3
 800b306:	d825      	bhi.n	800b354 <RCCEx_PLLSAI2_Config+0x134>
 800b308:	2b01      	cmp	r3, #1
 800b30a:	d002      	beq.n	800b312 <RCCEx_PLLSAI2_Config+0xf2>
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d009      	beq.n	800b324 <RCCEx_PLLSAI2_Config+0x104>
 800b310:	e020      	b.n	800b354 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b312:	4b67      	ldr	r3, [pc, #412]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f003 0302 	and.w	r3, r3, #2
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d11d      	bne.n	800b35a <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800b31e:	2301      	movs	r3, #1
 800b320:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b322:	e01a      	b.n	800b35a <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b324:	4b62      	ldr	r3, [pc, #392]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d116      	bne.n	800b35e <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b334:	e013      	b.n	800b35e <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b336:	4b5e      	ldr	r3, [pc, #376]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10f      	bne.n	800b362 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b342:	4b5b      	ldr	r3, [pc, #364]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d109      	bne.n	800b362 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b352:	e006      	b.n	800b362 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800b354:	2301      	movs	r3, #1
 800b356:	73fb      	strb	r3, [r7, #15]
      break;
 800b358:	e004      	b.n	800b364 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800b35a:	bf00      	nop
 800b35c:	e002      	b.n	800b364 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800b35e:	bf00      	nop
 800b360:	e000      	b.n	800b364 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800b362:	bf00      	nop
    }

    if(status == HAL_OK)
 800b364:	7bfb      	ldrb	r3, [r7, #15]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d10d      	bne.n	800b386 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b36a:	4b51      	ldr	r3, [pc, #324]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b36c:	68db      	ldr	r3, [r3, #12]
 800b36e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6819      	ldr	r1, [r3, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	3b01      	subs	r3, #1
 800b37c:	011b      	lsls	r3, r3, #4
 800b37e:	430b      	orrs	r3, r1
 800b380:	494b      	ldr	r1, [pc, #300]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b382:	4313      	orrs	r3, r2
 800b384:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b386:	7bfb      	ldrb	r3, [r7, #15]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	f040 808a 	bne.w	800b4a2 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b38e:	4b48      	ldr	r3, [pc, #288]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	4a47      	ldr	r2, [pc, #284]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b398:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b39a:	f7fc fc43 	bl	8007c24 <HAL_GetTick>
 800b39e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b3a0:	e009      	b.n	800b3b6 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b3a2:	f7fc fc3f 	bl	8007c24 <HAL_GetTick>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	1ad3      	subs	r3, r2, r3
 800b3ac:	2b02      	cmp	r3, #2
 800b3ae:	d902      	bls.n	800b3b6 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	73fb      	strb	r3, [r7, #15]
        break;
 800b3b4:	e005      	b.n	800b3c2 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b3b6:	4b3e      	ldr	r3, [pc, #248]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1ef      	bne.n	800b3a2 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800b3c2:	7bfb      	ldrb	r3, [r7, #15]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d16c      	bne.n	800b4a2 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d11e      	bne.n	800b40c <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	68db      	ldr	r3, [r3, #12]
 800b3d2:	2b07      	cmp	r3, #7
 800b3d4:	d008      	beq.n	800b3e8 <RCCEx_PLLSAI2_Config+0x1c8>
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	2b11      	cmp	r3, #17
 800b3dc:	d004      	beq.n	800b3e8 <RCCEx_PLLSAI2_Config+0x1c8>
 800b3de:	f640 4185 	movw	r1, #3205	@ 0xc85
 800b3e2:	4832      	ldr	r0, [pc, #200]	@ (800b4ac <RCCEx_PLLSAI2_Config+0x28c>)
 800b3e4:	f7fb fdf4 	bl	8006fd0 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b3e8:	4b31      	ldr	r3, [pc, #196]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b3ea:	695b      	ldr	r3, [r3, #20]
 800b3ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800b3f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	6892      	ldr	r2, [r2, #8]
 800b3f8:	0211      	lsls	r1, r2, #8
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	68d2      	ldr	r2, [r2, #12]
 800b3fe:	0912      	lsrs	r2, r2, #4
 800b400:	0452      	lsls	r2, r2, #17
 800b402:	430a      	orrs	r2, r1
 800b404:	492a      	ldr	r1, [pc, #168]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b406:	4313      	orrs	r3, r2
 800b408:	614b      	str	r3, [r1, #20]
 800b40a:	e026      	b.n	800b45a <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	691b      	ldr	r3, [r3, #16]
 800b410:	2b02      	cmp	r3, #2
 800b412:	d010      	beq.n	800b436 <RCCEx_PLLSAI2_Config+0x216>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	2b04      	cmp	r3, #4
 800b41a:	d00c      	beq.n	800b436 <RCCEx_PLLSAI2_Config+0x216>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	691b      	ldr	r3, [r3, #16]
 800b420:	2b06      	cmp	r3, #6
 800b422:	d008      	beq.n	800b436 <RCCEx_PLLSAI2_Config+0x216>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	691b      	ldr	r3, [r3, #16]
 800b428:	2b08      	cmp	r3, #8
 800b42a:	d004      	beq.n	800b436 <RCCEx_PLLSAI2_Config+0x216>
 800b42c:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800b430:	481e      	ldr	r0, [pc, #120]	@ (800b4ac <RCCEx_PLLSAI2_Config+0x28c>)
 800b432:	f7fb fdcd 	bl	8006fd0 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b436:	4b1e      	ldr	r3, [pc, #120]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b438:	695b      	ldr	r3, [r3, #20]
 800b43a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b43e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	6892      	ldr	r2, [r2, #8]
 800b446:	0211      	lsls	r1, r2, #8
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	6912      	ldr	r2, [r2, #16]
 800b44c:	0852      	lsrs	r2, r2, #1
 800b44e:	3a01      	subs	r2, #1
 800b450:	0652      	lsls	r2, r2, #25
 800b452:	430a      	orrs	r2, r1
 800b454:	4916      	ldr	r1, [pc, #88]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b456:	4313      	orrs	r3, r2
 800b458:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b45a:	4b15      	ldr	r3, [pc, #84]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4a14      	ldr	r2, [pc, #80]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b464:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b466:	f7fc fbdd 	bl	8007c24 <HAL_GetTick>
 800b46a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b46c:	e009      	b.n	800b482 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b46e:	f7fc fbd9 	bl	8007c24 <HAL_GetTick>
 800b472:	4602      	mov	r2, r0
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	1ad3      	subs	r3, r2, r3
 800b478:	2b02      	cmp	r3, #2
 800b47a:	d902      	bls.n	800b482 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800b47c:	2303      	movs	r3, #3
 800b47e:	73fb      	strb	r3, [r7, #15]
          break;
 800b480:	e005      	b.n	800b48e <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b482:	4b0b      	ldr	r3, [pc, #44]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d0ef      	beq.n	800b46e <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d106      	bne.n	800b4a2 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b494:	4b06      	ldr	r3, [pc, #24]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b496:	695a      	ldr	r2, [r3, #20]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	695b      	ldr	r3, [r3, #20]
 800b49c:	4904      	ldr	r1, [pc, #16]	@ (800b4b0 <RCCEx_PLLSAI2_Config+0x290>)
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b4a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3710      	adds	r7, #16
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}
 800b4ac:	08011dd4 	.word	0x08011dd4
 800b4b0:	40021000 	.word	0x40021000

0800b4b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b084      	sub	sp, #16
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d101      	bne.n	800b4c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e1dd      	b.n	800b882 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	4a7b      	ldr	r2, [pc, #492]	@ (800b6b8 <HAL_SPI_Init+0x204>)
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d00e      	beq.n	800b4ee <HAL_SPI_Init+0x3a>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	4a79      	ldr	r2, [pc, #484]	@ (800b6bc <HAL_SPI_Init+0x208>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d009      	beq.n	800b4ee <HAL_SPI_Init+0x3a>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4a78      	ldr	r2, [pc, #480]	@ (800b6c0 <HAL_SPI_Init+0x20c>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d004      	beq.n	800b4ee <HAL_SPI_Init+0x3a>
 800b4e4:	f240 1147 	movw	r1, #327	@ 0x147
 800b4e8:	4876      	ldr	r0, [pc, #472]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b4ea:	f7fb fd71 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d009      	beq.n	800b50a <HAL_SPI_Init+0x56>
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4fe:	d004      	beq.n	800b50a <HAL_SPI_Init+0x56>
 800b500:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800b504:	486f      	ldr	r0, [pc, #444]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b506:	f7fb fd63 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d00e      	beq.n	800b530 <HAL_SPI_Init+0x7c>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	689b      	ldr	r3, [r3, #8]
 800b516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b51a:	d009      	beq.n	800b530 <HAL_SPI_Init+0x7c>
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	689b      	ldr	r3, [r3, #8]
 800b520:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b524:	d004      	beq.n	800b530 <HAL_SPI_Init+0x7c>
 800b526:	f240 1149 	movw	r1, #329	@ 0x149
 800b52a:	4866      	ldr	r0, [pc, #408]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b52c:	f7fb fd50 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b538:	d040      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800b542:	d03b      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	68db      	ldr	r3, [r3, #12]
 800b548:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800b54c:	d036      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	68db      	ldr	r3, [r3, #12]
 800b552:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b556:	d031      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	68db      	ldr	r3, [r3, #12]
 800b55c:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800b560:	d02c      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	68db      	ldr	r3, [r3, #12]
 800b566:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800b56a:	d027      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	68db      	ldr	r3, [r3, #12]
 800b570:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800b574:	d022      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	68db      	ldr	r3, [r3, #12]
 800b57a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b57e:	d01d      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b588:	d018      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	68db      	ldr	r3, [r3, #12]
 800b58e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b592:	d013      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b59c:	d00e      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	68db      	ldr	r3, [r3, #12]
 800b5a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5a6:	d009      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b5b0:	d004      	beq.n	800b5bc <HAL_SPI_Init+0x108>
 800b5b2:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800b5b6:	4843      	ldr	r0, [pc, #268]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b5b8:	f7fb fd0a 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	699b      	ldr	r3, [r3, #24]
 800b5c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b5c4:	d00d      	beq.n	800b5e2 <HAL_SPI_Init+0x12e>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	699b      	ldr	r3, [r3, #24]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d009      	beq.n	800b5e2 <HAL_SPI_Init+0x12e>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	699b      	ldr	r3, [r3, #24]
 800b5d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b5d6:	d004      	beq.n	800b5e2 <HAL_SPI_Init+0x12e>
 800b5d8:	f240 114b 	movw	r1, #331	@ 0x14b
 800b5dc:	4839      	ldr	r0, [pc, #228]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b5de:	f7fb fcf7 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5e6:	2b08      	cmp	r3, #8
 800b5e8:	d008      	beq.n	800b5fc <HAL_SPI_Init+0x148>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d004      	beq.n	800b5fc <HAL_SPI_Init+0x148>
 800b5f2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800b5f6:	4833      	ldr	r0, [pc, #204]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b5f8:	f7fb fcea 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	69db      	ldr	r3, [r3, #28]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d020      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	69db      	ldr	r3, [r3, #28]
 800b608:	2b08      	cmp	r3, #8
 800b60a:	d01c      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	69db      	ldr	r3, [r3, #28]
 800b610:	2b10      	cmp	r3, #16
 800b612:	d018      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	69db      	ldr	r3, [r3, #28]
 800b618:	2b18      	cmp	r3, #24
 800b61a:	d014      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	69db      	ldr	r3, [r3, #28]
 800b620:	2b20      	cmp	r3, #32
 800b622:	d010      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	69db      	ldr	r3, [r3, #28]
 800b628:	2b28      	cmp	r3, #40	@ 0x28
 800b62a:	d00c      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	69db      	ldr	r3, [r3, #28]
 800b630:	2b30      	cmp	r3, #48	@ 0x30
 800b632:	d008      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	69db      	ldr	r3, [r3, #28]
 800b638:	2b38      	cmp	r3, #56	@ 0x38
 800b63a:	d004      	beq.n	800b646 <HAL_SPI_Init+0x192>
 800b63c:	f240 114d 	movw	r1, #333	@ 0x14d
 800b640:	4820      	ldr	r0, [pc, #128]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b642:	f7fb fcc5 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6a1b      	ldr	r3, [r3, #32]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d008      	beq.n	800b660 <HAL_SPI_Init+0x1ac>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6a1b      	ldr	r3, [r3, #32]
 800b652:	2b80      	cmp	r3, #128	@ 0x80
 800b654:	d004      	beq.n	800b660 <HAL_SPI_Init+0x1ac>
 800b656:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800b65a:	481a      	ldr	r0, [pc, #104]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b65c:	f7fb fcb8 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b664:	2b00      	cmp	r3, #0
 800b666:	d008      	beq.n	800b67a <HAL_SPI_Init+0x1c6>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b66c:	2b10      	cmp	r3, #16
 800b66e:	d004      	beq.n	800b67a <HAL_SPI_Init+0x1c6>
 800b670:	f240 114f 	movw	r1, #335	@ 0x14f
 800b674:	4813      	ldr	r0, [pc, #76]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b676:	f7fb fcab 	bl	8006fd0 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d151      	bne.n	800b726 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	691b      	ldr	r3, [r3, #16]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d008      	beq.n	800b69c <HAL_SPI_Init+0x1e8>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	691b      	ldr	r3, [r3, #16]
 800b68e:	2b02      	cmp	r3, #2
 800b690:	d004      	beq.n	800b69c <HAL_SPI_Init+0x1e8>
 800b692:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800b696:	480b      	ldr	r0, [pc, #44]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b698:	f7fb fc9a 	bl	8006fd0 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	695b      	ldr	r3, [r3, #20]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d011      	beq.n	800b6c8 <HAL_SPI_Init+0x214>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	695b      	ldr	r3, [r3, #20]
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d00d      	beq.n	800b6c8 <HAL_SPI_Init+0x214>
 800b6ac:	f240 1153 	movw	r1, #339	@ 0x153
 800b6b0:	4804      	ldr	r0, [pc, #16]	@ (800b6c4 <HAL_SPI_Init+0x210>)
 800b6b2:	f7fb fc8d 	bl	8006fd0 <assert_failed>
 800b6b6:	e007      	b.n	800b6c8 <HAL_SPI_Init+0x214>
 800b6b8:	40013000 	.word	0x40013000
 800b6bc:	40003800 	.word	0x40003800
 800b6c0:	40003c00 	.word	0x40003c00
 800b6c4:	08011e10 	.word	0x08011e10

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	685b      	ldr	r3, [r3, #4]
 800b6cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b6d0:	d125      	bne.n	800b71e <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	69db      	ldr	r3, [r3, #28]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d050      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	69db      	ldr	r3, [r3, #28]
 800b6de:	2b08      	cmp	r3, #8
 800b6e0:	d04c      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	69db      	ldr	r3, [r3, #28]
 800b6e6:	2b10      	cmp	r3, #16
 800b6e8:	d048      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	69db      	ldr	r3, [r3, #28]
 800b6ee:	2b18      	cmp	r3, #24
 800b6f0:	d044      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	69db      	ldr	r3, [r3, #28]
 800b6f6:	2b20      	cmp	r3, #32
 800b6f8:	d040      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	69db      	ldr	r3, [r3, #28]
 800b6fe:	2b28      	cmp	r3, #40	@ 0x28
 800b700:	d03c      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	69db      	ldr	r3, [r3, #28]
 800b706:	2b30      	cmp	r3, #48	@ 0x30
 800b708:	d038      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	69db      	ldr	r3, [r3, #28]
 800b70e:	2b38      	cmp	r3, #56	@ 0x38
 800b710:	d034      	beq.n	800b77c <HAL_SPI_Init+0x2c8>
 800b712:	f240 1157 	movw	r1, #343	@ 0x157
 800b716:	485d      	ldr	r0, [pc, #372]	@ (800b88c <HAL_SPI_Init+0x3d8>)
 800b718:	f7fb fc5a 	bl	8006fd0 <assert_failed>
 800b71c:	e02e      	b.n	800b77c <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2200      	movs	r2, #0
 800b722:	61da      	str	r2, [r3, #28]
 800b724:	e02a      	b.n	800b77c <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	69db      	ldr	r3, [r3, #28]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d020      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	69db      	ldr	r3, [r3, #28]
 800b732:	2b08      	cmp	r3, #8
 800b734:	d01c      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	69db      	ldr	r3, [r3, #28]
 800b73a:	2b10      	cmp	r3, #16
 800b73c:	d018      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	69db      	ldr	r3, [r3, #28]
 800b742:	2b18      	cmp	r3, #24
 800b744:	d014      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	69db      	ldr	r3, [r3, #28]
 800b74a:	2b20      	cmp	r3, #32
 800b74c:	d010      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	69db      	ldr	r3, [r3, #28]
 800b752:	2b28      	cmp	r3, #40	@ 0x28
 800b754:	d00c      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	69db      	ldr	r3, [r3, #28]
 800b75a:	2b30      	cmp	r3, #48	@ 0x30
 800b75c:	d008      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	69db      	ldr	r3, [r3, #28]
 800b762:	2b38      	cmp	r3, #56	@ 0x38
 800b764:	d004      	beq.n	800b770 <HAL_SPI_Init+0x2bc>
 800b766:	f240 1161 	movw	r1, #353	@ 0x161
 800b76a:	4848      	ldr	r0, [pc, #288]	@ (800b88c <HAL_SPI_Init+0x3d8>)
 800b76c:	f7fb fc30 	bl	8006fd0 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2200      	movs	r2, #0
 800b77a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2200      	movs	r2, #0
 800b780:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b788:	b2db      	uxtb	r3, r3
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d106      	bne.n	800b79c <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f7fb fc5e 	bl	8007058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2202      	movs	r2, #2
 800b7a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b7b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b7bc:	d902      	bls.n	800b7c4 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	60fb      	str	r3, [r7, #12]
 800b7c2:	e002      	b.n	800b7ca <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b7c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b7c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	68db      	ldr	r3, [r3, #12]
 800b7ce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b7d2:	d007      	beq.n	800b7e4 <HAL_SPI_Init+0x330>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b7dc:	d002      	beq.n	800b7e4 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b7f4:	431a      	orrs	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	f003 0302 	and.w	r3, r3, #2
 800b7fe:	431a      	orrs	r2, r3
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	695b      	ldr	r3, [r3, #20]
 800b804:	f003 0301 	and.w	r3, r3, #1
 800b808:	431a      	orrs	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	699b      	ldr	r3, [r3, #24]
 800b80e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b812:	431a      	orrs	r2, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	69db      	ldr	r3, [r3, #28]
 800b818:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b81c:	431a      	orrs	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6a1b      	ldr	r3, [r3, #32]
 800b822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b826:	ea42 0103 	orr.w	r1, r2, r3
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b82e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	430a      	orrs	r2, r1
 800b838:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	699b      	ldr	r3, [r3, #24]
 800b83e:	0c1b      	lsrs	r3, r3, #16
 800b840:	f003 0204 	and.w	r2, r3, #4
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b848:	f003 0310 	and.w	r3, r3, #16
 800b84c:	431a      	orrs	r2, r3
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b852:	f003 0308 	and.w	r3, r3, #8
 800b856:	431a      	orrs	r2, r3
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	68db      	ldr	r3, [r3, #12]
 800b85c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b860:	ea42 0103 	orr.w	r1, r2, r3
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	430a      	orrs	r2, r1
 800b870:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2200      	movs	r2, #0
 800b876:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2201      	movs	r2, #1
 800b87c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	08011e10 	.word	0x08011e10

0800b890 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b086      	sub	sp, #24
 800b894:	af00      	add	r7, sp, #0
 800b896:	60f8      	str	r0, [r7, #12]
 800b898:	60b9      	str	r1, [r7, #8]
 800b89a:	607a      	str	r2, [r7, #4]
 800b89c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d104      	bne.n	800b8b0 <HAL_SPI_TransmitReceive_DMA+0x20>
 800b8a6:	f640 0172 	movw	r1, #2162	@ 0x872
 800b8aa:	487f      	ldr	r0, [pc, #508]	@ (800baa8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b8ac:	f7fb fb90 	bl	8006fd0 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d104      	bne.n	800b8c2 <HAL_SPI_TransmitReceive_DMA+0x32>
 800b8b8:	f640 0173 	movw	r1, #2163	@ 0x873
 800b8bc:	487a      	ldr	r0, [pc, #488]	@ (800baa8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b8be:	f7fb fb87 	bl	8006fd0 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d004      	beq.n	800b8d4 <HAL_SPI_TransmitReceive_DMA+0x44>
 800b8ca:	f640 0176 	movw	r1, #2166	@ 0x876
 800b8ce:	4876      	ldr	r0, [pc, #472]	@ (800baa8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b8d0:	f7fb fb7e 	bl	8006fd0 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b8da:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800b8e2:	7dfb      	ldrb	r3, [r7, #23]
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d00c      	beq.n	800b902 <HAL_SPI_TransmitReceive_DMA+0x72>
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b8ee:	d106      	bne.n	800b8fe <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d102      	bne.n	800b8fe <HAL_SPI_TransmitReceive_DMA+0x6e>
 800b8f8:	7dfb      	ldrb	r3, [r7, #23]
 800b8fa:	2b04      	cmp	r3, #4
 800b8fc:	d001      	beq.n	800b902 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b8fe:	2302      	movs	r3, #2
 800b900:	e15f      	b.n	800bbc2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d005      	beq.n	800b914 <HAL_SPI_TransmitReceive_DMA+0x84>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d002      	beq.n	800b914 <HAL_SPI_TransmitReceive_DMA+0x84>
 800b90e:	887b      	ldrh	r3, [r7, #2]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d101      	bne.n	800b918 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	e154      	b.n	800bbc2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d101      	bne.n	800b926 <HAL_SPI_TransmitReceive_DMA+0x96>
 800b922:	2302      	movs	r3, #2
 800b924:	e14d      	b.n	800bbc2 <HAL_SPI_TransmitReceive_DMA+0x332>
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2201      	movs	r2, #1
 800b92a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b934:	b2db      	uxtb	r3, r3
 800b936:	2b04      	cmp	r3, #4
 800b938:	d003      	beq.n	800b942 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2205      	movs	r2, #5
 800b93e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2200      	movs	r2, #0
 800b946:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	68ba      	ldr	r2, [r7, #8]
 800b94c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	887a      	ldrh	r2, [r7, #2]
 800b952:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	887a      	ldrh	r2, [r7, #2]
 800b958:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	687a      	ldr	r2, [r7, #4]
 800b95e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	887a      	ldrh	r2, [r7, #2]
 800b964:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	887a      	ldrh	r2, [r7, #2]
 800b96c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2200      	movs	r2, #0
 800b97a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	685a      	ldr	r2, [r3, #4]
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800b98a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	68db      	ldr	r3, [r3, #12]
 800b990:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b994:	d908      	bls.n	800b9a8 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	685a      	ldr	r2, [r3, #4]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b9a4:	605a      	str	r2, [r3, #4]
 800b9a6:	e06f      	b.n	800ba88 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	685a      	ldr	r2, [r3, #4]
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b9b6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9bc:	699b      	ldr	r3, [r3, #24]
 800b9be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9c2:	d126      	bne.n	800ba12 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800b9c8:	f003 0301 	and.w	r3, r3, #1
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10f      	bne.n	800b9f0 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	685a      	ldr	r2, [r3, #4]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b9de:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9e4:	b29b      	uxth	r3, r3
 800b9e6:	085b      	lsrs	r3, r3, #1
 800b9e8:	b29a      	uxth	r2, r3
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b9ee:	e010      	b.n	800ba12 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	685a      	ldr	r2, [r3, #4]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b9fe:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	085b      	lsrs	r3, r3, #1
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	3301      	adds	r3, #1
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba16:	699b      	ldr	r3, [r3, #24]
 800ba18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba1c:	d134      	bne.n	800ba88 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	685a      	ldr	r2, [r3, #4]
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ba2c:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba34:	b29b      	uxth	r3, r3
 800ba36:	f003 0301 	and.w	r3, r3, #1
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d111      	bne.n	800ba62 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	685a      	ldr	r2, [r3, #4]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ba4c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba54:	b29b      	uxth	r3, r3
 800ba56:	085b      	lsrs	r3, r3, #1
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ba60:	e012      	b.n	800ba88 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	685a      	ldr	r2, [r3, #4]
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ba70:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba78:	b29b      	uxth	r3, r3
 800ba7a:	085b      	lsrs	r3, r3, #1
 800ba7c:	b29b      	uxth	r3, r3
 800ba7e:	3301      	adds	r3, #1
 800ba80:	b29a      	uxth	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ba8e:	b2db      	uxtb	r3, r3
 800ba90:	2b04      	cmp	r3, #4
 800ba92:	d10f      	bne.n	800bab4 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba98:	4a04      	ldr	r2, [pc, #16]	@ (800baac <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800ba9a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800baa0:	4a03      	ldr	r2, [pc, #12]	@ (800bab0 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800baa2:	62da      	str	r2, [r3, #44]	@ 0x2c
 800baa4:	e00e      	b.n	800bac4 <HAL_SPI_TransmitReceive_DMA+0x234>
 800baa6:	bf00      	nop
 800baa8:	08011e10 	.word	0x08011e10
 800baac:	0800bf69 	.word	0x0800bf69
 800bab0:	0800be31 	.word	0x0800be31
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bab8:	4a44      	ldr	r2, [pc, #272]	@ (800bbcc <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800baba:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bac0:	4a43      	ldr	r2, [pc, #268]	@ (800bbd0 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800bac2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bac8:	4a42      	ldr	r2, [pc, #264]	@ (800bbd4 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800baca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bad0:	2200      	movs	r2, #0
 800bad2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	330c      	adds	r3, #12
 800bade:	4619      	mov	r1, r3
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bae4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800baec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800baee:	f7fc fb9d 	bl	800822c <HAL_DMA_Start_IT>
 800baf2:	4603      	mov	r3, r0
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d00b      	beq.n	800bb10 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bafc:	f043 0210 	orr.w	r2, r3, #16
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2200      	movs	r2, #0
 800bb08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	e058      	b.n	800bbc2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	685a      	ldr	r2, [r3, #4]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f042 0201 	orr.w	r2, r2, #1
 800bb1e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb24:	2200      	movs	r2, #0
 800bb26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb34:	2200      	movs	r2, #0
 800bb36:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb48:	4619      	mov	r1, r3
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	330c      	adds	r3, #12
 800bb50:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bb56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bb58:	f7fc fb68 	bl	800822c <HAL_DMA_Start_IT>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d00b      	beq.n	800bb7a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb66:	f043 0210 	orr.w	r2, r3, #16
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2200      	movs	r2, #0
 800bb72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800bb76:	2301      	movs	r3, #1
 800bb78:	e023      	b.n	800bbc2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb84:	2b40      	cmp	r3, #64	@ 0x40
 800bb86:	d007      	beq.n	800bb98 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb96:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	685a      	ldr	r2, [r3, #4]
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f042 0220 	orr.w	r2, r2, #32
 800bbae:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	685a      	ldr	r2, [r3, #4]
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f042 0202 	orr.w	r2, r2, #2
 800bbbe:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800bbc0:	2300      	movs	r3, #0
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3718      	adds	r7, #24
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	0800bf85 	.word	0x0800bf85
 800bbd0:	0800bed9 	.word	0x0800bed9
 800bbd4:	0800bfa1 	.word	0x0800bfa1

0800bbd8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b088      	sub	sp, #32
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	685b      	ldr	r3, [r3, #4]
 800bbe6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	689b      	ldr	r3, [r3, #8]
 800bbee:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bbf0:	69bb      	ldr	r3, [r7, #24]
 800bbf2:	099b      	lsrs	r3, r3, #6
 800bbf4:	f003 0301 	and.w	r3, r3, #1
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d10f      	bne.n	800bc1c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bbfc:	69bb      	ldr	r3, [r7, #24]
 800bbfe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d00a      	beq.n	800bc1c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bc06:	69fb      	ldr	r3, [r7, #28]
 800bc08:	099b      	lsrs	r3, r3, #6
 800bc0a:	f003 0301 	and.w	r3, r3, #1
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d004      	beq.n	800bc1c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	4798      	blx	r3
    return;
 800bc1a:	e0d7      	b.n	800bdcc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	085b      	lsrs	r3, r3, #1
 800bc20:	f003 0301 	and.w	r3, r3, #1
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00a      	beq.n	800bc3e <HAL_SPI_IRQHandler+0x66>
 800bc28:	69fb      	ldr	r3, [r7, #28]
 800bc2a:	09db      	lsrs	r3, r3, #7
 800bc2c:	f003 0301 	and.w	r3, r3, #1
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d004      	beq.n	800bc3e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	4798      	blx	r3
    return;
 800bc3c:	e0c6      	b.n	800bdcc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bc3e:	69bb      	ldr	r3, [r7, #24]
 800bc40:	095b      	lsrs	r3, r3, #5
 800bc42:	f003 0301 	and.w	r3, r3, #1
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d10c      	bne.n	800bc64 <HAL_SPI_IRQHandler+0x8c>
 800bc4a:	69bb      	ldr	r3, [r7, #24]
 800bc4c:	099b      	lsrs	r3, r3, #6
 800bc4e:	f003 0301 	and.w	r3, r3, #1
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d106      	bne.n	800bc64 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800bc56:	69bb      	ldr	r3, [r7, #24]
 800bc58:	0a1b      	lsrs	r3, r3, #8
 800bc5a:	f003 0301 	and.w	r3, r3, #1
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f000 80b4 	beq.w	800bdcc <HAL_SPI_IRQHandler+0x1f4>
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	095b      	lsrs	r3, r3, #5
 800bc68:	f003 0301 	and.w	r3, r3, #1
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	f000 80ad 	beq.w	800bdcc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bc72:	69bb      	ldr	r3, [r7, #24]
 800bc74:	099b      	lsrs	r3, r3, #6
 800bc76:	f003 0301 	and.w	r3, r3, #1
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d023      	beq.n	800bcc6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	2b03      	cmp	r3, #3
 800bc88:	d011      	beq.n	800bcae <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc8e:	f043 0204 	orr.w	r2, r3, #4
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc96:	2300      	movs	r3, #0
 800bc98:	617b      	str	r3, [r7, #20]
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	617b      	str	r3, [r7, #20]
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	689b      	ldr	r3, [r3, #8]
 800bca8:	617b      	str	r3, [r7, #20]
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	e00b      	b.n	800bcc6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bcae:	2300      	movs	r3, #0
 800bcb0:	613b      	str	r3, [r7, #16]
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	613b      	str	r3, [r7, #16]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	689b      	ldr	r3, [r3, #8]
 800bcc0:	613b      	str	r3, [r7, #16]
 800bcc2:	693b      	ldr	r3, [r7, #16]
        return;
 800bcc4:	e082      	b.n	800bdcc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	095b      	lsrs	r3, r3, #5
 800bcca:	f003 0301 	and.w	r3, r3, #1
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d014      	beq.n	800bcfc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcd6:	f043 0201 	orr.w	r2, r3, #1
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bcde:	2300      	movs	r3, #0
 800bce0:	60fb      	str	r3, [r7, #12]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	60fb      	str	r3, [r7, #12]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681a      	ldr	r2, [r3, #0]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bcf8:	601a      	str	r2, [r3, #0]
 800bcfa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	0a1b      	lsrs	r3, r3, #8
 800bd00:	f003 0301 	and.w	r3, r3, #1
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d00c      	beq.n	800bd22 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd0c:	f043 0208 	orr.w	r2, r3, #8
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bd14:	2300      	movs	r3, #0
 800bd16:	60bb      	str	r3, [r7, #8]
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	689b      	ldr	r3, [r3, #8]
 800bd1e:	60bb      	str	r3, [r7, #8]
 800bd20:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d04f      	beq.n	800bdca <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	685a      	ldr	r2, [r3, #4]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bd38:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	f003 0302 	and.w	r3, r3, #2
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d104      	bne.n	800bd56 <HAL_SPI_IRQHandler+0x17e>
 800bd4c:	69fb      	ldr	r3, [r7, #28]
 800bd4e:	f003 0301 	and.w	r3, r3, #1
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d034      	beq.n	800bdc0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	685a      	ldr	r2, [r3, #4]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f022 0203 	bic.w	r2, r2, #3
 800bd64:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d011      	beq.n	800bd92 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd72:	4a18      	ldr	r2, [pc, #96]	@ (800bdd4 <HAL_SPI_IRQHandler+0x1fc>)
 800bd74:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	f7fc fac4 	bl	8008308 <HAL_DMA_Abort_IT>
 800bd80:	4603      	mov	r3, r0
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d005      	beq.n	800bd92 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d016      	beq.n	800bdc8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd9e:	4a0d      	ldr	r2, [pc, #52]	@ (800bdd4 <HAL_SPI_IRQHandler+0x1fc>)
 800bda0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bda6:	4618      	mov	r0, r3
 800bda8:	f7fc faae 	bl	8008308 <HAL_DMA_Abort_IT>
 800bdac:	4603      	mov	r3, r0
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d00a      	beq.n	800bdc8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800bdbe:	e003      	b.n	800bdc8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800bdc0:	6878      	ldr	r0, [r7, #4]
 800bdc2:	f7fb f863 	bl	8006e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bdc6:	e000      	b.n	800bdca <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bdc8:	bf00      	nop
    return;
 800bdca:	bf00      	nop
  }
}
 800bdcc:	3720      	adds	r7, #32
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	0800bfe1 	.word	0x0800bfe1

0800bdd8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b083      	sub	sp, #12
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800bde0:	bf00      	nop
 800bde2:	370c      	adds	r7, #12
 800bde4:	46bd      	mov	sp, r7
 800bde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdea:	4770      	bx	lr

0800bdec <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800bdf4:	bf00      	nop
 800bdf6:	370c      	adds	r7, #12
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr

0800be00 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800be00:	b480      	push	{r7}
 800be02:	b083      	sub	sp, #12
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800be08:	bf00      	nop
 800be0a:	370c      	adds	r7, #12
 800be0c:	46bd      	mov	sp, r7
 800be0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be12:	4770      	bx	lr

0800be14 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800be14:	b480      	push	{r7}
 800be16:	b083      	sub	sp, #12
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800be22:	b2db      	uxtb	r3, r3
}
 800be24:	4618      	mov	r0, r3
 800be26:	370c      	adds	r7, #12
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr

0800be30 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b084      	sub	sp, #16
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be3c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be3e:	f7fb fef1 	bl	8007c24 <HAL_GetTick>
 800be42:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f003 0320 	and.w	r3, r3, #32
 800be4e:	2b20      	cmp	r3, #32
 800be50:	d03c      	beq.n	800becc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	685a      	ldr	r2, [r3, #4]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f022 0220 	bic.w	r2, r2, #32
 800be60:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d10d      	bne.n	800be86 <SPI_DMAReceiveCplt+0x56>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be72:	d108      	bne.n	800be86 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	685a      	ldr	r2, [r3, #4]
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f022 0203 	bic.w	r2, r2, #3
 800be82:	605a      	str	r2, [r3, #4]
 800be84:	e007      	b.n	800be96 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	685a      	ldr	r2, [r3, #4]
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f022 0201 	bic.w	r2, r2, #1
 800be94:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800be96:	68ba      	ldr	r2, [r7, #8]
 800be98:	2164      	movs	r1, #100	@ 0x64
 800be9a:	68f8      	ldr	r0, [r7, #12]
 800be9c:	f000 f9d4 	bl	800c248 <SPI_EndRxTransaction>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d002      	beq.n	800beac <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	2220      	movs	r2, #32
 800beaa:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2200      	movs	r2, #0
 800beb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	2201      	movs	r2, #1
 800beb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d003      	beq.n	800becc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bec4:	68f8      	ldr	r0, [r7, #12]
 800bec6:	f7fa ffe1 	bl	8006e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800beca:	e002      	b.n	800bed2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800becc:	68f8      	ldr	r0, [r7, #12]
 800bece:	f7ff ff83 	bl	800bdd8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bed2:	3710      	adds	r7, #16
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b084      	sub	sp, #16
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bee4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bee6:	f7fb fe9d 	bl	8007c24 <HAL_GetTick>
 800beea:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	f003 0320 	and.w	r3, r3, #32
 800bef6:	2b20      	cmp	r3, #32
 800bef8:	d030      	beq.n	800bf5c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	685a      	ldr	r2, [r3, #4]
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f022 0220 	bic.w	r2, r2, #32
 800bf08:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bf0a:	68ba      	ldr	r2, [r7, #8]
 800bf0c:	2164      	movs	r1, #100	@ 0x64
 800bf0e:	68f8      	ldr	r0, [r7, #12]
 800bf10:	f000 f9f2 	bl	800c2f8 <SPI_EndRxTxTransaction>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d005      	beq.n	800bf26 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf1e:	f043 0220 	orr.w	r2, r3, #32
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	685a      	ldr	r2, [r3, #4]
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	f022 0203 	bic.w	r2, r2, #3
 800bf34:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2200      	movs	r2, #0
 800bf3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2201      	movs	r2, #1
 800bf48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d003      	beq.n	800bf5c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bf54:	68f8      	ldr	r0, [r7, #12]
 800bf56:	f7fa ff99 	bl	8006e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bf5a:	e002      	b.n	800bf62 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f7fa ff8a 	bl	8006e76 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf62:	3710      	adds	r7, #16
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf74:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800bf76:	68f8      	ldr	r0, [r7, #12]
 800bf78:	f7ff ff38 	bl	800bdec <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf7c:	bf00      	nop
 800bf7e:	3710      	adds	r7, #16
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf90:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800bf92:	68f8      	ldr	r0, [r7, #12]
 800bf94:	f7ff ff34 	bl	800be00 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf98:	bf00      	nop
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfac:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	685a      	ldr	r2, [r3, #4]
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f022 0203 	bic.w	r2, r2, #3
 800bfbc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bfc2:	f043 0210 	orr.w	r2, r3, #16
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	2201      	movs	r2, #1
 800bfce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bfd2:	68f8      	ldr	r0, [r7, #12]
 800bfd4:	f7fa ff5a 	bl	8006e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bfd8:	bf00      	nop
 800bfda:	3710      	adds	r7, #16
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b084      	sub	sp, #16
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2200      	movs	r2, #0
 800bff2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2200      	movs	r2, #0
 800bffa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bffc:	68f8      	ldr	r0, [r7, #12]
 800bffe:	f7fa ff45 	bl	8006e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c002:	bf00      	nop
 800c004:	3710      	adds	r7, #16
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
	...

0800c00c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b088      	sub	sp, #32
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	603b      	str	r3, [r7, #0]
 800c018:	4613      	mov	r3, r2
 800c01a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c01c:	f7fb fe02 	bl	8007c24 <HAL_GetTick>
 800c020:	4602      	mov	r2, r0
 800c022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c024:	1a9b      	subs	r3, r3, r2
 800c026:	683a      	ldr	r2, [r7, #0]
 800c028:	4413      	add	r3, r2
 800c02a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c02c:	f7fb fdfa 	bl	8007c24 <HAL_GetTick>
 800c030:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c032:	4b39      	ldr	r3, [pc, #228]	@ (800c118 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	015b      	lsls	r3, r3, #5
 800c038:	0d1b      	lsrs	r3, r3, #20
 800c03a:	69fa      	ldr	r2, [r7, #28]
 800c03c:	fb02 f303 	mul.w	r3, r2, r3
 800c040:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c042:	e054      	b.n	800c0ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c04a:	d050      	beq.n	800c0ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c04c:	f7fb fdea 	bl	8007c24 <HAL_GetTick>
 800c050:	4602      	mov	r2, r0
 800c052:	69bb      	ldr	r3, [r7, #24]
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	69fa      	ldr	r2, [r7, #28]
 800c058:	429a      	cmp	r2, r3
 800c05a:	d902      	bls.n	800c062 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c05c:	69fb      	ldr	r3, [r7, #28]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d13d      	bne.n	800c0de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	685a      	ldr	r2, [r3, #4]
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c070:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	685b      	ldr	r3, [r3, #4]
 800c076:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c07a:	d111      	bne.n	800c0a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	689b      	ldr	r3, [r3, #8]
 800c080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c084:	d004      	beq.n	800c090 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	689b      	ldr	r3, [r3, #8]
 800c08a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c08e:	d107      	bne.n	800c0a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	681a      	ldr	r2, [r3, #0]
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c09e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c0a8:	d10f      	bne.n	800c0ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	681a      	ldr	r2, [r3, #0]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c0b8:	601a      	str	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	681a      	ldr	r2, [r3, #0]
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c0c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2201      	movs	r2, #1
 800c0ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c0da:	2303      	movs	r3, #3
 800c0dc:	e017      	b.n	800c10e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c0de:	697b      	ldr	r3, [r7, #20]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d101      	bne.n	800c0e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c0e8:	697b      	ldr	r3, [r7, #20]
 800c0ea:	3b01      	subs	r3, #1
 800c0ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	689a      	ldr	r2, [r3, #8]
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	4013      	ands	r3, r2
 800c0f8:	68ba      	ldr	r2, [r7, #8]
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	bf0c      	ite	eq
 800c0fe:	2301      	moveq	r3, #1
 800c100:	2300      	movne	r3, #0
 800c102:	b2db      	uxtb	r3, r3
 800c104:	461a      	mov	r2, r3
 800c106:	79fb      	ldrb	r3, [r7, #7]
 800c108:	429a      	cmp	r2, r3
 800c10a:	d19b      	bne.n	800c044 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c10c:	2300      	movs	r3, #0
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3720      	adds	r7, #32
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop
 800c118:	20000018 	.word	0x20000018

0800c11c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b08a      	sub	sp, #40	@ 0x28
 800c120:	af00      	add	r7, sp, #0
 800c122:	60f8      	str	r0, [r7, #12]
 800c124:	60b9      	str	r1, [r7, #8]
 800c126:	607a      	str	r2, [r7, #4]
 800c128:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c12a:	2300      	movs	r3, #0
 800c12c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c12e:	f7fb fd79 	bl	8007c24 <HAL_GetTick>
 800c132:	4602      	mov	r2, r0
 800c134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c136:	1a9b      	subs	r3, r3, r2
 800c138:	683a      	ldr	r2, [r7, #0]
 800c13a:	4413      	add	r3, r2
 800c13c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c13e:	f7fb fd71 	bl	8007c24 <HAL_GetTick>
 800c142:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	330c      	adds	r3, #12
 800c14a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c14c:	4b3d      	ldr	r3, [pc, #244]	@ (800c244 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	4613      	mov	r3, r2
 800c152:	009b      	lsls	r3, r3, #2
 800c154:	4413      	add	r3, r2
 800c156:	00da      	lsls	r2, r3, #3
 800c158:	1ad3      	subs	r3, r2, r3
 800c15a:	0d1b      	lsrs	r3, r3, #20
 800c15c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c15e:	fb02 f303 	mul.w	r3, r2, r3
 800c162:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c164:	e060      	b.n	800c228 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c16c:	d107      	bne.n	800c17e <SPI_WaitFifoStateUntilTimeout+0x62>
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d104      	bne.n	800c17e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c174:	69fb      	ldr	r3, [r7, #28]
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	b2db      	uxtb	r3, r3
 800c17a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c17c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c184:	d050      	beq.n	800c228 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c186:	f7fb fd4d 	bl	8007c24 <HAL_GetTick>
 800c18a:	4602      	mov	r2, r0
 800c18c:	6a3b      	ldr	r3, [r7, #32]
 800c18e:	1ad3      	subs	r3, r2, r3
 800c190:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c192:	429a      	cmp	r2, r3
 800c194:	d902      	bls.n	800c19c <SPI_WaitFifoStateUntilTimeout+0x80>
 800c196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d13d      	bne.n	800c218 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	685a      	ldr	r2, [r3, #4]
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c1aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c1b4:	d111      	bne.n	800c1da <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1be:	d004      	beq.n	800c1ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	689b      	ldr	r3, [r3, #8]
 800c1c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c1c8:	d107      	bne.n	800c1da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	681a      	ldr	r2, [r3, #0]
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c1d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c1e2:	d10f      	bne.n	800c204 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	681a      	ldr	r2, [r3, #0]
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c1f2:	601a      	str	r2, [r3, #0]
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	681a      	ldr	r2, [r3, #0]
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c202:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2201      	movs	r2, #1
 800c208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c214:	2303      	movs	r3, #3
 800c216:	e010      	b.n	800c23a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d101      	bne.n	800c222 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c21e:	2300      	movs	r3, #0
 800c220:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	3b01      	subs	r3, #1
 800c226:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	689a      	ldr	r2, [r3, #8]
 800c22e:	68bb      	ldr	r3, [r7, #8]
 800c230:	4013      	ands	r3, r2
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	429a      	cmp	r2, r3
 800c236:	d196      	bne.n	800c166 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c238:	2300      	movs	r3, #0
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3728      	adds	r7, #40	@ 0x28
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	20000018 	.word	0x20000018

0800c248 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b086      	sub	sp, #24
 800c24c:	af02      	add	r7, sp, #8
 800c24e:	60f8      	str	r0, [r7, #12]
 800c250:	60b9      	str	r1, [r7, #8]
 800c252:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	685b      	ldr	r3, [r3, #4]
 800c258:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c25c:	d111      	bne.n	800c282 <SPI_EndRxTransaction+0x3a>
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	689b      	ldr	r3, [r3, #8]
 800c262:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c266:	d004      	beq.n	800c272 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	689b      	ldr	r3, [r3, #8]
 800c26c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c270:	d107      	bne.n	800c282 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	681a      	ldr	r2, [r3, #0]
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c280:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	2200      	movs	r2, #0
 800c28a:	2180      	movs	r1, #128	@ 0x80
 800c28c:	68f8      	ldr	r0, [r7, #12]
 800c28e:	f7ff febd 	bl	800c00c <SPI_WaitFlagStateUntilTimeout>
 800c292:	4603      	mov	r3, r0
 800c294:	2b00      	cmp	r3, #0
 800c296:	d007      	beq.n	800c2a8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c29c:	f043 0220 	orr.w	r2, r3, #32
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c2a4:	2303      	movs	r3, #3
 800c2a6:	e023      	b.n	800c2f0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	685b      	ldr	r3, [r3, #4]
 800c2ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c2b0:	d11d      	bne.n	800c2ee <SPI_EndRxTransaction+0xa6>
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2ba:	d004      	beq.n	800c2c6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	689b      	ldr	r3, [r3, #8]
 800c2c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c2c4:	d113      	bne.n	800c2ee <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	9300      	str	r3, [sp, #0]
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c2d2:	68f8      	ldr	r0, [r7, #12]
 800c2d4:	f7ff ff22 	bl	800c11c <SPI_WaitFifoStateUntilTimeout>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d007      	beq.n	800c2ee <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2e2:	f043 0220 	orr.w	r2, r3, #32
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c2ea:	2303      	movs	r3, #3
 800c2ec:	e000      	b.n	800c2f0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c2ee:	2300      	movs	r3, #0
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	3710      	adds	r7, #16
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}

0800c2f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b086      	sub	sp, #24
 800c2fc:	af02      	add	r7, sp, #8
 800c2fe:	60f8      	str	r0, [r7, #12]
 800c300:	60b9      	str	r1, [r7, #8]
 800c302:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c310:	68f8      	ldr	r0, [r7, #12]
 800c312:	f7ff ff03 	bl	800c11c <SPI_WaitFifoStateUntilTimeout>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d007      	beq.n	800c32c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c320:	f043 0220 	orr.w	r2, r3, #32
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c328:	2303      	movs	r3, #3
 800c32a:	e027      	b.n	800c37c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	9300      	str	r3, [sp, #0]
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	2200      	movs	r2, #0
 800c334:	2180      	movs	r1, #128	@ 0x80
 800c336:	68f8      	ldr	r0, [r7, #12]
 800c338:	f7ff fe68 	bl	800c00c <SPI_WaitFlagStateUntilTimeout>
 800c33c:	4603      	mov	r3, r0
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d007      	beq.n	800c352 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c346:	f043 0220 	orr.w	r2, r3, #32
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c34e:	2303      	movs	r3, #3
 800c350:	e014      	b.n	800c37c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	9300      	str	r3, [sp, #0]
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	2200      	movs	r2, #0
 800c35a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c35e:	68f8      	ldr	r0, [r7, #12]
 800c360:	f7ff fedc 	bl	800c11c <SPI_WaitFifoStateUntilTimeout>
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d007      	beq.n	800c37a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c36e:	f043 0220 	orr.w	r2, r3, #32
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c376:	2303      	movs	r3, #3
 800c378:	e000      	b.n	800c37c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c37a:	2300      	movs	r3, #0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3710      	adds	r7, #16
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b082      	sub	sp, #8
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d101      	bne.n	800c396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c392:	2301      	movs	r3, #1
 800c394:	e0e6      	b.n	800c564 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a74      	ldr	r2, [pc, #464]	@ (800c56c <HAL_TIM_Base_Init+0x1e8>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d036      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3a8:	d031      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	4a70      	ldr	r2, [pc, #448]	@ (800c570 <HAL_TIM_Base_Init+0x1ec>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d02c      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a6e      	ldr	r2, [pc, #440]	@ (800c574 <HAL_TIM_Base_Init+0x1f0>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d027      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4a6d      	ldr	r2, [pc, #436]	@ (800c578 <HAL_TIM_Base_Init+0x1f4>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d022      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a6b      	ldr	r2, [pc, #428]	@ (800c57c <HAL_TIM_Base_Init+0x1f8>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d01d      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a6a      	ldr	r2, [pc, #424]	@ (800c580 <HAL_TIM_Base_Init+0x1fc>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d018      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a68      	ldr	r2, [pc, #416]	@ (800c584 <HAL_TIM_Base_Init+0x200>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d013      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	4a67      	ldr	r2, [pc, #412]	@ (800c588 <HAL_TIM_Base_Init+0x204>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d00e      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	4a65      	ldr	r2, [pc, #404]	@ (800c58c <HAL_TIM_Base_Init+0x208>)
 800c3f6:	4293      	cmp	r3, r2
 800c3f8:	d009      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	4a64      	ldr	r2, [pc, #400]	@ (800c590 <HAL_TIM_Base_Init+0x20c>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d004      	beq.n	800c40e <HAL_TIM_Base_Init+0x8a>
 800c404:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800c408:	4862      	ldr	r0, [pc, #392]	@ (800c594 <HAL_TIM_Base_Init+0x210>)
 800c40a:	f7fa fde1 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d014      	beq.n	800c440 <HAL_TIM_Base_Init+0xbc>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	2b10      	cmp	r3, #16
 800c41c:	d010      	beq.n	800c440 <HAL_TIM_Base_Init+0xbc>
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	689b      	ldr	r3, [r3, #8]
 800c422:	2b20      	cmp	r3, #32
 800c424:	d00c      	beq.n	800c440 <HAL_TIM_Base_Init+0xbc>
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	2b40      	cmp	r3, #64	@ 0x40
 800c42c:	d008      	beq.n	800c440 <HAL_TIM_Base_Init+0xbc>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	689b      	ldr	r3, [r3, #8]
 800c432:	2b60      	cmp	r3, #96	@ 0x60
 800c434:	d004      	beq.n	800c440 <HAL_TIM_Base_Init+0xbc>
 800c436:	f240 1117 	movw	r1, #279	@ 0x117
 800c43a:	4856      	ldr	r0, [pc, #344]	@ (800c594 <HAL_TIM_Base_Init+0x210>)
 800c43c:	f7fa fdc8 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	691b      	ldr	r3, [r3, #16]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d00e      	beq.n	800c466 <HAL_TIM_Base_Init+0xe2>
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	691b      	ldr	r3, [r3, #16]
 800c44c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c450:	d009      	beq.n	800c466 <HAL_TIM_Base_Init+0xe2>
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	691b      	ldr	r3, [r3, #16]
 800c456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c45a:	d004      	beq.n	800c466 <HAL_TIM_Base_Init+0xe2>
 800c45c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800c460:	484c      	ldr	r0, [pc, #304]	@ (800c594 <HAL_TIM_Base_Init+0x210>)
 800c462:	f7fa fdb5 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c46e:	d004      	beq.n	800c47a <HAL_TIM_Base_Init+0xf6>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	4a40      	ldr	r2, [pc, #256]	@ (800c578 <HAL_TIM_Base_Init+0x1f4>)
 800c476:	4293      	cmp	r3, r2
 800c478:	d107      	bne.n	800c48a <HAL_TIM_Base_Init+0x106>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	68db      	ldr	r3, [r3, #12]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	bf14      	ite	ne
 800c482:	2301      	movne	r3, #1
 800c484:	2300      	moveq	r3, #0
 800c486:	b2db      	uxtb	r3, r3
 800c488:	e00e      	b.n	800c4a8 <HAL_TIM_Base_Init+0x124>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	68db      	ldr	r3, [r3, #12]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d006      	beq.n	800c4a0 <HAL_TIM_Base_Init+0x11c>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	68db      	ldr	r3, [r3, #12]
 800c496:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c49a:	d201      	bcs.n	800c4a0 <HAL_TIM_Base_Init+0x11c>
 800c49c:	2301      	movs	r3, #1
 800c49e:	e000      	b.n	800c4a2 <HAL_TIM_Base_Init+0x11e>
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	f003 0301 	and.w	r3, r3, #1
 800c4a6:	b2db      	uxtb	r3, r3
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d104      	bne.n	800c4b6 <HAL_TIM_Base_Init+0x132>
 800c4ac:	f240 1119 	movw	r1, #281	@ 0x119
 800c4b0:	4838      	ldr	r0, [pc, #224]	@ (800c594 <HAL_TIM_Base_Init+0x210>)
 800c4b2:	f7fa fd8d 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	699b      	ldr	r3, [r3, #24]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d008      	beq.n	800c4d0 <HAL_TIM_Base_Init+0x14c>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	699b      	ldr	r3, [r3, #24]
 800c4c2:	2b80      	cmp	r3, #128	@ 0x80
 800c4c4:	d004      	beq.n	800c4d0 <HAL_TIM_Base_Init+0x14c>
 800c4c6:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800c4ca:	4832      	ldr	r0, [pc, #200]	@ (800c594 <HAL_TIM_Base_Init+0x210>)
 800c4cc:	f7fa fd80 	bl	8006fd0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c4d6:	b2db      	uxtb	r3, r3
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d106      	bne.n	800c4ea <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f7fb f9d1 	bl	800788c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2202      	movs	r2, #2
 800c4ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681a      	ldr	r2, [r3, #0]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	3304      	adds	r3, #4
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	4610      	mov	r0, r2
 800c4fe:	f001 ff43 	bl	800e388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2201      	movs	r2, #1
 800c506:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2201      	movs	r2, #1
 800c50e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2201      	movs	r2, #1
 800c516:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2201      	movs	r2, #1
 800c51e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2201      	movs	r2, #1
 800c526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2201      	movs	r2, #1
 800c52e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2201      	movs	r2, #1
 800c536:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2201      	movs	r2, #1
 800c53e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2201      	movs	r2, #1
 800c546:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2201      	movs	r2, #1
 800c54e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2201      	movs	r2, #1
 800c556:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2201      	movs	r2, #1
 800c55e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	3708      	adds	r7, #8
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}
 800c56c:	40012c00 	.word	0x40012c00
 800c570:	40000400 	.word	0x40000400
 800c574:	40000800 	.word	0x40000800
 800c578:	40000c00 	.word	0x40000c00
 800c57c:	40001000 	.word	0x40001000
 800c580:	40001400 	.word	0x40001400
 800c584:	40013400 	.word	0x40013400
 800c588:	40014000 	.word	0x40014000
 800c58c:	40014400 	.word	0x40014400
 800c590:	40014800 	.word	0x40014800
 800c594:	08011e48 	.word	0x08011e48

0800c598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b084      	sub	sp, #16
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4a4a      	ldr	r2, [pc, #296]	@ (800c6d0 <HAL_TIM_Base_Start_IT+0x138>)
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	d036      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5b2:	d031      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	4a46      	ldr	r2, [pc, #280]	@ (800c6d4 <HAL_TIM_Base_Start_IT+0x13c>)
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	d02c      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	4a45      	ldr	r2, [pc, #276]	@ (800c6d8 <HAL_TIM_Base_Start_IT+0x140>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	d027      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	4a43      	ldr	r2, [pc, #268]	@ (800c6dc <HAL_TIM_Base_Start_IT+0x144>)
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	d022      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	4a42      	ldr	r2, [pc, #264]	@ (800c6e0 <HAL_TIM_Base_Start_IT+0x148>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d01d      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	4a40      	ldr	r2, [pc, #256]	@ (800c6e4 <HAL_TIM_Base_Start_IT+0x14c>)
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d018      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	4a3f      	ldr	r2, [pc, #252]	@ (800c6e8 <HAL_TIM_Base_Start_IT+0x150>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d013      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	4a3d      	ldr	r2, [pc, #244]	@ (800c6ec <HAL_TIM_Base_Start_IT+0x154>)
 800c5f6:	4293      	cmp	r3, r2
 800c5f8:	d00e      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	4a3c      	ldr	r2, [pc, #240]	@ (800c6f0 <HAL_TIM_Base_Start_IT+0x158>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d009      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	4a3a      	ldr	r2, [pc, #232]	@ (800c6f4 <HAL_TIM_Base_Start_IT+0x15c>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d004      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c60e:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800c612:	4839      	ldr	r0, [pc, #228]	@ (800c6f8 <HAL_TIM_Base_Start_IT+0x160>)
 800c614:	f7fa fcdc 	bl	8006fd0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	2b01      	cmp	r3, #1
 800c622:	d001      	beq.n	800c628 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800c624:	2301      	movs	r3, #1
 800c626:	e04f      	b.n	800c6c8 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2202      	movs	r2, #2
 800c62c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	68da      	ldr	r2, [r3, #12]
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	f042 0201 	orr.w	r2, r2, #1
 800c63e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4a22      	ldr	r2, [pc, #136]	@ (800c6d0 <HAL_TIM_Base_Start_IT+0x138>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d01d      	beq.n	800c686 <HAL_TIM_Base_Start_IT+0xee>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c652:	d018      	beq.n	800c686 <HAL_TIM_Base_Start_IT+0xee>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4a1e      	ldr	r2, [pc, #120]	@ (800c6d4 <HAL_TIM_Base_Start_IT+0x13c>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d013      	beq.n	800c686 <HAL_TIM_Base_Start_IT+0xee>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a1d      	ldr	r2, [pc, #116]	@ (800c6d8 <HAL_TIM_Base_Start_IT+0x140>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d00e      	beq.n	800c686 <HAL_TIM_Base_Start_IT+0xee>
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4a1b      	ldr	r2, [pc, #108]	@ (800c6dc <HAL_TIM_Base_Start_IT+0x144>)
 800c66e:	4293      	cmp	r3, r2
 800c670:	d009      	beq.n	800c686 <HAL_TIM_Base_Start_IT+0xee>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	4a1c      	ldr	r2, [pc, #112]	@ (800c6e8 <HAL_TIM_Base_Start_IT+0x150>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d004      	beq.n	800c686 <HAL_TIM_Base_Start_IT+0xee>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4a1a      	ldr	r2, [pc, #104]	@ (800c6ec <HAL_TIM_Base_Start_IT+0x154>)
 800c682:	4293      	cmp	r3, r2
 800c684:	d115      	bne.n	800c6b2 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	689a      	ldr	r2, [r3, #8]
 800c68c:	4b1b      	ldr	r3, [pc, #108]	@ (800c6fc <HAL_TIM_Base_Start_IT+0x164>)
 800c68e:	4013      	ands	r3, r2
 800c690:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2b06      	cmp	r3, #6
 800c696:	d015      	beq.n	800c6c4 <HAL_TIM_Base_Start_IT+0x12c>
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c69e:	d011      	beq.n	800c6c4 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f042 0201 	orr.w	r2, r2, #1
 800c6ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6b0:	e008      	b.n	800c6c4 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	681a      	ldr	r2, [r3, #0]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f042 0201 	orr.w	r2, r2, #1
 800c6c0:	601a      	str	r2, [r3, #0]
 800c6c2:	e000      	b.n	800c6c6 <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c6c6:	2300      	movs	r3, #0
}
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	3710      	adds	r7, #16
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}
 800c6d0:	40012c00 	.word	0x40012c00
 800c6d4:	40000400 	.word	0x40000400
 800c6d8:	40000800 	.word	0x40000800
 800c6dc:	40000c00 	.word	0x40000c00
 800c6e0:	40001000 	.word	0x40001000
 800c6e4:	40001400 	.word	0x40001400
 800c6e8:	40013400 	.word	0x40013400
 800c6ec:	40014000 	.word	0x40014000
 800c6f0:	40014400 	.word	0x40014400
 800c6f4:	40014800 	.word	0x40014800
 800c6f8:	08011e48 	.word	0x08011e48
 800c6fc:	00010007 	.word	0x00010007

0800c700 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b082      	sub	sp, #8
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	4a31      	ldr	r2, [pc, #196]	@ (800c7d4 <HAL_TIM_Base_Stop_IT+0xd4>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d036      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c71a:	d031      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	4a2d      	ldr	r2, [pc, #180]	@ (800c7d8 <HAL_TIM_Base_Stop_IT+0xd8>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d02c      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4a2c      	ldr	r2, [pc, #176]	@ (800c7dc <HAL_TIM_Base_Stop_IT+0xdc>)
 800c72c:	4293      	cmp	r3, r2
 800c72e:	d027      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	4a2a      	ldr	r2, [pc, #168]	@ (800c7e0 <HAL_TIM_Base_Stop_IT+0xe0>)
 800c736:	4293      	cmp	r3, r2
 800c738:	d022      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a29      	ldr	r2, [pc, #164]	@ (800c7e4 <HAL_TIM_Base_Stop_IT+0xe4>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d01d      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	4a27      	ldr	r2, [pc, #156]	@ (800c7e8 <HAL_TIM_Base_Stop_IT+0xe8>)
 800c74a:	4293      	cmp	r3, r2
 800c74c:	d018      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	4a26      	ldr	r2, [pc, #152]	@ (800c7ec <HAL_TIM_Base_Stop_IT+0xec>)
 800c754:	4293      	cmp	r3, r2
 800c756:	d013      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4a24      	ldr	r2, [pc, #144]	@ (800c7f0 <HAL_TIM_Base_Stop_IT+0xf0>)
 800c75e:	4293      	cmp	r3, r2
 800c760:	d00e      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	4a23      	ldr	r2, [pc, #140]	@ (800c7f4 <HAL_TIM_Base_Stop_IT+0xf4>)
 800c768:	4293      	cmp	r3, r2
 800c76a:	d009      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	4a21      	ldr	r2, [pc, #132]	@ (800c7f8 <HAL_TIM_Base_Stop_IT+0xf8>)
 800c772:	4293      	cmp	r3, r2
 800c774:	d004      	beq.n	800c780 <HAL_TIM_Base_Stop_IT+0x80>
 800c776:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800c77a:	4820      	ldr	r0, [pc, #128]	@ (800c7fc <HAL_TIM_Base_Stop_IT+0xfc>)
 800c77c:	f7fa fc28 	bl	8006fd0 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68da      	ldr	r2, [r3, #12]
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f022 0201 	bic.w	r2, r2, #1
 800c78e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	6a1a      	ldr	r2, [r3, #32]
 800c796:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c79a:	4013      	ands	r3, r2
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d10f      	bne.n	800c7c0 <HAL_TIM_Base_Stop_IT+0xc0>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	6a1a      	ldr	r2, [r3, #32]
 800c7a6:	f240 4344 	movw	r3, #1092	@ 0x444
 800c7aa:	4013      	ands	r3, r2
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d107      	bne.n	800c7c0 <HAL_TIM_Base_Stop_IT+0xc0>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	681a      	ldr	r2, [r3, #0]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f022 0201 	bic.w	r2, r2, #1
 800c7be:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3708      	adds	r7, #8
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}
 800c7d2:	bf00      	nop
 800c7d4:	40012c00 	.word	0x40012c00
 800c7d8:	40000400 	.word	0x40000400
 800c7dc:	40000800 	.word	0x40000800
 800c7e0:	40000c00 	.word	0x40000c00
 800c7e4:	40001000 	.word	0x40001000
 800c7e8:	40001400 	.word	0x40001400
 800c7ec:	40013400 	.word	0x40013400
 800c7f0:	40014000 	.word	0x40014000
 800c7f4:	40014400 	.word	0x40014400
 800c7f8:	40014800 	.word	0x40014800
 800c7fc:	08011e48 	.word	0x08011e48

0800c800 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d101      	bne.n	800c812 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c80e:	2301      	movs	r3, #1
 800c810:	e0e6      	b.n	800c9e0 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4a74      	ldr	r2, [pc, #464]	@ (800c9e8 <HAL_TIM_PWM_Init+0x1e8>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d036      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c824:	d031      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a70      	ldr	r2, [pc, #448]	@ (800c9ec <HAL_TIM_PWM_Init+0x1ec>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d02c      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	4a6e      	ldr	r2, [pc, #440]	@ (800c9f0 <HAL_TIM_PWM_Init+0x1f0>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d027      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4a6d      	ldr	r2, [pc, #436]	@ (800c9f4 <HAL_TIM_PWM_Init+0x1f4>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d022      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	4a6b      	ldr	r2, [pc, #428]	@ (800c9f8 <HAL_TIM_PWM_Init+0x1f8>)
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d01d      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	4a6a      	ldr	r2, [pc, #424]	@ (800c9fc <HAL_TIM_PWM_Init+0x1fc>)
 800c854:	4293      	cmp	r3, r2
 800c856:	d018      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	4a68      	ldr	r2, [pc, #416]	@ (800ca00 <HAL_TIM_PWM_Init+0x200>)
 800c85e:	4293      	cmp	r3, r2
 800c860:	d013      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	4a67      	ldr	r2, [pc, #412]	@ (800ca04 <HAL_TIM_PWM_Init+0x204>)
 800c868:	4293      	cmp	r3, r2
 800c86a:	d00e      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	4a65      	ldr	r2, [pc, #404]	@ (800ca08 <HAL_TIM_PWM_Init+0x208>)
 800c872:	4293      	cmp	r3, r2
 800c874:	d009      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a64      	ldr	r2, [pc, #400]	@ (800ca0c <HAL_TIM_PWM_Init+0x20c>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d004      	beq.n	800c88a <HAL_TIM_PWM_Init+0x8a>
 800c880:	f240 5133 	movw	r1, #1331	@ 0x533
 800c884:	4862      	ldr	r0, [pc, #392]	@ (800ca10 <HAL_TIM_PWM_Init+0x210>)
 800c886:	f7fa fba3 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d014      	beq.n	800c8bc <HAL_TIM_PWM_Init+0xbc>
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	2b10      	cmp	r3, #16
 800c898:	d010      	beq.n	800c8bc <HAL_TIM_PWM_Init+0xbc>
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	2b20      	cmp	r3, #32
 800c8a0:	d00c      	beq.n	800c8bc <HAL_TIM_PWM_Init+0xbc>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	689b      	ldr	r3, [r3, #8]
 800c8a6:	2b40      	cmp	r3, #64	@ 0x40
 800c8a8:	d008      	beq.n	800c8bc <HAL_TIM_PWM_Init+0xbc>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	689b      	ldr	r3, [r3, #8]
 800c8ae:	2b60      	cmp	r3, #96	@ 0x60
 800c8b0:	d004      	beq.n	800c8bc <HAL_TIM_PWM_Init+0xbc>
 800c8b2:	f240 5134 	movw	r1, #1332	@ 0x534
 800c8b6:	4856      	ldr	r0, [pc, #344]	@ (800ca10 <HAL_TIM_PWM_Init+0x210>)
 800c8b8:	f7fa fb8a 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	691b      	ldr	r3, [r3, #16]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d00e      	beq.n	800c8e2 <HAL_TIM_PWM_Init+0xe2>
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	691b      	ldr	r3, [r3, #16]
 800c8c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8cc:	d009      	beq.n	800c8e2 <HAL_TIM_PWM_Init+0xe2>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	691b      	ldr	r3, [r3, #16]
 800c8d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c8d6:	d004      	beq.n	800c8e2 <HAL_TIM_PWM_Init+0xe2>
 800c8d8:	f240 5135 	movw	r1, #1333	@ 0x535
 800c8dc:	484c      	ldr	r0, [pc, #304]	@ (800ca10 <HAL_TIM_PWM_Init+0x210>)
 800c8de:	f7fa fb77 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8ea:	d004      	beq.n	800c8f6 <HAL_TIM_PWM_Init+0xf6>
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	4a40      	ldr	r2, [pc, #256]	@ (800c9f4 <HAL_TIM_PWM_Init+0x1f4>)
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d107      	bne.n	800c906 <HAL_TIM_PWM_Init+0x106>
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	68db      	ldr	r3, [r3, #12]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	bf14      	ite	ne
 800c8fe:	2301      	movne	r3, #1
 800c900:	2300      	moveq	r3, #0
 800c902:	b2db      	uxtb	r3, r3
 800c904:	e00e      	b.n	800c924 <HAL_TIM_PWM_Init+0x124>
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	68db      	ldr	r3, [r3, #12]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d006      	beq.n	800c91c <HAL_TIM_PWM_Init+0x11c>
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	68db      	ldr	r3, [r3, #12]
 800c912:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c916:	d201      	bcs.n	800c91c <HAL_TIM_PWM_Init+0x11c>
 800c918:	2301      	movs	r3, #1
 800c91a:	e000      	b.n	800c91e <HAL_TIM_PWM_Init+0x11e>
 800c91c:	2300      	movs	r3, #0
 800c91e:	f003 0301 	and.w	r3, r3, #1
 800c922:	b2db      	uxtb	r3, r3
 800c924:	2b00      	cmp	r3, #0
 800c926:	d104      	bne.n	800c932 <HAL_TIM_PWM_Init+0x132>
 800c928:	f240 5136 	movw	r1, #1334	@ 0x536
 800c92c:	4838      	ldr	r0, [pc, #224]	@ (800ca10 <HAL_TIM_PWM_Init+0x210>)
 800c92e:	f7fa fb4f 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	699b      	ldr	r3, [r3, #24]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d008      	beq.n	800c94c <HAL_TIM_PWM_Init+0x14c>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	699b      	ldr	r3, [r3, #24]
 800c93e:	2b80      	cmp	r3, #128	@ 0x80
 800c940:	d004      	beq.n	800c94c <HAL_TIM_PWM_Init+0x14c>
 800c942:	f240 5137 	movw	r1, #1335	@ 0x537
 800c946:	4832      	ldr	r0, [pc, #200]	@ (800ca10 <HAL_TIM_PWM_Init+0x210>)
 800c948:	f7fa fb42 	bl	8006fd0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c952:	b2db      	uxtb	r3, r3
 800c954:	2b00      	cmp	r3, #0
 800c956:	d106      	bne.n	800c966 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f000 f857 	bl	800ca14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2202      	movs	r2, #2
 800c96a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681a      	ldr	r2, [r3, #0]
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	3304      	adds	r3, #4
 800c976:	4619      	mov	r1, r3
 800c978:	4610      	mov	r0, r2
 800c97a:	f001 fd05 	bl	800e388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2201      	movs	r2, #1
 800c982:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2201      	movs	r2, #1
 800c98a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2201      	movs	r2, #1
 800c992:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2201      	movs	r2, #1
 800c99a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2201      	movs	r2, #1
 800c9a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	2201      	movs	r2, #1
 800c9aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	2201      	movs	r2, #1
 800c9c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2201      	movs	r2, #1
 800c9ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2201      	movs	r2, #1
 800c9d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c9de:	2300      	movs	r3, #0
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	3708      	adds	r7, #8
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}
 800c9e8:	40012c00 	.word	0x40012c00
 800c9ec:	40000400 	.word	0x40000400
 800c9f0:	40000800 	.word	0x40000800
 800c9f4:	40000c00 	.word	0x40000c00
 800c9f8:	40001000 	.word	0x40001000
 800c9fc:	40001400 	.word	0x40001400
 800ca00:	40013400 	.word	0x40013400
 800ca04:	40014000 	.word	0x40014000
 800ca08:	40014400 	.word	0x40014400
 800ca0c:	40014800 	.word	0x40014800
 800ca10:	08011e48 	.word	0x08011e48

0800ca14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ca14:	b480      	push	{r7}
 800ca16:	b083      	sub	sp, #12
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ca1c:	bf00      	nop
 800ca1e:	370c      	adds	r7, #12
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
 800ca30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	4a85      	ldr	r2, [pc, #532]	@ (800cc4c <HAL_TIM_PWM_Start+0x224>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d115      	bne.n	800ca68 <HAL_TIM_PWM_Start+0x40>
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	f000 808d 	beq.w	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	2b04      	cmp	r3, #4
 800ca48:	f000 8089 	beq.w	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	2b08      	cmp	r3, #8
 800ca50:	f000 8085 	beq.w	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	2b0c      	cmp	r3, #12
 800ca58:	f000 8081 	beq.w	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	2b10      	cmp	r3, #16
 800ca60:	d07d      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	2b14      	cmp	r3, #20
 800ca66:	d07a      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca70:	d10b      	bne.n	800ca8a <HAL_TIM_PWM_Start+0x62>
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d072      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	2b04      	cmp	r3, #4
 800ca7c:	d06f      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2b08      	cmp	r3, #8
 800ca82:	d06c      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	2b0c      	cmp	r3, #12
 800ca88:	d069      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	4a70      	ldr	r2, [pc, #448]	@ (800cc50 <HAL_TIM_PWM_Start+0x228>)
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d10b      	bne.n	800caac <HAL_TIM_PWM_Start+0x84>
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d061      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	2b04      	cmp	r3, #4
 800ca9e:	d05e      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	2b08      	cmp	r3, #8
 800caa4:	d05b      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	2b0c      	cmp	r3, #12
 800caaa:	d058      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	4a68      	ldr	r2, [pc, #416]	@ (800cc54 <HAL_TIM_PWM_Start+0x22c>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d10b      	bne.n	800cace <HAL_TIM_PWM_Start+0xa6>
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d050      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	2b04      	cmp	r3, #4
 800cac0:	d04d      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	2b08      	cmp	r3, #8
 800cac6:	d04a      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	2b0c      	cmp	r3, #12
 800cacc:	d047      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	4a61      	ldr	r2, [pc, #388]	@ (800cc58 <HAL_TIM_PWM_Start+0x230>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d10b      	bne.n	800caf0 <HAL_TIM_PWM_Start+0xc8>
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d03f      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	2b04      	cmp	r3, #4
 800cae2:	d03c      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	2b08      	cmp	r3, #8
 800cae8:	d039      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	2b0c      	cmp	r3, #12
 800caee:	d036      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	4a59      	ldr	r2, [pc, #356]	@ (800cc5c <HAL_TIM_PWM_Start+0x234>)
 800caf6:	4293      	cmp	r3, r2
 800caf8:	d111      	bne.n	800cb1e <HAL_TIM_PWM_Start+0xf6>
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d02e      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	2b04      	cmp	r3, #4
 800cb04:	d02b      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	2b08      	cmp	r3, #8
 800cb0a:	d028      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	2b0c      	cmp	r3, #12
 800cb10:	d025      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb12:	683b      	ldr	r3, [r7, #0]
 800cb14:	2b10      	cmp	r3, #16
 800cb16:	d022      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	2b14      	cmp	r3, #20
 800cb1c:	d01f      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	4a4f      	ldr	r2, [pc, #316]	@ (800cc60 <HAL_TIM_PWM_Start+0x238>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d105      	bne.n	800cb34 <HAL_TIM_PWM_Start+0x10c>
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d017      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	2b04      	cmp	r3, #4
 800cb32:	d014      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a4a      	ldr	r2, [pc, #296]	@ (800cc64 <HAL_TIM_PWM_Start+0x23c>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d102      	bne.n	800cb44 <HAL_TIM_PWM_Start+0x11c>
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d00c      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	4a47      	ldr	r2, [pc, #284]	@ (800cc68 <HAL_TIM_PWM_Start+0x240>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d102      	bne.n	800cb54 <HAL_TIM_PWM_Start+0x12c>
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d004      	beq.n	800cb5e <HAL_TIM_PWM_Start+0x136>
 800cb54:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800cb58:	4844      	ldr	r0, [pc, #272]	@ (800cc6c <HAL_TIM_PWM_Start+0x244>)
 800cb5a:	f7fa fa39 	bl	8006fd0 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d109      	bne.n	800cb78 <HAL_TIM_PWM_Start+0x150>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800cb6a:	b2db      	uxtb	r3, r3
 800cb6c:	2b01      	cmp	r3, #1
 800cb6e:	bf14      	ite	ne
 800cb70:	2301      	movne	r3, #1
 800cb72:	2300      	moveq	r3, #0
 800cb74:	b2db      	uxtb	r3, r3
 800cb76:	e03c      	b.n	800cbf2 <HAL_TIM_PWM_Start+0x1ca>
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	2b04      	cmp	r3, #4
 800cb7c:	d109      	bne.n	800cb92 <HAL_TIM_PWM_Start+0x16a>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800cb84:	b2db      	uxtb	r3, r3
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	bf14      	ite	ne
 800cb8a:	2301      	movne	r3, #1
 800cb8c:	2300      	moveq	r3, #0
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	e02f      	b.n	800cbf2 <HAL_TIM_PWM_Start+0x1ca>
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	2b08      	cmp	r3, #8
 800cb96:	d109      	bne.n	800cbac <HAL_TIM_PWM_Start+0x184>
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	2b01      	cmp	r3, #1
 800cba2:	bf14      	ite	ne
 800cba4:	2301      	movne	r3, #1
 800cba6:	2300      	moveq	r3, #0
 800cba8:	b2db      	uxtb	r3, r3
 800cbaa:	e022      	b.n	800cbf2 <HAL_TIM_PWM_Start+0x1ca>
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	2b0c      	cmp	r3, #12
 800cbb0:	d109      	bne.n	800cbc6 <HAL_TIM_PWM_Start+0x19e>
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cbb8:	b2db      	uxtb	r3, r3
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	bf14      	ite	ne
 800cbbe:	2301      	movne	r3, #1
 800cbc0:	2300      	moveq	r3, #0
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	e015      	b.n	800cbf2 <HAL_TIM_PWM_Start+0x1ca>
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	2b10      	cmp	r3, #16
 800cbca:	d109      	bne.n	800cbe0 <HAL_TIM_PWM_Start+0x1b8>
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cbd2:	b2db      	uxtb	r3, r3
 800cbd4:	2b01      	cmp	r3, #1
 800cbd6:	bf14      	ite	ne
 800cbd8:	2301      	movne	r3, #1
 800cbda:	2300      	moveq	r3, #0
 800cbdc:	b2db      	uxtb	r3, r3
 800cbde:	e008      	b.n	800cbf2 <HAL_TIM_PWM_Start+0x1ca>
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cbe6:	b2db      	uxtb	r3, r3
 800cbe8:	2b01      	cmp	r3, #1
 800cbea:	bf14      	ite	ne
 800cbec:	2301      	movne	r3, #1
 800cbee:	2300      	moveq	r3, #0
 800cbf0:	b2db      	uxtb	r3, r3
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d001      	beq.n	800cbfa <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	e0af      	b.n	800cd5a <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d104      	bne.n	800cc0a <HAL_TIM_PWM_Start+0x1e2>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2202      	movs	r2, #2
 800cc04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cc08:	e036      	b.n	800cc78 <HAL_TIM_PWM_Start+0x250>
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	2b04      	cmp	r3, #4
 800cc0e:	d104      	bne.n	800cc1a <HAL_TIM_PWM_Start+0x1f2>
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2202      	movs	r2, #2
 800cc14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cc18:	e02e      	b.n	800cc78 <HAL_TIM_PWM_Start+0x250>
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	2b08      	cmp	r3, #8
 800cc1e:	d104      	bne.n	800cc2a <HAL_TIM_PWM_Start+0x202>
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2202      	movs	r2, #2
 800cc24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cc28:	e026      	b.n	800cc78 <HAL_TIM_PWM_Start+0x250>
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	2b0c      	cmp	r3, #12
 800cc2e:	d104      	bne.n	800cc3a <HAL_TIM_PWM_Start+0x212>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2202      	movs	r2, #2
 800cc34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cc38:	e01e      	b.n	800cc78 <HAL_TIM_PWM_Start+0x250>
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	2b10      	cmp	r3, #16
 800cc3e:	d117      	bne.n	800cc70 <HAL_TIM_PWM_Start+0x248>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2202      	movs	r2, #2
 800cc44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc48:	e016      	b.n	800cc78 <HAL_TIM_PWM_Start+0x250>
 800cc4a:	bf00      	nop
 800cc4c:	40012c00 	.word	0x40012c00
 800cc50:	40000400 	.word	0x40000400
 800cc54:	40000800 	.word	0x40000800
 800cc58:	40000c00 	.word	0x40000c00
 800cc5c:	40013400 	.word	0x40013400
 800cc60:	40014000 	.word	0x40014000
 800cc64:	40014400 	.word	0x40014400
 800cc68:	40014800 	.word	0x40014800
 800cc6c:	08011e48 	.word	0x08011e48
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2202      	movs	r2, #2
 800cc74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	2201      	movs	r2, #1
 800cc7e:	6839      	ldr	r1, [r7, #0]
 800cc80:	4618      	mov	r0, r3
 800cc82:	f002 f821 	bl	800ecc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	4a36      	ldr	r2, [pc, #216]	@ (800cd64 <HAL_TIM_PWM_Start+0x33c>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d013      	beq.n	800ccb8 <HAL_TIM_PWM_Start+0x290>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a34      	ldr	r2, [pc, #208]	@ (800cd68 <HAL_TIM_PWM_Start+0x340>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d00e      	beq.n	800ccb8 <HAL_TIM_PWM_Start+0x290>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a33      	ldr	r2, [pc, #204]	@ (800cd6c <HAL_TIM_PWM_Start+0x344>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d009      	beq.n	800ccb8 <HAL_TIM_PWM_Start+0x290>
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a31      	ldr	r2, [pc, #196]	@ (800cd70 <HAL_TIM_PWM_Start+0x348>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d004      	beq.n	800ccb8 <HAL_TIM_PWM_Start+0x290>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	4a30      	ldr	r2, [pc, #192]	@ (800cd74 <HAL_TIM_PWM_Start+0x34c>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d101      	bne.n	800ccbc <HAL_TIM_PWM_Start+0x294>
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e000      	b.n	800ccbe <HAL_TIM_PWM_Start+0x296>
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d007      	beq.n	800ccd2 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ccd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	4a23      	ldr	r2, [pc, #140]	@ (800cd64 <HAL_TIM_PWM_Start+0x33c>)
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d01d      	beq.n	800cd18 <HAL_TIM_PWM_Start+0x2f0>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cce4:	d018      	beq.n	800cd18 <HAL_TIM_PWM_Start+0x2f0>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a23      	ldr	r2, [pc, #140]	@ (800cd78 <HAL_TIM_PWM_Start+0x350>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d013      	beq.n	800cd18 <HAL_TIM_PWM_Start+0x2f0>
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	4a21      	ldr	r2, [pc, #132]	@ (800cd7c <HAL_TIM_PWM_Start+0x354>)
 800ccf6:	4293      	cmp	r3, r2
 800ccf8:	d00e      	beq.n	800cd18 <HAL_TIM_PWM_Start+0x2f0>
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4a20      	ldr	r2, [pc, #128]	@ (800cd80 <HAL_TIM_PWM_Start+0x358>)
 800cd00:	4293      	cmp	r3, r2
 800cd02:	d009      	beq.n	800cd18 <HAL_TIM_PWM_Start+0x2f0>
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	4a17      	ldr	r2, [pc, #92]	@ (800cd68 <HAL_TIM_PWM_Start+0x340>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d004      	beq.n	800cd18 <HAL_TIM_PWM_Start+0x2f0>
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	4a16      	ldr	r2, [pc, #88]	@ (800cd6c <HAL_TIM_PWM_Start+0x344>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d115      	bne.n	800cd44 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	689a      	ldr	r2, [r3, #8]
 800cd1e:	4b19      	ldr	r3, [pc, #100]	@ (800cd84 <HAL_TIM_PWM_Start+0x35c>)
 800cd20:	4013      	ands	r3, r2
 800cd22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	2b06      	cmp	r3, #6
 800cd28:	d015      	beq.n	800cd56 <HAL_TIM_PWM_Start+0x32e>
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd30:	d011      	beq.n	800cd56 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	681a      	ldr	r2, [r3, #0]
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f042 0201 	orr.w	r2, r2, #1
 800cd40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd42:	e008      	b.n	800cd56 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	681a      	ldr	r2, [r3, #0]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f042 0201 	orr.w	r2, r2, #1
 800cd52:	601a      	str	r2, [r3, #0]
 800cd54:	e000      	b.n	800cd58 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cd58:	2300      	movs	r3, #0
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3710      	adds	r7, #16
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	40012c00 	.word	0x40012c00
 800cd68:	40013400 	.word	0x40013400
 800cd6c:	40014000 	.word	0x40014000
 800cd70:	40014400 	.word	0x40014400
 800cd74:	40014800 	.word	0x40014800
 800cd78:	40000400 	.word	0x40000400
 800cd7c:	40000800 	.word	0x40000800
 800cd80:	40000c00 	.word	0x40000c00
 800cd84:	00010007 	.word	0x00010007

0800cd88 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b082      	sub	sp, #8
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	4a8d      	ldr	r2, [pc, #564]	@ (800cfcc <HAL_TIM_PWM_Stop+0x244>)
 800cd98:	4293      	cmp	r3, r2
 800cd9a:	d115      	bne.n	800cdc8 <HAL_TIM_PWM_Stop+0x40>
 800cd9c:	683b      	ldr	r3, [r7, #0]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	f000 808d 	beq.w	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	2b04      	cmp	r3, #4
 800cda8:	f000 8089 	beq.w	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	2b08      	cmp	r3, #8
 800cdb0:	f000 8085 	beq.w	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	2b0c      	cmp	r3, #12
 800cdb8:	f000 8081 	beq.w	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	2b10      	cmp	r3, #16
 800cdc0:	d07d      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	2b14      	cmp	r3, #20
 800cdc6:	d07a      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdd0:	d10b      	bne.n	800cdea <HAL_TIM_PWM_Stop+0x62>
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d072      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	2b04      	cmp	r3, #4
 800cddc:	d06f      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	2b08      	cmp	r3, #8
 800cde2:	d06c      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	2b0c      	cmp	r3, #12
 800cde8:	d069      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	4a78      	ldr	r2, [pc, #480]	@ (800cfd0 <HAL_TIM_PWM_Stop+0x248>)
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d10b      	bne.n	800ce0c <HAL_TIM_PWM_Stop+0x84>
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d061      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	2b04      	cmp	r3, #4
 800cdfe:	d05e      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	2b08      	cmp	r3, #8
 800ce04:	d05b      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	2b0c      	cmp	r3, #12
 800ce0a:	d058      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4a70      	ldr	r2, [pc, #448]	@ (800cfd4 <HAL_TIM_PWM_Stop+0x24c>)
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d10b      	bne.n	800ce2e <HAL_TIM_PWM_Stop+0xa6>
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d050      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	2b04      	cmp	r3, #4
 800ce20:	d04d      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	2b08      	cmp	r3, #8
 800ce26:	d04a      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	2b0c      	cmp	r3, #12
 800ce2c:	d047      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4a69      	ldr	r2, [pc, #420]	@ (800cfd8 <HAL_TIM_PWM_Stop+0x250>)
 800ce34:	4293      	cmp	r3, r2
 800ce36:	d10b      	bne.n	800ce50 <HAL_TIM_PWM_Stop+0xc8>
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d03f      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	2b04      	cmp	r3, #4
 800ce42:	d03c      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	2b08      	cmp	r3, #8
 800ce48:	d039      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	2b0c      	cmp	r3, #12
 800ce4e:	d036      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	4a61      	ldr	r2, [pc, #388]	@ (800cfdc <HAL_TIM_PWM_Stop+0x254>)
 800ce56:	4293      	cmp	r3, r2
 800ce58:	d111      	bne.n	800ce7e <HAL_TIM_PWM_Stop+0xf6>
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d02e      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	2b04      	cmp	r3, #4
 800ce64:	d02b      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	2b08      	cmp	r3, #8
 800ce6a:	d028      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	2b0c      	cmp	r3, #12
 800ce70:	d025      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	2b10      	cmp	r3, #16
 800ce76:	d022      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	2b14      	cmp	r3, #20
 800ce7c:	d01f      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	4a57      	ldr	r2, [pc, #348]	@ (800cfe0 <HAL_TIM_PWM_Stop+0x258>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d105      	bne.n	800ce94 <HAL_TIM_PWM_Stop+0x10c>
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d017      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	2b04      	cmp	r3, #4
 800ce92:	d014      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a52      	ldr	r2, [pc, #328]	@ (800cfe4 <HAL_TIM_PWM_Stop+0x25c>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d102      	bne.n	800cea4 <HAL_TIM_PWM_Stop+0x11c>
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d00c      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	4a4f      	ldr	r2, [pc, #316]	@ (800cfe8 <HAL_TIM_PWM_Stop+0x260>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d102      	bne.n	800ceb4 <HAL_TIM_PWM_Stop+0x12c>
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d004      	beq.n	800cebe <HAL_TIM_PWM_Stop+0x136>
 800ceb4:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800ceb8:	484c      	ldr	r0, [pc, #304]	@ (800cfec <HAL_TIM_PWM_Stop+0x264>)
 800ceba:	f7fa f889 	bl	8006fd0 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	2200      	movs	r2, #0
 800cec4:	6839      	ldr	r1, [r7, #0]
 800cec6:	4618      	mov	r0, r3
 800cec8:	f001 fefe 	bl	800ecc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	4a3e      	ldr	r2, [pc, #248]	@ (800cfcc <HAL_TIM_PWM_Stop+0x244>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d013      	beq.n	800cefe <HAL_TIM_PWM_Stop+0x176>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4a40      	ldr	r2, [pc, #256]	@ (800cfdc <HAL_TIM_PWM_Stop+0x254>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d00e      	beq.n	800cefe <HAL_TIM_PWM_Stop+0x176>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	4a3e      	ldr	r2, [pc, #248]	@ (800cfe0 <HAL_TIM_PWM_Stop+0x258>)
 800cee6:	4293      	cmp	r3, r2
 800cee8:	d009      	beq.n	800cefe <HAL_TIM_PWM_Stop+0x176>
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4a3d      	ldr	r2, [pc, #244]	@ (800cfe4 <HAL_TIM_PWM_Stop+0x25c>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d004      	beq.n	800cefe <HAL_TIM_PWM_Stop+0x176>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a3b      	ldr	r2, [pc, #236]	@ (800cfe8 <HAL_TIM_PWM_Stop+0x260>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d101      	bne.n	800cf02 <HAL_TIM_PWM_Stop+0x17a>
 800cefe:	2301      	movs	r3, #1
 800cf00:	e000      	b.n	800cf04 <HAL_TIM_PWM_Stop+0x17c>
 800cf02:	2300      	movs	r3, #0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d017      	beq.n	800cf38 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	6a1a      	ldr	r2, [r3, #32]
 800cf0e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cf12:	4013      	ands	r3, r2
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d10f      	bne.n	800cf38 <HAL_TIM_PWM_Stop+0x1b0>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	6a1a      	ldr	r2, [r3, #32]
 800cf1e:	f240 4344 	movw	r3, #1092	@ 0x444
 800cf22:	4013      	ands	r3, r2
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d107      	bne.n	800cf38 <HAL_TIM_PWM_Stop+0x1b0>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cf36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	6a1a      	ldr	r2, [r3, #32]
 800cf3e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cf42:	4013      	ands	r3, r2
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d10f      	bne.n	800cf68 <HAL_TIM_PWM_Stop+0x1e0>
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6a1a      	ldr	r2, [r3, #32]
 800cf4e:	f240 4344 	movw	r3, #1092	@ 0x444
 800cf52:	4013      	ands	r3, r2
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d107      	bne.n	800cf68 <HAL_TIM_PWM_Stop+0x1e0>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f022 0201 	bic.w	r2, r2, #1
 800cf66:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d104      	bne.n	800cf78 <HAL_TIM_PWM_Stop+0x1f0>
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2201      	movs	r2, #1
 800cf72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cf76:	e023      	b.n	800cfc0 <HAL_TIM_PWM_Stop+0x238>
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	2b04      	cmp	r3, #4
 800cf7c:	d104      	bne.n	800cf88 <HAL_TIM_PWM_Stop+0x200>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2201      	movs	r2, #1
 800cf82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cf86:	e01b      	b.n	800cfc0 <HAL_TIM_PWM_Stop+0x238>
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	2b08      	cmp	r3, #8
 800cf8c:	d104      	bne.n	800cf98 <HAL_TIM_PWM_Stop+0x210>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	2201      	movs	r2, #1
 800cf92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cf96:	e013      	b.n	800cfc0 <HAL_TIM_PWM_Stop+0x238>
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	2b0c      	cmp	r3, #12
 800cf9c:	d104      	bne.n	800cfa8 <HAL_TIM_PWM_Stop+0x220>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cfa6:	e00b      	b.n	800cfc0 <HAL_TIM_PWM_Stop+0x238>
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	2b10      	cmp	r3, #16
 800cfac:	d104      	bne.n	800cfb8 <HAL_TIM_PWM_Stop+0x230>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cfb6:	e003      	b.n	800cfc0 <HAL_TIM_PWM_Stop+0x238>
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800cfc0:	2300      	movs	r3, #0
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	3708      	adds	r7, #8
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	bd80      	pop	{r7, pc}
 800cfca:	bf00      	nop
 800cfcc:	40012c00 	.word	0x40012c00
 800cfd0:	40000400 	.word	0x40000400
 800cfd4:	40000800 	.word	0x40000800
 800cfd8:	40000c00 	.word	0x40000c00
 800cfdc:	40013400 	.word	0x40013400
 800cfe0:	40014000 	.word	0x40014000
 800cfe4:	40014400 	.word	0x40014400
 800cfe8:	40014800 	.word	0x40014800
 800cfec:	08011e48 	.word	0x08011e48

0800cff0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b086      	sub	sp, #24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d101      	bne.n	800d004 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d000:	2301      	movs	r3, #1
 800d002:	e1b0      	b.n	800d366 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a7f      	ldr	r2, [pc, #508]	@ (800d208 <HAL_TIM_Encoder_Init+0x218>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d01d      	beq.n	800d04a <HAL_TIM_Encoder_Init+0x5a>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d016:	d018      	beq.n	800d04a <HAL_TIM_Encoder_Init+0x5a>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a7b      	ldr	r2, [pc, #492]	@ (800d20c <HAL_TIM_Encoder_Init+0x21c>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d013      	beq.n	800d04a <HAL_TIM_Encoder_Init+0x5a>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4a7a      	ldr	r2, [pc, #488]	@ (800d210 <HAL_TIM_Encoder_Init+0x220>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d00e      	beq.n	800d04a <HAL_TIM_Encoder_Init+0x5a>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	4a78      	ldr	r2, [pc, #480]	@ (800d214 <HAL_TIM_Encoder_Init+0x224>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d009      	beq.n	800d04a <HAL_TIM_Encoder_Init+0x5a>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	4a77      	ldr	r2, [pc, #476]	@ (800d218 <HAL_TIM_Encoder_Init+0x228>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d004      	beq.n	800d04a <HAL_TIM_Encoder_Init+0x5a>
 800d040:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800d044:	4875      	ldr	r0, [pc, #468]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d046:	f7f9 ffc3 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	689b      	ldr	r3, [r3, #8]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d014      	beq.n	800d07c <HAL_TIM_Encoder_Init+0x8c>
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	689b      	ldr	r3, [r3, #8]
 800d056:	2b10      	cmp	r3, #16
 800d058:	d010      	beq.n	800d07c <HAL_TIM_Encoder_Init+0x8c>
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	689b      	ldr	r3, [r3, #8]
 800d05e:	2b20      	cmp	r3, #32
 800d060:	d00c      	beq.n	800d07c <HAL_TIM_Encoder_Init+0x8c>
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	689b      	ldr	r3, [r3, #8]
 800d066:	2b40      	cmp	r3, #64	@ 0x40
 800d068:	d008      	beq.n	800d07c <HAL_TIM_Encoder_Init+0x8c>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	689b      	ldr	r3, [r3, #8]
 800d06e:	2b60      	cmp	r3, #96	@ 0x60
 800d070:	d004      	beq.n	800d07c <HAL_TIM_Encoder_Init+0x8c>
 800d072:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800d076:	4869      	ldr	r0, [pc, #420]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d078:	f7f9 ffaa 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	691b      	ldr	r3, [r3, #16]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d00e      	beq.n	800d0a2 <HAL_TIM_Encoder_Init+0xb2>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	691b      	ldr	r3, [r3, #16]
 800d088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d08c:	d009      	beq.n	800d0a2 <HAL_TIM_Encoder_Init+0xb2>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	691b      	ldr	r3, [r3, #16]
 800d092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d096:	d004      	beq.n	800d0a2 <HAL_TIM_Encoder_Init+0xb2>
 800d098:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800d09c:	485f      	ldr	r0, [pc, #380]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d09e:	f7f9 ff97 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	699b      	ldr	r3, [r3, #24]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d008      	beq.n	800d0bc <HAL_TIM_Encoder_Init+0xcc>
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	699b      	ldr	r3, [r3, #24]
 800d0ae:	2b80      	cmp	r3, #128	@ 0x80
 800d0b0:	d004      	beq.n	800d0bc <HAL_TIM_Encoder_Init+0xcc>
 800d0b2:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800d0b6:	4859      	ldr	r0, [pc, #356]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d0b8:	f7f9 ff8a 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	2b01      	cmp	r3, #1
 800d0c2:	d00c      	beq.n	800d0de <HAL_TIM_Encoder_Init+0xee>
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2b02      	cmp	r3, #2
 800d0ca:	d008      	beq.n	800d0de <HAL_TIM_Encoder_Init+0xee>
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	2b03      	cmp	r3, #3
 800d0d2:	d004      	beq.n	800d0de <HAL_TIM_Encoder_Init+0xee>
 800d0d4:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800d0d8:	4850      	ldr	r0, [pc, #320]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d0da:	f7f9 ff79 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	689b      	ldr	r3, [r3, #8]
 800d0e2:	2b01      	cmp	r3, #1
 800d0e4:	d00c      	beq.n	800d100 <HAL_TIM_Encoder_Init+0x110>
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	689b      	ldr	r3, [r3, #8]
 800d0ea:	2b02      	cmp	r3, #2
 800d0ec:	d008      	beq.n	800d100 <HAL_TIM_Encoder_Init+0x110>
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	689b      	ldr	r3, [r3, #8]
 800d0f2:	2b03      	cmp	r3, #3
 800d0f4:	d004      	beq.n	800d100 <HAL_TIM_Encoder_Init+0x110>
 800d0f6:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800d0fa:	4848      	ldr	r0, [pc, #288]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d0fc:	f7f9 ff68 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	699b      	ldr	r3, [r3, #24]
 800d104:	2b01      	cmp	r3, #1
 800d106:	d00c      	beq.n	800d122 <HAL_TIM_Encoder_Init+0x132>
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	699b      	ldr	r3, [r3, #24]
 800d10c:	2b02      	cmp	r3, #2
 800d10e:	d008      	beq.n	800d122 <HAL_TIM_Encoder_Init+0x132>
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	699b      	ldr	r3, [r3, #24]
 800d114:	2b03      	cmp	r3, #3
 800d116:	d004      	beq.n	800d122 <HAL_TIM_Encoder_Init+0x132>
 800d118:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800d11c:	483f      	ldr	r0, [pc, #252]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d11e:	f7f9 ff57 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	685b      	ldr	r3, [r3, #4]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d008      	beq.n	800d13c <HAL_TIM_Encoder_Init+0x14c>
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	685b      	ldr	r3, [r3, #4]
 800d12e:	2b02      	cmp	r3, #2
 800d130:	d004      	beq.n	800d13c <HAL_TIM_Encoder_Init+0x14c>
 800d132:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800d136:	4839      	ldr	r0, [pc, #228]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d138:	f7f9 ff4a 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	695b      	ldr	r3, [r3, #20]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d008      	beq.n	800d156 <HAL_TIM_Encoder_Init+0x166>
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	695b      	ldr	r3, [r3, #20]
 800d148:	2b02      	cmp	r3, #2
 800d14a:	d004      	beq.n	800d156 <HAL_TIM_Encoder_Init+0x166>
 800d14c:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800d150:	4832      	ldr	r0, [pc, #200]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d152:	f7f9 ff3d 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	68db      	ldr	r3, [r3, #12]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d010      	beq.n	800d180 <HAL_TIM_Encoder_Init+0x190>
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	68db      	ldr	r3, [r3, #12]
 800d162:	2b04      	cmp	r3, #4
 800d164:	d00c      	beq.n	800d180 <HAL_TIM_Encoder_Init+0x190>
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	68db      	ldr	r3, [r3, #12]
 800d16a:	2b08      	cmp	r3, #8
 800d16c:	d008      	beq.n	800d180 <HAL_TIM_Encoder_Init+0x190>
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	68db      	ldr	r3, [r3, #12]
 800d172:	2b0c      	cmp	r3, #12
 800d174:	d004      	beq.n	800d180 <HAL_TIM_Encoder_Init+0x190>
 800d176:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800d17a:	4828      	ldr	r0, [pc, #160]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d17c:	f7f9 ff28 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800d180:	683b      	ldr	r3, [r7, #0]
 800d182:	69db      	ldr	r3, [r3, #28]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d010      	beq.n	800d1aa <HAL_TIM_Encoder_Init+0x1ba>
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	69db      	ldr	r3, [r3, #28]
 800d18c:	2b04      	cmp	r3, #4
 800d18e:	d00c      	beq.n	800d1aa <HAL_TIM_Encoder_Init+0x1ba>
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	69db      	ldr	r3, [r3, #28]
 800d194:	2b08      	cmp	r3, #8
 800d196:	d008      	beq.n	800d1aa <HAL_TIM_Encoder_Init+0x1ba>
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	69db      	ldr	r3, [r3, #28]
 800d19c:	2b0c      	cmp	r3, #12
 800d19e:	d004      	beq.n	800d1aa <HAL_TIM_Encoder_Init+0x1ba>
 800d1a0:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800d1a4:	481d      	ldr	r0, [pc, #116]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d1a6:	f7f9 ff13 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	691b      	ldr	r3, [r3, #16]
 800d1ae:	2b0f      	cmp	r3, #15
 800d1b0:	d904      	bls.n	800d1bc <HAL_TIM_Encoder_Init+0x1cc>
 800d1b2:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800d1b6:	4819      	ldr	r0, [pc, #100]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d1b8:	f7f9 ff0a 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	6a1b      	ldr	r3, [r3, #32]
 800d1c0:	2b0f      	cmp	r3, #15
 800d1c2:	d904      	bls.n	800d1ce <HAL_TIM_Encoder_Init+0x1de>
 800d1c4:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800d1c8:	4814      	ldr	r0, [pc, #80]	@ (800d21c <HAL_TIM_Encoder_Init+0x22c>)
 800d1ca:	f7f9 ff01 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1d6:	d004      	beq.n	800d1e2 <HAL_TIM_Encoder_Init+0x1f2>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	4a0d      	ldr	r2, [pc, #52]	@ (800d214 <HAL_TIM_Encoder_Init+0x224>)
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	d107      	bne.n	800d1f2 <HAL_TIM_Encoder_Init+0x202>
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	bf14      	ite	ne
 800d1ea:	2301      	movne	r3, #1
 800d1ec:	2300      	moveq	r3, #0
 800d1ee:	b2db      	uxtb	r3, r3
 800d1f0:	e01a      	b.n	800d228 <HAL_TIM_Encoder_Init+0x238>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	68db      	ldr	r3, [r3, #12]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d012      	beq.n	800d220 <HAL_TIM_Encoder_Init+0x230>
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d202:	d20d      	bcs.n	800d220 <HAL_TIM_Encoder_Init+0x230>
 800d204:	2301      	movs	r3, #1
 800d206:	e00c      	b.n	800d222 <HAL_TIM_Encoder_Init+0x232>
 800d208:	40012c00 	.word	0x40012c00
 800d20c:	40000400 	.word	0x40000400
 800d210:	40000800 	.word	0x40000800
 800d214:	40000c00 	.word	0x40000c00
 800d218:	40013400 	.word	0x40013400
 800d21c:	08011e48 	.word	0x08011e48
 800d220:	2300      	movs	r3, #0
 800d222:	f003 0301 	and.w	r3, r3, #1
 800d226:	b2db      	uxtb	r3, r3
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d104      	bne.n	800d236 <HAL_TIM_Encoder_Init+0x246>
 800d22c:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800d230:	484f      	ldr	r0, [pc, #316]	@ (800d370 <HAL_TIM_Encoder_Init+0x380>)
 800d232:	f7f9 fecd 	bl	8006fd0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d23c:	b2db      	uxtb	r3, r3
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d106      	bne.n	800d250 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2200      	movs	r2, #0
 800d246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d24a:	6878      	ldr	r0, [r7, #4]
 800d24c:	f7fa faaa 	bl	80077a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2202      	movs	r2, #2
 800d254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	689b      	ldr	r3, [r3, #8]
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	6812      	ldr	r2, [r2, #0]
 800d262:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d266:	f023 0307 	bic.w	r3, r3, #7
 800d26a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681a      	ldr	r2, [r3, #0]
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	3304      	adds	r3, #4
 800d274:	4619      	mov	r1, r3
 800d276:	4610      	mov	r0, r2
 800d278:	f001 f886 	bl	800e388 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	689b      	ldr	r3, [r3, #8]
 800d282:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	699b      	ldr	r3, [r3, #24]
 800d28a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	6a1b      	ldr	r3, [r3, #32]
 800d292:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	697a      	ldr	r2, [r7, #20]
 800d29a:	4313      	orrs	r3, r2
 800d29c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d2a4:	f023 0303 	bic.w	r3, r3, #3
 800d2a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	689a      	ldr	r2, [r3, #8]
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	699b      	ldr	r3, [r3, #24]
 800d2b2:	021b      	lsls	r3, r3, #8
 800d2b4:	4313      	orrs	r3, r2
 800d2b6:	693a      	ldr	r2, [r7, #16]
 800d2b8:	4313      	orrs	r3, r2
 800d2ba:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d2c2:	f023 030c 	bic.w	r3, r3, #12
 800d2c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d2ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d2d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	68da      	ldr	r2, [r3, #12]
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	69db      	ldr	r3, [r3, #28]
 800d2dc:	021b      	lsls	r3, r3, #8
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	693a      	ldr	r2, [r7, #16]
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	691b      	ldr	r3, [r3, #16]
 800d2ea:	011a      	lsls	r2, r3, #4
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	6a1b      	ldr	r3, [r3, #32]
 800d2f0:	031b      	lsls	r3, r3, #12
 800d2f2:	4313      	orrs	r3, r2
 800d2f4:	693a      	ldr	r2, [r7, #16]
 800d2f6:	4313      	orrs	r3, r2
 800d2f8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d300:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800d308:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	685a      	ldr	r2, [r3, #4]
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	695b      	ldr	r3, [r3, #20]
 800d312:	011b      	lsls	r3, r3, #4
 800d314:	4313      	orrs	r3, r2
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	4313      	orrs	r3, r2
 800d31a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	697a      	ldr	r2, [r7, #20]
 800d322:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	693a      	ldr	r2, [r7, #16]
 800d32a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2201      	movs	r2, #1
 800d338:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2201      	movs	r2, #1
 800d340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2201      	movs	r2, #1
 800d348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2201      	movs	r2, #1
 800d350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2201      	movs	r2, #1
 800d358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2201      	movs	r2, #1
 800d360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d364:	2300      	movs	r3, #0
}
 800d366:	4618      	mov	r0, r3
 800d368:	3718      	adds	r7, #24
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	08011e48 	.word	0x08011e48

0800d374 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b084      	sub	sp, #16
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d384:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d38c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d394:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d39c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	4a4d      	ldr	r2, [pc, #308]	@ (800d4d8 <HAL_TIM_Encoder_Start+0x164>)
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	d01d      	beq.n	800d3e4 <HAL_TIM_Encoder_Start+0x70>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3b0:	d018      	beq.n	800d3e4 <HAL_TIM_Encoder_Start+0x70>
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4a49      	ldr	r2, [pc, #292]	@ (800d4dc <HAL_TIM_Encoder_Start+0x168>)
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	d013      	beq.n	800d3e4 <HAL_TIM_Encoder_Start+0x70>
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	4a47      	ldr	r2, [pc, #284]	@ (800d4e0 <HAL_TIM_Encoder_Start+0x16c>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d00e      	beq.n	800d3e4 <HAL_TIM_Encoder_Start+0x70>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4a46      	ldr	r2, [pc, #280]	@ (800d4e4 <HAL_TIM_Encoder_Start+0x170>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	d009      	beq.n	800d3e4 <HAL_TIM_Encoder_Start+0x70>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	4a44      	ldr	r2, [pc, #272]	@ (800d4e8 <HAL_TIM_Encoder_Start+0x174>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d004      	beq.n	800d3e4 <HAL_TIM_Encoder_Start+0x70>
 800d3da:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800d3de:	4843      	ldr	r0, [pc, #268]	@ (800d4ec <HAL_TIM_Encoder_Start+0x178>)
 800d3e0:	f7f9 fdf6 	bl	8006fd0 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d110      	bne.n	800d40c <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d3ea:	7bfb      	ldrb	r3, [r7, #15]
 800d3ec:	2b01      	cmp	r3, #1
 800d3ee:	d102      	bne.n	800d3f6 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d3f0:	7b7b      	ldrb	r3, [r7, #13]
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	d001      	beq.n	800d3fa <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	e069      	b.n	800d4ce <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2202      	movs	r2, #2
 800d3fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2202      	movs	r2, #2
 800d406:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d40a:	e031      	b.n	800d470 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	2b04      	cmp	r3, #4
 800d410:	d110      	bne.n	800d434 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d412:	7bbb      	ldrb	r3, [r7, #14]
 800d414:	2b01      	cmp	r3, #1
 800d416:	d102      	bne.n	800d41e <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d418:	7b3b      	ldrb	r3, [r7, #12]
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d001      	beq.n	800d422 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800d41e:	2301      	movs	r3, #1
 800d420:	e055      	b.n	800d4ce <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2202      	movs	r2, #2
 800d426:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2202      	movs	r2, #2
 800d42e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d432:	e01d      	b.n	800d470 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d434:	7bfb      	ldrb	r3, [r7, #15]
 800d436:	2b01      	cmp	r3, #1
 800d438:	d108      	bne.n	800d44c <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d43a:	7bbb      	ldrb	r3, [r7, #14]
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	d105      	bne.n	800d44c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d440:	7b7b      	ldrb	r3, [r7, #13]
 800d442:	2b01      	cmp	r3, #1
 800d444:	d102      	bne.n	800d44c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d446:	7b3b      	ldrb	r3, [r7, #12]
 800d448:	2b01      	cmp	r3, #1
 800d44a:	d001      	beq.n	800d450 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800d44c:	2301      	movs	r3, #1
 800d44e:	e03e      	b.n	800d4ce <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2202      	movs	r2, #2
 800d454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2202      	movs	r2, #2
 800d45c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2202      	movs	r2, #2
 800d464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2202      	movs	r2, #2
 800d46c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d003      	beq.n	800d47e <HAL_TIM_Encoder_Start+0x10a>
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	2b04      	cmp	r3, #4
 800d47a:	d008      	beq.n	800d48e <HAL_TIM_Encoder_Start+0x11a>
 800d47c:	e00f      	b.n	800d49e <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	2201      	movs	r2, #1
 800d484:	2100      	movs	r1, #0
 800d486:	4618      	mov	r0, r3
 800d488:	f001 fc1e 	bl	800ecc8 <TIM_CCxChannelCmd>
      break;
 800d48c:	e016      	b.n	800d4bc <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	2201      	movs	r2, #1
 800d494:	2104      	movs	r1, #4
 800d496:	4618      	mov	r0, r3
 800d498:	f001 fc16 	bl	800ecc8 <TIM_CCxChannelCmd>
      break;
 800d49c:	e00e      	b.n	800d4bc <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	2100      	movs	r1, #0
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f001 fc0e 	bl	800ecc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	2201      	movs	r2, #1
 800d4b2:	2104      	movs	r1, #4
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f001 fc07 	bl	800ecc8 <TIM_CCxChannelCmd>
      break;
 800d4ba:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	681a      	ldr	r2, [r3, #0]
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f042 0201 	orr.w	r2, r2, #1
 800d4ca:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d4cc:	2300      	movs	r3, #0
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	3710      	adds	r7, #16
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}
 800d4d6:	bf00      	nop
 800d4d8:	40012c00 	.word	0x40012c00
 800d4dc:	40000400 	.word	0x40000400
 800d4e0:	40000800 	.word	0x40000800
 800d4e4:	40000c00 	.word	0x40000c00
 800d4e8:	40013400 	.word	0x40013400
 800d4ec:	08011e48 	.word	0x08011e48

0800d4f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b084      	sub	sp, #16
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	68db      	ldr	r3, [r3, #12]
 800d4fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	691b      	ldr	r3, [r3, #16]
 800d506:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	f003 0302 	and.w	r3, r3, #2
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d020      	beq.n	800d554 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	f003 0302 	and.w	r3, r3, #2
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d01b      	beq.n	800d554 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	f06f 0202 	mvn.w	r2, #2
 800d524:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2201      	movs	r2, #1
 800d52a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	699b      	ldr	r3, [r3, #24]
 800d532:	f003 0303 	and.w	r3, r3, #3
 800d536:	2b00      	cmp	r3, #0
 800d538:	d003      	beq.n	800d542 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 ff06 	bl	800e34c <HAL_TIM_IC_CaptureCallback>
 800d540:	e005      	b.n	800d54e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f000 fef8 	bl	800e338 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 ff09 	bl	800e360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	2200      	movs	r2, #0
 800d552:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	f003 0304 	and.w	r3, r3, #4
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d020      	beq.n	800d5a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	f003 0304 	and.w	r3, r3, #4
 800d564:	2b00      	cmp	r3, #0
 800d566:	d01b      	beq.n	800d5a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	f06f 0204 	mvn.w	r2, #4
 800d570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2202      	movs	r2, #2
 800d576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	699b      	ldr	r3, [r3, #24]
 800d57e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d582:	2b00      	cmp	r3, #0
 800d584:	d003      	beq.n	800d58e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f000 fee0 	bl	800e34c <HAL_TIM_IC_CaptureCallback>
 800d58c:	e005      	b.n	800d59a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d58e:	6878      	ldr	r0, [r7, #4]
 800d590:	f000 fed2 	bl	800e338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f000 fee3 	bl	800e360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	2200      	movs	r2, #0
 800d59e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	f003 0308 	and.w	r3, r3, #8
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d020      	beq.n	800d5ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f003 0308 	and.w	r3, r3, #8
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d01b      	beq.n	800d5ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	f06f 0208 	mvn.w	r2, #8
 800d5bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	2204      	movs	r2, #4
 800d5c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	69db      	ldr	r3, [r3, #28]
 800d5ca:	f003 0303 	and.w	r3, r3, #3
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d003      	beq.n	800d5da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 feba 	bl	800e34c <HAL_TIM_IC_CaptureCallback>
 800d5d8:	e005      	b.n	800d5e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f000 feac 	bl	800e338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5e0:	6878      	ldr	r0, [r7, #4]
 800d5e2:	f000 febd 	bl	800e360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	f003 0310 	and.w	r3, r3, #16
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d020      	beq.n	800d638 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	f003 0310 	and.w	r3, r3, #16
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d01b      	beq.n	800d638 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f06f 0210 	mvn.w	r2, #16
 800d608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2208      	movs	r2, #8
 800d60e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	69db      	ldr	r3, [r3, #28]
 800d616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d003      	beq.n	800d626 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f000 fe94 	bl	800e34c <HAL_TIM_IC_CaptureCallback>
 800d624:	e005      	b.n	800d632 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d626:	6878      	ldr	r0, [r7, #4]
 800d628:	f000 fe86 	bl	800e338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f000 fe97 	bl	800e360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2200      	movs	r2, #0
 800d636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	f003 0301 	and.w	r3, r3, #1
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d00c      	beq.n	800d65c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	f003 0301 	and.w	r3, r3, #1
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d007      	beq.n	800d65c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	f06f 0201 	mvn.w	r2, #1
 800d654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f7f8 fc0a 	bl	8005e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d662:	2b00      	cmp	r3, #0
 800d664:	d104      	bne.n	800d670 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d00c      	beq.n	800d68a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d676:	2b00      	cmp	r3, #0
 800d678:	d007      	beq.n	800d68a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f001 fe2f 	bl	800f2e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d690:	2b00      	cmp	r3, #0
 800d692:	d00c      	beq.n	800d6ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d007      	beq.n	800d6ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d6a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f001 fe27 	bl	800f2fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6ae:	68bb      	ldr	r3, [r7, #8]
 800d6b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d00c      	beq.n	800d6d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d007      	beq.n	800d6d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d6ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f000 fe51 	bl	800e374 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	f003 0320 	and.w	r3, r3, #32
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d00c      	beq.n	800d6f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	f003 0320 	and.w	r3, r3, #32
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d007      	beq.n	800d6f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	f06f 0220 	mvn.w	r2, #32
 800d6ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d6f0:	6878      	ldr	r0, [r7, #4]
 800d6f2:	f001 fdef 	bl	800f2d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d6f6:	bf00      	nop
 800d6f8:	3710      	adds	r7, #16
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	bd80      	pop	{r7, pc}
	...

0800d700 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b086      	sub	sp, #24
 800d704:	af00      	add	r7, sp, #0
 800d706:	60f8      	str	r0, [r7, #12]
 800d708:	60b9      	str	r1, [r7, #8]
 800d70a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d70c:	2300      	movs	r3, #0
 800d70e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d016      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	2b04      	cmp	r3, #4
 800d71a:	d013      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b08      	cmp	r3, #8
 800d720:	d010      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	2b0c      	cmp	r3, #12
 800d726:	d00d      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2b10      	cmp	r3, #16
 800d72c:	d00a      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2b14      	cmp	r3, #20
 800d732:	d007      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2b3c      	cmp	r3, #60	@ 0x3c
 800d738:	d004      	beq.n	800d744 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d73a:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800d73e:	488b      	ldr	r0, [pc, #556]	@ (800d96c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d740:	f7f9 fc46 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	2b60      	cmp	r3, #96	@ 0x60
 800d74a:	d01c      	beq.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d74c:	68bb      	ldr	r3, [r7, #8]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	2b70      	cmp	r3, #112	@ 0x70
 800d752:	d018      	beq.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d754:	68bb      	ldr	r3, [r7, #8]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	4a85      	ldr	r2, [pc, #532]	@ (800d970 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800d75a:	4293      	cmp	r3, r2
 800d75c:	d013      	beq.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d75e:	68bb      	ldr	r3, [r7, #8]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	4a84      	ldr	r2, [pc, #528]	@ (800d974 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800d764:	4293      	cmp	r3, r2
 800d766:	d00e      	beq.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4a82      	ldr	r2, [pc, #520]	@ (800d978 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d009      	beq.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	4a81      	ldr	r2, [pc, #516]	@ (800d97c <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d778:	4293      	cmp	r3, r2
 800d77a:	d004      	beq.n	800d786 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d77c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800d780:	487a      	ldr	r0, [pc, #488]	@ (800d96c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d782:	f7f9 fc25 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d786:	68bb      	ldr	r3, [r7, #8]
 800d788:	689b      	ldr	r3, [r3, #8]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d008      	beq.n	800d7a0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800d78e:	68bb      	ldr	r3, [r7, #8]
 800d790:	689b      	ldr	r3, [r3, #8]
 800d792:	2b02      	cmp	r3, #2
 800d794:	d004      	beq.n	800d7a0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800d796:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800d79a:	4874      	ldr	r0, [pc, #464]	@ (800d96c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d79c:	f7f9 fc18 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	691b      	ldr	r3, [r3, #16]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d008      	beq.n	800d7ba <HAL_TIM_PWM_ConfigChannel+0xba>
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	691b      	ldr	r3, [r3, #16]
 800d7ac:	2b04      	cmp	r3, #4
 800d7ae:	d004      	beq.n	800d7ba <HAL_TIM_PWM_ConfigChannel+0xba>
 800d7b0:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800d7b4:	486d      	ldr	r0, [pc, #436]	@ (800d96c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d7b6:	f7f9 fc0b 	bl	8006fd0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d7c0:	2b01      	cmp	r3, #1
 800d7c2:	d101      	bne.n	800d7c8 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800d7c4:	2302      	movs	r3, #2
 800d7c6:	e1d9      	b.n	800db7c <HAL_TIM_PWM_ConfigChannel+0x47c>
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	2201      	movs	r2, #1
 800d7cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2b14      	cmp	r3, #20
 800d7d4:	f200 81ca 	bhi.w	800db6c <HAL_TIM_PWM_ConfigChannel+0x46c>
 800d7d8:	a201      	add	r2, pc, #4	@ (adr r2, 800d7e0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800d7da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7de:	bf00      	nop
 800d7e0:	0800d835 	.word	0x0800d835
 800d7e4:	0800db6d 	.word	0x0800db6d
 800d7e8:	0800db6d 	.word	0x0800db6d
 800d7ec:	0800db6d 	.word	0x0800db6d
 800d7f0:	0800d8d9 	.word	0x0800d8d9
 800d7f4:	0800db6d 	.word	0x0800db6d
 800d7f8:	0800db6d 	.word	0x0800db6d
 800d7fc:	0800db6d 	.word	0x0800db6d
 800d800:	0800d9a1 	.word	0x0800d9a1
 800d804:	0800db6d 	.word	0x0800db6d
 800d808:	0800db6d 	.word	0x0800db6d
 800d80c:	0800db6d 	.word	0x0800db6d
 800d810:	0800da27 	.word	0x0800da27
 800d814:	0800db6d 	.word	0x0800db6d
 800d818:	0800db6d 	.word	0x0800db6d
 800d81c:	0800db6d 	.word	0x0800db6d
 800d820:	0800daaf 	.word	0x0800daaf
 800d824:	0800db6d 	.word	0x0800db6d
 800d828:	0800db6d 	.word	0x0800db6d
 800d82c:	0800db6d 	.word	0x0800db6d
 800d830:	0800db0d 	.word	0x0800db0d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	4a51      	ldr	r2, [pc, #324]	@ (800d980 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d02c      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d846:	d027      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a4d      	ldr	r2, [pc, #308]	@ (800d984 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d022      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a4c      	ldr	r2, [pc, #304]	@ (800d988 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d858:	4293      	cmp	r3, r2
 800d85a:	d01d      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4a4a      	ldr	r2, [pc, #296]	@ (800d98c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d018      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	4a49      	ldr	r2, [pc, #292]	@ (800d990 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d013      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	4a47      	ldr	r2, [pc, #284]	@ (800d994 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d876:	4293      	cmp	r3, r2
 800d878:	d00e      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	4a46      	ldr	r2, [pc, #280]	@ (800d998 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d009      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4a44      	ldr	r2, [pc, #272]	@ (800d99c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800d88a:	4293      	cmp	r3, r2
 800d88c:	d004      	beq.n	800d898 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d88e:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800d892:	4836      	ldr	r0, [pc, #216]	@ (800d96c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d894:	f7f9 fb9c 	bl	8006fd0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	68b9      	ldr	r1, [r7, #8]
 800d89e:	4618      	mov	r0, r3
 800d8a0:	f000 fe18 	bl	800e4d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	699a      	ldr	r2, [r3, #24]
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f042 0208 	orr.w	r2, r2, #8
 800d8b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	699a      	ldr	r2, [r3, #24]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f022 0204 	bic.w	r2, r2, #4
 800d8c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	6999      	ldr	r1, [r3, #24]
 800d8ca:	68bb      	ldr	r3, [r7, #8]
 800d8cc:	691a      	ldr	r2, [r3, #16]
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	430a      	orrs	r2, r1
 800d8d4:	619a      	str	r2, [r3, #24]
      break;
 800d8d6:	e14c      	b.n	800db72 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	4a28      	ldr	r2, [pc, #160]	@ (800d980 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d022      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8ea:	d01d      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	4a24      	ldr	r2, [pc, #144]	@ (800d984 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d8f2:	4293      	cmp	r3, r2
 800d8f4:	d018      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	4a23      	ldr	r2, [pc, #140]	@ (800d988 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	d013      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	4a21      	ldr	r2, [pc, #132]	@ (800d98c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d00e      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	4a20      	ldr	r2, [pc, #128]	@ (800d990 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d910:	4293      	cmp	r3, r2
 800d912:	d009      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	4a1e      	ldr	r2, [pc, #120]	@ (800d994 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d91a:	4293      	cmp	r3, r2
 800d91c:	d004      	beq.n	800d928 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d91e:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800d922:	4812      	ldr	r0, [pc, #72]	@ (800d96c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d924:	f7f9 fb54 	bl	8006fd0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	68b9      	ldr	r1, [r7, #8]
 800d92e:	4618      	mov	r0, r3
 800d930:	f000 fe8a 	bl	800e648 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	699a      	ldr	r2, [r3, #24]
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	699a      	ldr	r2, [r3, #24]
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	6999      	ldr	r1, [r3, #24]
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	691b      	ldr	r3, [r3, #16]
 800d95e:	021a      	lsls	r2, r3, #8
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	430a      	orrs	r2, r1
 800d966:	619a      	str	r2, [r3, #24]
      break;
 800d968:	e103      	b.n	800db72 <HAL_TIM_PWM_ConfigChannel+0x472>
 800d96a:	bf00      	nop
 800d96c:	08011e48 	.word	0x08011e48
 800d970:	00010040 	.word	0x00010040
 800d974:	00010050 	.word	0x00010050
 800d978:	00010060 	.word	0x00010060
 800d97c:	00010070 	.word	0x00010070
 800d980:	40012c00 	.word	0x40012c00
 800d984:	40000400 	.word	0x40000400
 800d988:	40000800 	.word	0x40000800
 800d98c:	40000c00 	.word	0x40000c00
 800d990:	40013400 	.word	0x40013400
 800d994:	40014000 	.word	0x40014000
 800d998:	40014400 	.word	0x40014400
 800d99c:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	4a77      	ldr	r2, [pc, #476]	@ (800db84 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	d01d      	beq.n	800d9e6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9b2:	d018      	beq.n	800d9e6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	4a73      	ldr	r2, [pc, #460]	@ (800db88 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800d9ba:	4293      	cmp	r3, r2
 800d9bc:	d013      	beq.n	800d9e6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	4a72      	ldr	r2, [pc, #456]	@ (800db8c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d00e      	beq.n	800d9e6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	4a70      	ldr	r2, [pc, #448]	@ (800db90 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d9ce:	4293      	cmp	r3, r2
 800d9d0:	d009      	beq.n	800d9e6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	4a6f      	ldr	r2, [pc, #444]	@ (800db94 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d9d8:	4293      	cmp	r3, r2
 800d9da:	d004      	beq.n	800d9e6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d9dc:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800d9e0:	486d      	ldr	r0, [pc, #436]	@ (800db98 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d9e2:	f7f9 faf5 	bl	8006fd0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	68b9      	ldr	r1, [r7, #8]
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f000 fedd 	bl	800e7ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	69da      	ldr	r2, [r3, #28]
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f042 0208 	orr.w	r2, r2, #8
 800da00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	69da      	ldr	r2, [r3, #28]
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f022 0204 	bic.w	r2, r2, #4
 800da10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	69d9      	ldr	r1, [r3, #28]
 800da18:	68bb      	ldr	r3, [r7, #8]
 800da1a:	691a      	ldr	r2, [r3, #16]
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	430a      	orrs	r2, r1
 800da22:	61da      	str	r2, [r3, #28]
      break;
 800da24:	e0a5      	b.n	800db72 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	4a56      	ldr	r2, [pc, #344]	@ (800db84 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800da2c:	4293      	cmp	r3, r2
 800da2e:	d01d      	beq.n	800da6c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da38:	d018      	beq.n	800da6c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	4a52      	ldr	r2, [pc, #328]	@ (800db88 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800da40:	4293      	cmp	r3, r2
 800da42:	d013      	beq.n	800da6c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	4a50      	ldr	r2, [pc, #320]	@ (800db8c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800da4a:	4293      	cmp	r3, r2
 800da4c:	d00e      	beq.n	800da6c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	4a4f      	ldr	r2, [pc, #316]	@ (800db90 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800da54:	4293      	cmp	r3, r2
 800da56:	d009      	beq.n	800da6c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	4a4d      	ldr	r2, [pc, #308]	@ (800db94 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800da5e:	4293      	cmp	r3, r2
 800da60:	d004      	beq.n	800da6c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800da62:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800da66:	484c      	ldr	r0, [pc, #304]	@ (800db98 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800da68:	f7f9 fab2 	bl	8006fd0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	68b9      	ldr	r1, [r7, #8]
 800da72:	4618      	mov	r0, r3
 800da74:	f000 ff4c 	bl	800e910 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	69da      	ldr	r2, [r3, #28]
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800da86:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	69da      	ldr	r2, [r3, #28]
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800da96:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	69d9      	ldr	r1, [r3, #28]
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	691b      	ldr	r3, [r3, #16]
 800daa2:	021a      	lsls	r2, r3, #8
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	430a      	orrs	r2, r1
 800daaa:	61da      	str	r2, [r3, #28]
      break;
 800daac:	e061      	b.n	800db72 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	4a34      	ldr	r2, [pc, #208]	@ (800db84 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800dab4:	4293      	cmp	r3, r2
 800dab6:	d009      	beq.n	800dacc <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	4a35      	ldr	r2, [pc, #212]	@ (800db94 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800dabe:	4293      	cmp	r3, r2
 800dac0:	d004      	beq.n	800dacc <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800dac2:	f241 1104 	movw	r1, #4356	@ 0x1104
 800dac6:	4834      	ldr	r0, [pc, #208]	@ (800db98 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800dac8:	f7f9 fa82 	bl	8006fd0 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	68b9      	ldr	r1, [r7, #8]
 800dad2:	4618      	mov	r0, r3
 800dad4:	f000 ff94 	bl	800ea00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	f042 0208 	orr.w	r2, r2, #8
 800dae6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f022 0204 	bic.w	r2, r2, #4
 800daf6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dafe:	68bb      	ldr	r3, [r7, #8]
 800db00:	691a      	ldr	r2, [r3, #16]
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	430a      	orrs	r2, r1
 800db08:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800db0a:	e032      	b.n	800db72 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	4a1c      	ldr	r2, [pc, #112]	@ (800db84 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800db12:	4293      	cmp	r3, r2
 800db14:	d009      	beq.n	800db2a <HAL_TIM_PWM_ConfigChannel+0x42a>
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4a1e      	ldr	r2, [pc, #120]	@ (800db94 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d004      	beq.n	800db2a <HAL_TIM_PWM_ConfigChannel+0x42a>
 800db20:	f241 1115 	movw	r1, #4373	@ 0x1115
 800db24:	481c      	ldr	r0, [pc, #112]	@ (800db98 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800db26:	f7f9 fa53 	bl	8006fd0 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	68b9      	ldr	r1, [r7, #8]
 800db30:	4618      	mov	r0, r3
 800db32:	f000 ffc9 	bl	800eac8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800db44:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800db54:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	691b      	ldr	r3, [r3, #16]
 800db60:	021a      	lsls	r2, r3, #8
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	430a      	orrs	r2, r1
 800db68:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800db6a:	e002      	b.n	800db72 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800db6c:	2301      	movs	r3, #1
 800db6e:	75fb      	strb	r3, [r7, #23]
      break;
 800db70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	2200      	movs	r2, #0
 800db76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800db7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3718      	adds	r7, #24
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	40012c00 	.word	0x40012c00
 800db88:	40000400 	.word	0x40000400
 800db8c:	40000800 	.word	0x40000800
 800db90:	40000c00 	.word	0x40000c00
 800db94:	40013400 	.word	0x40013400
 800db98:	08011e48 	.word	0x08011e48

0800db9c <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	4a33      	ldr	r2, [pc, #204]	@ (800dc78 <HAL_TIM_GenerateEvent+0xdc>)
 800dbac:	4293      	cmp	r3, r2
 800dbae:	d036      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dbb8:	d031      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	4a2f      	ldr	r2, [pc, #188]	@ (800dc7c <HAL_TIM_GenerateEvent+0xe0>)
 800dbc0:	4293      	cmp	r3, r2
 800dbc2:	d02c      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	4a2d      	ldr	r2, [pc, #180]	@ (800dc80 <HAL_TIM_GenerateEvent+0xe4>)
 800dbca:	4293      	cmp	r3, r2
 800dbcc:	d027      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	4a2c      	ldr	r2, [pc, #176]	@ (800dc84 <HAL_TIM_GenerateEvent+0xe8>)
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	d022      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	4a2a      	ldr	r2, [pc, #168]	@ (800dc88 <HAL_TIM_GenerateEvent+0xec>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d01d      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	4a29      	ldr	r2, [pc, #164]	@ (800dc8c <HAL_TIM_GenerateEvent+0xf0>)
 800dbe8:	4293      	cmp	r3, r2
 800dbea:	d018      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	4a27      	ldr	r2, [pc, #156]	@ (800dc90 <HAL_TIM_GenerateEvent+0xf4>)
 800dbf2:	4293      	cmp	r3, r2
 800dbf4:	d013      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	4a26      	ldr	r2, [pc, #152]	@ (800dc94 <HAL_TIM_GenerateEvent+0xf8>)
 800dbfc:	4293      	cmp	r3, r2
 800dbfe:	d00e      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	4a24      	ldr	r2, [pc, #144]	@ (800dc98 <HAL_TIM_GenerateEvent+0xfc>)
 800dc06:	4293      	cmp	r3, r2
 800dc08:	d009      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	4a23      	ldr	r2, [pc, #140]	@ (800dc9c <HAL_TIM_GenerateEvent+0x100>)
 800dc10:	4293      	cmp	r3, r2
 800dc12:	d004      	beq.n	800dc1e <HAL_TIM_GenerateEvent+0x82>
 800dc14:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800dc18:	4821      	ldr	r0, [pc, #132]	@ (800dca0 <HAL_TIM_GenerateEvent+0x104>)
 800dc1a:	f7f9 f9d9 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc24:	d202      	bcs.n	800dc2c <HAL_TIM_GenerateEvent+0x90>
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d104      	bne.n	800dc36 <HAL_TIM_GenerateEvent+0x9a>
 800dc2c:	f241 4181 	movw	r1, #5249	@ 0x1481
 800dc30:	481b      	ldr	r0, [pc, #108]	@ (800dca0 <HAL_TIM_GenerateEvent+0x104>)
 800dc32:	f7f9 f9cd 	bl	8006fd0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc3c:	2b01      	cmp	r3, #1
 800dc3e:	d101      	bne.n	800dc44 <HAL_TIM_GenerateEvent+0xa8>
 800dc40:	2302      	movs	r3, #2
 800dc42:	e014      	b.n	800dc6e <HAL_TIM_GenerateEvent+0xd2>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2201      	movs	r2, #1
 800dc48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	2202      	movs	r2, #2
 800dc50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	683a      	ldr	r2, [r7, #0]
 800dc5a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2201      	movs	r2, #1
 800dc60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2200      	movs	r2, #0
 800dc68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800dc6c:	2300      	movs	r3, #0
}
 800dc6e:	4618      	mov	r0, r3
 800dc70:	3708      	adds	r7, #8
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}
 800dc76:	bf00      	nop
 800dc78:	40012c00 	.word	0x40012c00
 800dc7c:	40000400 	.word	0x40000400
 800dc80:	40000800 	.word	0x40000800
 800dc84:	40000c00 	.word	0x40000c00
 800dc88:	40001000 	.word	0x40001000
 800dc8c:	40001400 	.word	0x40001400
 800dc90:	40013400 	.word	0x40013400
 800dc94:	40014000 	.word	0x40014000
 800dc98:	40014400 	.word	0x40014400
 800dc9c:	40014800 	.word	0x40014800
 800dca0:	08011e48 	.word	0x08011e48

0800dca4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b084      	sub	sp, #16
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dcb8:	2b01      	cmp	r3, #1
 800dcba:	d101      	bne.n	800dcc0 <HAL_TIM_ConfigClockSource+0x1c>
 800dcbc:	2302      	movs	r3, #2
 800dcbe:	e329      	b.n	800e314 <HAL_TIM_ConfigClockSource+0x670>
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2201      	movs	r2, #1
 800dcc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2202      	movs	r2, #2
 800dccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcd8:	d029      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	2b70      	cmp	r3, #112	@ 0x70
 800dce0:	d025      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dcea:	d020      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	2b40      	cmp	r3, #64	@ 0x40
 800dcf2:	d01c      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	2b50      	cmp	r3, #80	@ 0x50
 800dcfa:	d018      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2b60      	cmp	r3, #96	@ 0x60
 800dd02:	d014      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d010      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	2b10      	cmp	r3, #16
 800dd12:	d00c      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	2b20      	cmp	r3, #32
 800dd1a:	d008      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	2b30      	cmp	r3, #48	@ 0x30
 800dd22:	d004      	beq.n	800dd2e <HAL_TIM_ConfigClockSource+0x8a>
 800dd24:	f241 5156 	movw	r1, #5462	@ 0x1556
 800dd28:	4888      	ldr	r0, [pc, #544]	@ (800df4c <HAL_TIM_ConfigClockSource+0x2a8>)
 800dd2a:	f7f9 f951 	bl	8006fd0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dd3c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800dd40:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd48:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	68ba      	ldr	r2, [r7, #8]
 800dd50:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd5a:	f000 810d 	beq.w	800df78 <HAL_TIM_ConfigClockSource+0x2d4>
 800dd5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd62:	f200 82ca 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800dd66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd6a:	d02d      	beq.n	800ddc8 <HAL_TIM_ConfigClockSource+0x124>
 800dd6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd70:	f200 82c3 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800dd74:	2b70      	cmp	r3, #112	@ 0x70
 800dd76:	d06f      	beq.n	800de58 <HAL_TIM_ConfigClockSource+0x1b4>
 800dd78:	2b70      	cmp	r3, #112	@ 0x70
 800dd7a:	f200 82be 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800dd7e:	2b60      	cmp	r3, #96	@ 0x60
 800dd80:	f000 81d4 	beq.w	800e12c <HAL_TIM_ConfigClockSource+0x488>
 800dd84:	2b60      	cmp	r3, #96	@ 0x60
 800dd86:	f200 82b8 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800dd8a:	2b50      	cmp	r3, #80	@ 0x50
 800dd8c:	f000 8165 	beq.w	800e05a <HAL_TIM_ConfigClockSource+0x3b6>
 800dd90:	2b50      	cmp	r3, #80	@ 0x50
 800dd92:	f200 82b2 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800dd96:	2b40      	cmp	r3, #64	@ 0x40
 800dd98:	f000 8223 	beq.w	800e1e2 <HAL_TIM_ConfigClockSource+0x53e>
 800dd9c:	2b40      	cmp	r3, #64	@ 0x40
 800dd9e:	f200 82ac 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800dda2:	2b30      	cmp	r3, #48	@ 0x30
 800dda4:	f000 8278 	beq.w	800e298 <HAL_TIM_ConfigClockSource+0x5f4>
 800dda8:	2b30      	cmp	r3, #48	@ 0x30
 800ddaa:	f200 82a6 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800ddae:	2b20      	cmp	r3, #32
 800ddb0:	f000 8272 	beq.w	800e298 <HAL_TIM_ConfigClockSource+0x5f4>
 800ddb4:	2b20      	cmp	r3, #32
 800ddb6:	f200 82a0 	bhi.w	800e2fa <HAL_TIM_ConfigClockSource+0x656>
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	f000 826c 	beq.w	800e298 <HAL_TIM_ConfigClockSource+0x5f4>
 800ddc0:	2b10      	cmp	r3, #16
 800ddc2:	f000 8269 	beq.w	800e298 <HAL_TIM_ConfigClockSource+0x5f4>
 800ddc6:	e298      	b.n	800e2fa <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	4a60      	ldr	r2, [pc, #384]	@ (800df50 <HAL_TIM_ConfigClockSource+0x2ac>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	f000 8296 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dddc:	f000 8290 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	4a5b      	ldr	r2, [pc, #364]	@ (800df54 <HAL_TIM_ConfigClockSource+0x2b0>)
 800dde6:	4293      	cmp	r3, r2
 800dde8:	f000 828a 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	4a59      	ldr	r2, [pc, #356]	@ (800df58 <HAL_TIM_ConfigClockSource+0x2b4>)
 800ddf2:	4293      	cmp	r3, r2
 800ddf4:	f000 8284 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4a57      	ldr	r2, [pc, #348]	@ (800df5c <HAL_TIM_ConfigClockSource+0x2b8>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	f000 827e 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	4a55      	ldr	r2, [pc, #340]	@ (800df60 <HAL_TIM_ConfigClockSource+0x2bc>)
 800de0a:	4293      	cmp	r3, r2
 800de0c:	f000 8278 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	4a53      	ldr	r2, [pc, #332]	@ (800df64 <HAL_TIM_ConfigClockSource+0x2c0>)
 800de16:	4293      	cmp	r3, r2
 800de18:	f000 8272 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4a51      	ldr	r2, [pc, #324]	@ (800df68 <HAL_TIM_ConfigClockSource+0x2c4>)
 800de22:	4293      	cmp	r3, r2
 800de24:	f000 826c 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	4a4f      	ldr	r2, [pc, #316]	@ (800df6c <HAL_TIM_ConfigClockSource+0x2c8>)
 800de2e:	4293      	cmp	r3, r2
 800de30:	f000 8266 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	4a4d      	ldr	r2, [pc, #308]	@ (800df70 <HAL_TIM_ConfigClockSource+0x2cc>)
 800de3a:	4293      	cmp	r3, r2
 800de3c:	f000 8260 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	4a4b      	ldr	r2, [pc, #300]	@ (800df74 <HAL_TIM_ConfigClockSource+0x2d0>)
 800de46:	4293      	cmp	r3, r2
 800de48:	f000 825a 	beq.w	800e300 <HAL_TIM_ConfigClockSource+0x65c>
 800de4c:	f241 5162 	movw	r1, #5474	@ 0x1562
 800de50:	483e      	ldr	r0, [pc, #248]	@ (800df4c <HAL_TIM_ConfigClockSource+0x2a8>)
 800de52:	f7f9 f8bd 	bl	8006fd0 <assert_failed>
      break;
 800de56:	e253      	b.n	800e300 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	4a3c      	ldr	r2, [pc, #240]	@ (800df50 <HAL_TIM_ConfigClockSource+0x2ac>)
 800de5e:	4293      	cmp	r3, r2
 800de60:	d022      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de6a:	d01d      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	4a38      	ldr	r2, [pc, #224]	@ (800df54 <HAL_TIM_ConfigClockSource+0x2b0>)
 800de72:	4293      	cmp	r3, r2
 800de74:	d018      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	4a37      	ldr	r2, [pc, #220]	@ (800df58 <HAL_TIM_ConfigClockSource+0x2b4>)
 800de7c:	4293      	cmp	r3, r2
 800de7e:	d013      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4a35      	ldr	r2, [pc, #212]	@ (800df5c <HAL_TIM_ConfigClockSource+0x2b8>)
 800de86:	4293      	cmp	r3, r2
 800de88:	d00e      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	4a36      	ldr	r2, [pc, #216]	@ (800df68 <HAL_TIM_ConfigClockSource+0x2c4>)
 800de90:	4293      	cmp	r3, r2
 800de92:	d009      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	4a34      	ldr	r2, [pc, #208]	@ (800df6c <HAL_TIM_ConfigClockSource+0x2c8>)
 800de9a:	4293      	cmp	r3, r2
 800de9c:	d004      	beq.n	800dea8 <HAL_TIM_ConfigClockSource+0x204>
 800de9e:	f241 5169 	movw	r1, #5481	@ 0x1569
 800dea2:	482a      	ldr	r0, [pc, #168]	@ (800df4c <HAL_TIM_ConfigClockSource+0x2a8>)
 800dea4:	f7f9 f894 	bl	8006fd0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	689b      	ldr	r3, [r3, #8]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d013      	beq.n	800ded8 <HAL_TIM_ConfigClockSource+0x234>
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	689b      	ldr	r3, [r3, #8]
 800deb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800deb8:	d00e      	beq.n	800ded8 <HAL_TIM_ConfigClockSource+0x234>
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	689b      	ldr	r3, [r3, #8]
 800debe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dec2:	d009      	beq.n	800ded8 <HAL_TIM_ConfigClockSource+0x234>
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	689b      	ldr	r3, [r3, #8]
 800dec8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800decc:	d004      	beq.n	800ded8 <HAL_TIM_ConfigClockSource+0x234>
 800dece:	f241 516c 	movw	r1, #5484	@ 0x156c
 800ded2:	481e      	ldr	r0, [pc, #120]	@ (800df4c <HAL_TIM_ConfigClockSource+0x2a8>)
 800ded4:	f7f9 f87c 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	685b      	ldr	r3, [r3, #4]
 800dedc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dee0:	d014      	beq.n	800df0c <HAL_TIM_ConfigClockSource+0x268>
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d010      	beq.n	800df0c <HAL_TIM_ConfigClockSource+0x268>
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	685b      	ldr	r3, [r3, #4]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d00c      	beq.n	800df0c <HAL_TIM_ConfigClockSource+0x268>
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	685b      	ldr	r3, [r3, #4]
 800def6:	2b02      	cmp	r3, #2
 800def8:	d008      	beq.n	800df0c <HAL_TIM_ConfigClockSource+0x268>
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	685b      	ldr	r3, [r3, #4]
 800defe:	2b0a      	cmp	r3, #10
 800df00:	d004      	beq.n	800df0c <HAL_TIM_ConfigClockSource+0x268>
 800df02:	f241 516d 	movw	r1, #5485	@ 0x156d
 800df06:	4811      	ldr	r0, [pc, #68]	@ (800df4c <HAL_TIM_ConfigClockSource+0x2a8>)
 800df08:	f7f9 f862 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	68db      	ldr	r3, [r3, #12]
 800df10:	2b0f      	cmp	r3, #15
 800df12:	d904      	bls.n	800df1e <HAL_TIM_ConfigClockSource+0x27a>
 800df14:	f241 516e 	movw	r1, #5486	@ 0x156e
 800df18:	480c      	ldr	r0, [pc, #48]	@ (800df4c <HAL_TIM_ConfigClockSource+0x2a8>)
 800df1a:	f7f9 f859 	bl	8006fd0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800df2e:	f000 feab 	bl	800ec88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	689b      	ldr	r3, [r3, #8]
 800df38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800df3a:	68bb      	ldr	r3, [r7, #8]
 800df3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800df40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	68ba      	ldr	r2, [r7, #8]
 800df48:	609a      	str	r2, [r3, #8]
      break;
 800df4a:	e1da      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
 800df4c:	08011e48 	.word	0x08011e48
 800df50:	40012c00 	.word	0x40012c00
 800df54:	40000400 	.word	0x40000400
 800df58:	40000800 	.word	0x40000800
 800df5c:	40000c00 	.word	0x40000c00
 800df60:	40001000 	.word	0x40001000
 800df64:	40001400 	.word	0x40001400
 800df68:	40013400 	.word	0x40013400
 800df6c:	40014000 	.word	0x40014000
 800df70:	40014400 	.word	0x40014400
 800df74:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4a64      	ldr	r2, [pc, #400]	@ (800e110 <HAL_TIM_ConfigClockSource+0x46c>)
 800df7e:	4293      	cmp	r3, r2
 800df80:	d01d      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0x31a>
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df8a:	d018      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0x31a>
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	4a60      	ldr	r2, [pc, #384]	@ (800e114 <HAL_TIM_ConfigClockSource+0x470>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d013      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0x31a>
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4a5f      	ldr	r2, [pc, #380]	@ (800e118 <HAL_TIM_ConfigClockSource+0x474>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d00e      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0x31a>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a5d      	ldr	r2, [pc, #372]	@ (800e11c <HAL_TIM_ConfigClockSource+0x478>)
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d009      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0x31a>
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	4a5c      	ldr	r2, [pc, #368]	@ (800e120 <HAL_TIM_ConfigClockSource+0x47c>)
 800dfb0:	4293      	cmp	r3, r2
 800dfb2:	d004      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0x31a>
 800dfb4:	f241 5181 	movw	r1, #5505	@ 0x1581
 800dfb8:	485a      	ldr	r0, [pc, #360]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800dfba:	f7f9 f809 	bl	8006fd0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	689b      	ldr	r3, [r3, #8]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d013      	beq.n	800dfee <HAL_TIM_ConfigClockSource+0x34a>
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	689b      	ldr	r3, [r3, #8]
 800dfca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfce:	d00e      	beq.n	800dfee <HAL_TIM_ConfigClockSource+0x34a>
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	689b      	ldr	r3, [r3, #8]
 800dfd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dfd8:	d009      	beq.n	800dfee <HAL_TIM_ConfigClockSource+0x34a>
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	689b      	ldr	r3, [r3, #8]
 800dfde:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800dfe2:	d004      	beq.n	800dfee <HAL_TIM_ConfigClockSource+0x34a>
 800dfe4:	f241 5184 	movw	r1, #5508	@ 0x1584
 800dfe8:	484e      	ldr	r0, [pc, #312]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800dfea:	f7f8 fff1 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	685b      	ldr	r3, [r3, #4]
 800dff2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dff6:	d014      	beq.n	800e022 <HAL_TIM_ConfigClockSource+0x37e>
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	685b      	ldr	r3, [r3, #4]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d010      	beq.n	800e022 <HAL_TIM_ConfigClockSource+0x37e>
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d00c      	beq.n	800e022 <HAL_TIM_ConfigClockSource+0x37e>
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	685b      	ldr	r3, [r3, #4]
 800e00c:	2b02      	cmp	r3, #2
 800e00e:	d008      	beq.n	800e022 <HAL_TIM_ConfigClockSource+0x37e>
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	2b0a      	cmp	r3, #10
 800e016:	d004      	beq.n	800e022 <HAL_TIM_ConfigClockSource+0x37e>
 800e018:	f241 5185 	movw	r1, #5509	@ 0x1585
 800e01c:	4841      	ldr	r0, [pc, #260]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800e01e:	f7f8 ffd7 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	68db      	ldr	r3, [r3, #12]
 800e026:	2b0f      	cmp	r3, #15
 800e028:	d904      	bls.n	800e034 <HAL_TIM_ConfigClockSource+0x390>
 800e02a:	f241 5186 	movw	r1, #5510	@ 0x1586
 800e02e:	483d      	ldr	r0, [pc, #244]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800e030:	f7f8 ffce 	bl	8006fd0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e044:	f000 fe20 	bl	800ec88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	689a      	ldr	r2, [r3, #8]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e056:	609a      	str	r2, [r3, #8]
      break;
 800e058:	e153      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	4a2c      	ldr	r2, [pc, #176]	@ (800e110 <HAL_TIM_ConfigClockSource+0x46c>)
 800e060:	4293      	cmp	r3, r2
 800e062:	d022      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e06c:	d01d      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	4a28      	ldr	r2, [pc, #160]	@ (800e114 <HAL_TIM_ConfigClockSource+0x470>)
 800e074:	4293      	cmp	r3, r2
 800e076:	d018      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4a26      	ldr	r2, [pc, #152]	@ (800e118 <HAL_TIM_ConfigClockSource+0x474>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d013      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	4a25      	ldr	r2, [pc, #148]	@ (800e11c <HAL_TIM_ConfigClockSource+0x478>)
 800e088:	4293      	cmp	r3, r2
 800e08a:	d00e      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4a23      	ldr	r2, [pc, #140]	@ (800e120 <HAL_TIM_ConfigClockSource+0x47c>)
 800e092:	4293      	cmp	r3, r2
 800e094:	d009      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	4a23      	ldr	r2, [pc, #140]	@ (800e128 <HAL_TIM_ConfigClockSource+0x484>)
 800e09c:	4293      	cmp	r3, r2
 800e09e:	d004      	beq.n	800e0aa <HAL_TIM_ConfigClockSource+0x406>
 800e0a0:	f241 5195 	movw	r1, #5525	@ 0x1595
 800e0a4:	481f      	ldr	r0, [pc, #124]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800e0a6:	f7f8 ff93 	bl	8006fd0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	685b      	ldr	r3, [r3, #4]
 800e0ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e0b2:	d014      	beq.n	800e0de <HAL_TIM_ConfigClockSource+0x43a>
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	685b      	ldr	r3, [r3, #4]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d010      	beq.n	800e0de <HAL_TIM_ConfigClockSource+0x43a>
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	685b      	ldr	r3, [r3, #4]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d00c      	beq.n	800e0de <HAL_TIM_ConfigClockSource+0x43a>
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	685b      	ldr	r3, [r3, #4]
 800e0c8:	2b02      	cmp	r3, #2
 800e0ca:	d008      	beq.n	800e0de <HAL_TIM_ConfigClockSource+0x43a>
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	2b0a      	cmp	r3, #10
 800e0d2:	d004      	beq.n	800e0de <HAL_TIM_ConfigClockSource+0x43a>
 800e0d4:	f241 5198 	movw	r1, #5528	@ 0x1598
 800e0d8:	4812      	ldr	r0, [pc, #72]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800e0da:	f7f8 ff79 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	68db      	ldr	r3, [r3, #12]
 800e0e2:	2b0f      	cmp	r3, #15
 800e0e4:	d904      	bls.n	800e0f0 <HAL_TIM_ConfigClockSource+0x44c>
 800e0e6:	f241 5199 	movw	r1, #5529	@ 0x1599
 800e0ea:	480e      	ldr	r0, [pc, #56]	@ (800e124 <HAL_TIM_ConfigClockSource+0x480>)
 800e0ec:	f7f8 ff70 	bl	8006fd0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0fc:	461a      	mov	r2, r3
 800e0fe:	f000 fd49 	bl	800eb94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	2150      	movs	r1, #80	@ 0x50
 800e108:	4618      	mov	r0, r3
 800e10a:	f000 fda2 	bl	800ec52 <TIM_ITRx_SetConfig>
      break;
 800e10e:	e0f8      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
 800e110:	40012c00 	.word	0x40012c00
 800e114:	40000400 	.word	0x40000400
 800e118:	40000800 	.word	0x40000800
 800e11c:	40000c00 	.word	0x40000c00
 800e120:	40013400 	.word	0x40013400
 800e124:	08011e48 	.word	0x08011e48
 800e128:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	4a7a      	ldr	r2, [pc, #488]	@ (800e31c <HAL_TIM_ConfigClockSource+0x678>)
 800e132:	4293      	cmp	r3, r2
 800e134:	d022      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e13e:	d01d      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4a76      	ldr	r2, [pc, #472]	@ (800e320 <HAL_TIM_ConfigClockSource+0x67c>)
 800e146:	4293      	cmp	r3, r2
 800e148:	d018      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	4a75      	ldr	r2, [pc, #468]	@ (800e324 <HAL_TIM_ConfigClockSource+0x680>)
 800e150:	4293      	cmp	r3, r2
 800e152:	d013      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	4a73      	ldr	r2, [pc, #460]	@ (800e328 <HAL_TIM_ConfigClockSource+0x684>)
 800e15a:	4293      	cmp	r3, r2
 800e15c:	d00e      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	4a72      	ldr	r2, [pc, #456]	@ (800e32c <HAL_TIM_ConfigClockSource+0x688>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d009      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	4a70      	ldr	r2, [pc, #448]	@ (800e330 <HAL_TIM_ConfigClockSource+0x68c>)
 800e16e:	4293      	cmp	r3, r2
 800e170:	d004      	beq.n	800e17c <HAL_TIM_ConfigClockSource+0x4d8>
 800e172:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800e176:	486f      	ldr	r0, [pc, #444]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e178:	f7f8 ff2a 	bl	8006fd0 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	685b      	ldr	r3, [r3, #4]
 800e180:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e184:	d014      	beq.n	800e1b0 <HAL_TIM_ConfigClockSource+0x50c>
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d010      	beq.n	800e1b0 <HAL_TIM_ConfigClockSource+0x50c>
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	685b      	ldr	r3, [r3, #4]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d00c      	beq.n	800e1b0 <HAL_TIM_ConfigClockSource+0x50c>
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	685b      	ldr	r3, [r3, #4]
 800e19a:	2b02      	cmp	r3, #2
 800e19c:	d008      	beq.n	800e1b0 <HAL_TIM_ConfigClockSource+0x50c>
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	685b      	ldr	r3, [r3, #4]
 800e1a2:	2b0a      	cmp	r3, #10
 800e1a4:	d004      	beq.n	800e1b0 <HAL_TIM_ConfigClockSource+0x50c>
 800e1a6:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800e1aa:	4862      	ldr	r0, [pc, #392]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e1ac:	f7f8 ff10 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	68db      	ldr	r3, [r3, #12]
 800e1b4:	2b0f      	cmp	r3, #15
 800e1b6:	d904      	bls.n	800e1c2 <HAL_TIM_ConfigClockSource+0x51e>
 800e1b8:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800e1bc:	485d      	ldr	r0, [pc, #372]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e1be:	f7f8 ff07 	bl	8006fd0 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e1ce:	461a      	mov	r2, r3
 800e1d0:	f000 fd0f 	bl	800ebf2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	2160      	movs	r1, #96	@ 0x60
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f000 fd39 	bl	800ec52 <TIM_ITRx_SetConfig>
      break;
 800e1e0:	e08f      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	4a4d      	ldr	r2, [pc, #308]	@ (800e31c <HAL_TIM_ConfigClockSource+0x678>)
 800e1e8:	4293      	cmp	r3, r2
 800e1ea:	d022      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1f4:	d01d      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	4a49      	ldr	r2, [pc, #292]	@ (800e320 <HAL_TIM_ConfigClockSource+0x67c>)
 800e1fc:	4293      	cmp	r3, r2
 800e1fe:	d018      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	4a47      	ldr	r2, [pc, #284]	@ (800e324 <HAL_TIM_ConfigClockSource+0x680>)
 800e206:	4293      	cmp	r3, r2
 800e208:	d013      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	4a46      	ldr	r2, [pc, #280]	@ (800e328 <HAL_TIM_ConfigClockSource+0x684>)
 800e210:	4293      	cmp	r3, r2
 800e212:	d00e      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	4a44      	ldr	r2, [pc, #272]	@ (800e32c <HAL_TIM_ConfigClockSource+0x688>)
 800e21a:	4293      	cmp	r3, r2
 800e21c:	d009      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	4a43      	ldr	r2, [pc, #268]	@ (800e330 <HAL_TIM_ConfigClockSource+0x68c>)
 800e224:	4293      	cmp	r3, r2
 800e226:	d004      	beq.n	800e232 <HAL_TIM_ConfigClockSource+0x58e>
 800e228:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800e22c:	4841      	ldr	r0, [pc, #260]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e22e:	f7f8 fecf 	bl	8006fd0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	685b      	ldr	r3, [r3, #4]
 800e236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e23a:	d014      	beq.n	800e266 <HAL_TIM_ConfigClockSource+0x5c2>
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d010      	beq.n	800e266 <HAL_TIM_ConfigClockSource+0x5c2>
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d00c      	beq.n	800e266 <HAL_TIM_ConfigClockSource+0x5c2>
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	685b      	ldr	r3, [r3, #4]
 800e250:	2b02      	cmp	r3, #2
 800e252:	d008      	beq.n	800e266 <HAL_TIM_ConfigClockSource+0x5c2>
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	685b      	ldr	r3, [r3, #4]
 800e258:	2b0a      	cmp	r3, #10
 800e25a:	d004      	beq.n	800e266 <HAL_TIM_ConfigClockSource+0x5c2>
 800e25c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800e260:	4834      	ldr	r0, [pc, #208]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e262:	f7f8 feb5 	bl	8006fd0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	68db      	ldr	r3, [r3, #12]
 800e26a:	2b0f      	cmp	r3, #15
 800e26c:	d904      	bls.n	800e278 <HAL_TIM_ConfigClockSource+0x5d4>
 800e26e:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800e272:	4830      	ldr	r0, [pc, #192]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e274:	f7f8 feac 	bl	8006fd0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e280:	683b      	ldr	r3, [r7, #0]
 800e282:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e284:	461a      	mov	r2, r3
 800e286:	f000 fc85 	bl	800eb94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	2140      	movs	r1, #64	@ 0x40
 800e290:	4618      	mov	r0, r3
 800e292:	f000 fcde 	bl	800ec52 <TIM_ITRx_SetConfig>
      break;
 800e296:	e034      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	4a1f      	ldr	r2, [pc, #124]	@ (800e31c <HAL_TIM_ConfigClockSource+0x678>)
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	d022      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2aa:	d01d      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	4a1b      	ldr	r2, [pc, #108]	@ (800e320 <HAL_TIM_ConfigClockSource+0x67c>)
 800e2b2:	4293      	cmp	r3, r2
 800e2b4:	d018      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	4a1a      	ldr	r2, [pc, #104]	@ (800e324 <HAL_TIM_ConfigClockSource+0x680>)
 800e2bc:	4293      	cmp	r3, r2
 800e2be:	d013      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	4a18      	ldr	r2, [pc, #96]	@ (800e328 <HAL_TIM_ConfigClockSource+0x684>)
 800e2c6:	4293      	cmp	r3, r2
 800e2c8:	d00e      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	4a17      	ldr	r2, [pc, #92]	@ (800e32c <HAL_TIM_ConfigClockSource+0x688>)
 800e2d0:	4293      	cmp	r3, r2
 800e2d2:	d009      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	4a15      	ldr	r2, [pc, #84]	@ (800e330 <HAL_TIM_ConfigClockSource+0x68c>)
 800e2da:	4293      	cmp	r3, r2
 800e2dc:	d004      	beq.n	800e2e8 <HAL_TIM_ConfigClockSource+0x644>
 800e2de:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800e2e2:	4814      	ldr	r0, [pc, #80]	@ (800e334 <HAL_TIM_ConfigClockSource+0x690>)
 800e2e4:	f7f8 fe74 	bl	8006fd0 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681a      	ldr	r2, [r3, #0]
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	4619      	mov	r1, r3
 800e2f2:	4610      	mov	r0, r2
 800e2f4:	f000 fcad 	bl	800ec52 <TIM_ITRx_SetConfig>
      break;
 800e2f8:	e003      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	73fb      	strb	r3, [r7, #15]
      break;
 800e2fe:	e000      	b.n	800e302 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800e300:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2201      	movs	r2, #1
 800e306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	2200      	movs	r2, #0
 800e30e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e312:	7bfb      	ldrb	r3, [r7, #15]
}
 800e314:	4618      	mov	r0, r3
 800e316:	3710      	adds	r7, #16
 800e318:	46bd      	mov	sp, r7
 800e31a:	bd80      	pop	{r7, pc}
 800e31c:	40012c00 	.word	0x40012c00
 800e320:	40000400 	.word	0x40000400
 800e324:	40000800 	.word	0x40000800
 800e328:	40000c00 	.word	0x40000c00
 800e32c:	40013400 	.word	0x40013400
 800e330:	40014000 	.word	0x40014000
 800e334:	08011e48 	.word	0x08011e48

0800e338 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e338:	b480      	push	{r7}
 800e33a:	b083      	sub	sp, #12
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e340:	bf00      	nop
 800e342:	370c      	adds	r7, #12
 800e344:	46bd      	mov	sp, r7
 800e346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34a:	4770      	bx	lr

0800e34c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b083      	sub	sp, #12
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e354:	bf00      	nop
 800e356:	370c      	adds	r7, #12
 800e358:	46bd      	mov	sp, r7
 800e35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35e:	4770      	bx	lr

0800e360 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e360:	b480      	push	{r7}
 800e362:	b083      	sub	sp, #12
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e368:	bf00      	nop
 800e36a:	370c      	adds	r7, #12
 800e36c:	46bd      	mov	sp, r7
 800e36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e372:	4770      	bx	lr

0800e374 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e374:	b480      	push	{r7}
 800e376:	b083      	sub	sp, #12
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e37c:	bf00      	nop
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr

0800e388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e388:	b480      	push	{r7}
 800e38a:	b085      	sub	sp, #20
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	4a46      	ldr	r2, [pc, #280]	@ (800e4b4 <TIM_Base_SetConfig+0x12c>)
 800e39c:	4293      	cmp	r3, r2
 800e39e:	d013      	beq.n	800e3c8 <TIM_Base_SetConfig+0x40>
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3a6:	d00f      	beq.n	800e3c8 <TIM_Base_SetConfig+0x40>
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	4a43      	ldr	r2, [pc, #268]	@ (800e4b8 <TIM_Base_SetConfig+0x130>)
 800e3ac:	4293      	cmp	r3, r2
 800e3ae:	d00b      	beq.n	800e3c8 <TIM_Base_SetConfig+0x40>
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	4a42      	ldr	r2, [pc, #264]	@ (800e4bc <TIM_Base_SetConfig+0x134>)
 800e3b4:	4293      	cmp	r3, r2
 800e3b6:	d007      	beq.n	800e3c8 <TIM_Base_SetConfig+0x40>
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	4a41      	ldr	r2, [pc, #260]	@ (800e4c0 <TIM_Base_SetConfig+0x138>)
 800e3bc:	4293      	cmp	r3, r2
 800e3be:	d003      	beq.n	800e3c8 <TIM_Base_SetConfig+0x40>
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	4a40      	ldr	r2, [pc, #256]	@ (800e4c4 <TIM_Base_SetConfig+0x13c>)
 800e3c4:	4293      	cmp	r3, r2
 800e3c6:	d108      	bne.n	800e3da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e3d0:	683b      	ldr	r3, [r7, #0]
 800e3d2:	685b      	ldr	r3, [r3, #4]
 800e3d4:	68fa      	ldr	r2, [r7, #12]
 800e3d6:	4313      	orrs	r3, r2
 800e3d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	4a35      	ldr	r2, [pc, #212]	@ (800e4b4 <TIM_Base_SetConfig+0x12c>)
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d01f      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3e8:	d01b      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	4a32      	ldr	r2, [pc, #200]	@ (800e4b8 <TIM_Base_SetConfig+0x130>)
 800e3ee:	4293      	cmp	r3, r2
 800e3f0:	d017      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	4a31      	ldr	r2, [pc, #196]	@ (800e4bc <TIM_Base_SetConfig+0x134>)
 800e3f6:	4293      	cmp	r3, r2
 800e3f8:	d013      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	4a30      	ldr	r2, [pc, #192]	@ (800e4c0 <TIM_Base_SetConfig+0x138>)
 800e3fe:	4293      	cmp	r3, r2
 800e400:	d00f      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	4a2f      	ldr	r2, [pc, #188]	@ (800e4c4 <TIM_Base_SetConfig+0x13c>)
 800e406:	4293      	cmp	r3, r2
 800e408:	d00b      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	4a2e      	ldr	r2, [pc, #184]	@ (800e4c8 <TIM_Base_SetConfig+0x140>)
 800e40e:	4293      	cmp	r3, r2
 800e410:	d007      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	4a2d      	ldr	r2, [pc, #180]	@ (800e4cc <TIM_Base_SetConfig+0x144>)
 800e416:	4293      	cmp	r3, r2
 800e418:	d003      	beq.n	800e422 <TIM_Base_SetConfig+0x9a>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	4a2c      	ldr	r2, [pc, #176]	@ (800e4d0 <TIM_Base_SetConfig+0x148>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d108      	bne.n	800e434 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e428:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	68db      	ldr	r3, [r3, #12]
 800e42e:	68fa      	ldr	r2, [r7, #12]
 800e430:	4313      	orrs	r3, r2
 800e432:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	695b      	ldr	r3, [r3, #20]
 800e43e:	4313      	orrs	r3, r2
 800e440:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	68fa      	ldr	r2, [r7, #12]
 800e446:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e448:	683b      	ldr	r3, [r7, #0]
 800e44a:	689a      	ldr	r2, [r3, #8]
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	681a      	ldr	r2, [r3, #0]
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	4a16      	ldr	r2, [pc, #88]	@ (800e4b4 <TIM_Base_SetConfig+0x12c>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d00f      	beq.n	800e480 <TIM_Base_SetConfig+0xf8>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	4a18      	ldr	r2, [pc, #96]	@ (800e4c4 <TIM_Base_SetConfig+0x13c>)
 800e464:	4293      	cmp	r3, r2
 800e466:	d00b      	beq.n	800e480 <TIM_Base_SetConfig+0xf8>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4a17      	ldr	r2, [pc, #92]	@ (800e4c8 <TIM_Base_SetConfig+0x140>)
 800e46c:	4293      	cmp	r3, r2
 800e46e:	d007      	beq.n	800e480 <TIM_Base_SetConfig+0xf8>
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	4a16      	ldr	r2, [pc, #88]	@ (800e4cc <TIM_Base_SetConfig+0x144>)
 800e474:	4293      	cmp	r3, r2
 800e476:	d003      	beq.n	800e480 <TIM_Base_SetConfig+0xf8>
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	4a15      	ldr	r2, [pc, #84]	@ (800e4d0 <TIM_Base_SetConfig+0x148>)
 800e47c:	4293      	cmp	r3, r2
 800e47e:	d103      	bne.n	800e488 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	691a      	ldr	r2, [r3, #16]
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	2201      	movs	r2, #1
 800e48c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	691b      	ldr	r3, [r3, #16]
 800e492:	f003 0301 	and.w	r3, r3, #1
 800e496:	2b01      	cmp	r3, #1
 800e498:	d105      	bne.n	800e4a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	691b      	ldr	r3, [r3, #16]
 800e49e:	f023 0201 	bic.w	r2, r3, #1
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	611a      	str	r2, [r3, #16]
  }
}
 800e4a6:	bf00      	nop
 800e4a8:	3714      	adds	r7, #20
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b0:	4770      	bx	lr
 800e4b2:	bf00      	nop
 800e4b4:	40012c00 	.word	0x40012c00
 800e4b8:	40000400 	.word	0x40000400
 800e4bc:	40000800 	.word	0x40000800
 800e4c0:	40000c00 	.word	0x40000c00
 800e4c4:	40013400 	.word	0x40013400
 800e4c8:	40014000 	.word	0x40014000
 800e4cc:	40014400 	.word	0x40014400
 800e4d0:	40014800 	.word	0x40014800

0800e4d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b086      	sub	sp, #24
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
 800e4dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	6a1b      	ldr	r3, [r3, #32]
 800e4e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	6a1b      	ldr	r3, [r3, #32]
 800e4e8:	f023 0201 	bic.w	r2, r3, #1
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	685b      	ldr	r3, [r3, #4]
 800e4f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	699b      	ldr	r3, [r3, #24]
 800e4fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	f023 0303 	bic.w	r3, r3, #3
 800e50e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	68fa      	ldr	r2, [r7, #12]
 800e516:	4313      	orrs	r3, r2
 800e518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e51a:	697b      	ldr	r3, [r7, #20]
 800e51c:	f023 0302 	bic.w	r3, r3, #2
 800e520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	689b      	ldr	r3, [r3, #8]
 800e526:	697a      	ldr	r2, [r7, #20]
 800e528:	4313      	orrs	r3, r2
 800e52a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	4a40      	ldr	r2, [pc, #256]	@ (800e630 <TIM_OC1_SetConfig+0x15c>)
 800e530:	4293      	cmp	r3, r2
 800e532:	d00f      	beq.n	800e554 <TIM_OC1_SetConfig+0x80>
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	4a3f      	ldr	r2, [pc, #252]	@ (800e634 <TIM_OC1_SetConfig+0x160>)
 800e538:	4293      	cmp	r3, r2
 800e53a:	d00b      	beq.n	800e554 <TIM_OC1_SetConfig+0x80>
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	4a3e      	ldr	r2, [pc, #248]	@ (800e638 <TIM_OC1_SetConfig+0x164>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d007      	beq.n	800e554 <TIM_OC1_SetConfig+0x80>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	4a3d      	ldr	r2, [pc, #244]	@ (800e63c <TIM_OC1_SetConfig+0x168>)
 800e548:	4293      	cmp	r3, r2
 800e54a:	d003      	beq.n	800e554 <TIM_OC1_SetConfig+0x80>
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	4a3c      	ldr	r2, [pc, #240]	@ (800e640 <TIM_OC1_SetConfig+0x16c>)
 800e550:	4293      	cmp	r3, r2
 800e552:	d119      	bne.n	800e588 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	68db      	ldr	r3, [r3, #12]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d008      	beq.n	800e56e <TIM_OC1_SetConfig+0x9a>
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	68db      	ldr	r3, [r3, #12]
 800e560:	2b08      	cmp	r3, #8
 800e562:	d004      	beq.n	800e56e <TIM_OC1_SetConfig+0x9a>
 800e564:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800e568:	4836      	ldr	r0, [pc, #216]	@ (800e644 <TIM_OC1_SetConfig+0x170>)
 800e56a:	f7f8 fd31 	bl	8006fd0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	f023 0308 	bic.w	r3, r3, #8
 800e574:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	68db      	ldr	r3, [r3, #12]
 800e57a:	697a      	ldr	r2, [r7, #20]
 800e57c:	4313      	orrs	r3, r2
 800e57e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e580:	697b      	ldr	r3, [r7, #20]
 800e582:	f023 0304 	bic.w	r3, r3, #4
 800e586:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	4a29      	ldr	r2, [pc, #164]	@ (800e630 <TIM_OC1_SetConfig+0x15c>)
 800e58c:	4293      	cmp	r3, r2
 800e58e:	d00f      	beq.n	800e5b0 <TIM_OC1_SetConfig+0xdc>
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	4a28      	ldr	r2, [pc, #160]	@ (800e634 <TIM_OC1_SetConfig+0x160>)
 800e594:	4293      	cmp	r3, r2
 800e596:	d00b      	beq.n	800e5b0 <TIM_OC1_SetConfig+0xdc>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	4a27      	ldr	r2, [pc, #156]	@ (800e638 <TIM_OC1_SetConfig+0x164>)
 800e59c:	4293      	cmp	r3, r2
 800e59e:	d007      	beq.n	800e5b0 <TIM_OC1_SetConfig+0xdc>
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	4a26      	ldr	r2, [pc, #152]	@ (800e63c <TIM_OC1_SetConfig+0x168>)
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d003      	beq.n	800e5b0 <TIM_OC1_SetConfig+0xdc>
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	4a25      	ldr	r2, [pc, #148]	@ (800e640 <TIM_OC1_SetConfig+0x16c>)
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	d12d      	bne.n	800e60c <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	699b      	ldr	r3, [r3, #24]
 800e5b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e5b8:	d008      	beq.n	800e5cc <TIM_OC1_SetConfig+0xf8>
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	699b      	ldr	r3, [r3, #24]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d004      	beq.n	800e5cc <TIM_OC1_SetConfig+0xf8>
 800e5c2:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800e5c6:	481f      	ldr	r0, [pc, #124]	@ (800e644 <TIM_OC1_SetConfig+0x170>)
 800e5c8:	f7f8 fd02 	bl	8006fd0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	695b      	ldr	r3, [r3, #20]
 800e5d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e5d4:	d008      	beq.n	800e5e8 <TIM_OC1_SetConfig+0x114>
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	695b      	ldr	r3, [r3, #20]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d004      	beq.n	800e5e8 <TIM_OC1_SetConfig+0x114>
 800e5de:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800e5e2:	4818      	ldr	r0, [pc, #96]	@ (800e644 <TIM_OC1_SetConfig+0x170>)
 800e5e4:	f7f8 fcf4 	bl	8006fd0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e5e8:	693b      	ldr	r3, [r7, #16]
 800e5ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e5ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e5f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	695b      	ldr	r3, [r3, #20]
 800e5fc:	693a      	ldr	r2, [r7, #16]
 800e5fe:	4313      	orrs	r3, r2
 800e600:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	699b      	ldr	r3, [r3, #24]
 800e606:	693a      	ldr	r2, [r7, #16]
 800e608:	4313      	orrs	r3, r2
 800e60a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	693a      	ldr	r2, [r7, #16]
 800e610:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	68fa      	ldr	r2, [r7, #12]
 800e616:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	685a      	ldr	r2, [r3, #4]
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	697a      	ldr	r2, [r7, #20]
 800e624:	621a      	str	r2, [r3, #32]
}
 800e626:	bf00      	nop
 800e628:	3718      	adds	r7, #24
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}
 800e62e:	bf00      	nop
 800e630:	40012c00 	.word	0x40012c00
 800e634:	40013400 	.word	0x40013400
 800e638:	40014000 	.word	0x40014000
 800e63c:	40014400 	.word	0x40014400
 800e640:	40014800 	.word	0x40014800
 800e644:	08011e48 	.word	0x08011e48

0800e648 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b086      	sub	sp, #24
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6a1b      	ldr	r3, [r3, #32]
 800e656:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	6a1b      	ldr	r3, [r3, #32]
 800e65c:	f023 0210 	bic.w	r2, r3, #16
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	685b      	ldr	r3, [r3, #4]
 800e668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	699b      	ldr	r3, [r3, #24]
 800e66e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e676:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e67a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	021b      	lsls	r3, r3, #8
 800e68a:	68fa      	ldr	r2, [r7, #12]
 800e68c:	4313      	orrs	r3, r2
 800e68e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	f023 0320 	bic.w	r3, r3, #32
 800e696:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	011b      	lsls	r3, r3, #4
 800e69e:	697a      	ldr	r2, [r7, #20]
 800e6a0:	4313      	orrs	r3, r2
 800e6a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	4a3b      	ldr	r2, [pc, #236]	@ (800e794 <TIM_OC2_SetConfig+0x14c>)
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d003      	beq.n	800e6b4 <TIM_OC2_SetConfig+0x6c>
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	4a3a      	ldr	r2, [pc, #232]	@ (800e798 <TIM_OC2_SetConfig+0x150>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d11a      	bne.n	800e6ea <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d008      	beq.n	800e6ce <TIM_OC2_SetConfig+0x86>
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	68db      	ldr	r3, [r3, #12]
 800e6c0:	2b08      	cmp	r3, #8
 800e6c2:	d004      	beq.n	800e6ce <TIM_OC2_SetConfig+0x86>
 800e6c4:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800e6c8:	4834      	ldr	r0, [pc, #208]	@ (800e79c <TIM_OC2_SetConfig+0x154>)
 800e6ca:	f7f8 fc81 	bl	8006fd0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e6ce:	697b      	ldr	r3, [r7, #20]
 800e6d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e6d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	68db      	ldr	r3, [r3, #12]
 800e6da:	011b      	lsls	r3, r3, #4
 800e6dc:	697a      	ldr	r2, [r7, #20]
 800e6de:	4313      	orrs	r3, r2
 800e6e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e6e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	4a29      	ldr	r2, [pc, #164]	@ (800e794 <TIM_OC2_SetConfig+0x14c>)
 800e6ee:	4293      	cmp	r3, r2
 800e6f0:	d00f      	beq.n	800e712 <TIM_OC2_SetConfig+0xca>
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	4a28      	ldr	r2, [pc, #160]	@ (800e798 <TIM_OC2_SetConfig+0x150>)
 800e6f6:	4293      	cmp	r3, r2
 800e6f8:	d00b      	beq.n	800e712 <TIM_OC2_SetConfig+0xca>
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	4a28      	ldr	r2, [pc, #160]	@ (800e7a0 <TIM_OC2_SetConfig+0x158>)
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d007      	beq.n	800e712 <TIM_OC2_SetConfig+0xca>
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	4a27      	ldr	r2, [pc, #156]	@ (800e7a4 <TIM_OC2_SetConfig+0x15c>)
 800e706:	4293      	cmp	r3, r2
 800e708:	d003      	beq.n	800e712 <TIM_OC2_SetConfig+0xca>
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	4a26      	ldr	r2, [pc, #152]	@ (800e7a8 <TIM_OC2_SetConfig+0x160>)
 800e70e:	4293      	cmp	r3, r2
 800e710:	d12f      	bne.n	800e772 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	699b      	ldr	r3, [r3, #24]
 800e716:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e71a:	d008      	beq.n	800e72e <TIM_OC2_SetConfig+0xe6>
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	699b      	ldr	r3, [r3, #24]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d004      	beq.n	800e72e <TIM_OC2_SetConfig+0xe6>
 800e724:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800e728:	481c      	ldr	r0, [pc, #112]	@ (800e79c <TIM_OC2_SetConfig+0x154>)
 800e72a:	f7f8 fc51 	bl	8006fd0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	695b      	ldr	r3, [r3, #20]
 800e732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e736:	d008      	beq.n	800e74a <TIM_OC2_SetConfig+0x102>
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	695b      	ldr	r3, [r3, #20]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d004      	beq.n	800e74a <TIM_OC2_SetConfig+0x102>
 800e740:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800e744:	4815      	ldr	r0, [pc, #84]	@ (800e79c <TIM_OC2_SetConfig+0x154>)
 800e746:	f7f8 fc43 	bl	8006fd0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e752:	693b      	ldr	r3, [r7, #16]
 800e754:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e75a:	683b      	ldr	r3, [r7, #0]
 800e75c:	695b      	ldr	r3, [r3, #20]
 800e75e:	009b      	lsls	r3, r3, #2
 800e760:	693a      	ldr	r2, [r7, #16]
 800e762:	4313      	orrs	r3, r2
 800e764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	699b      	ldr	r3, [r3, #24]
 800e76a:	009b      	lsls	r3, r3, #2
 800e76c:	693a      	ldr	r2, [r7, #16]
 800e76e:	4313      	orrs	r3, r2
 800e770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	693a      	ldr	r2, [r7, #16]
 800e776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	68fa      	ldr	r2, [r7, #12]
 800e77c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e77e:	683b      	ldr	r3, [r7, #0]
 800e780:	685a      	ldr	r2, [r3, #4]
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	697a      	ldr	r2, [r7, #20]
 800e78a:	621a      	str	r2, [r3, #32]
}
 800e78c:	bf00      	nop
 800e78e:	3718      	adds	r7, #24
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}
 800e794:	40012c00 	.word	0x40012c00
 800e798:	40013400 	.word	0x40013400
 800e79c:	08011e48 	.word	0x08011e48
 800e7a0:	40014000 	.word	0x40014000
 800e7a4:	40014400 	.word	0x40014400
 800e7a8:	40014800 	.word	0x40014800

0800e7ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b086      	sub	sp, #24
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
 800e7b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6a1b      	ldr	r3, [r3, #32]
 800e7ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	6a1b      	ldr	r3, [r3, #32]
 800e7c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	685b      	ldr	r3, [r3, #4]
 800e7cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	69db      	ldr	r3, [r3, #28]
 800e7d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e7da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f023 0303 	bic.w	r3, r3, #3
 800e7e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e7e8:	683b      	ldr	r3, [r7, #0]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	68fa      	ldr	r2, [r7, #12]
 800e7ee:	4313      	orrs	r3, r2
 800e7f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e7f2:	697b      	ldr	r3, [r7, #20]
 800e7f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e7f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	689b      	ldr	r3, [r3, #8]
 800e7fe:	021b      	lsls	r3, r3, #8
 800e800:	697a      	ldr	r2, [r7, #20]
 800e802:	4313      	orrs	r3, r2
 800e804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	4a3b      	ldr	r2, [pc, #236]	@ (800e8f8 <TIM_OC3_SetConfig+0x14c>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d003      	beq.n	800e816 <TIM_OC3_SetConfig+0x6a>
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	4a3a      	ldr	r2, [pc, #232]	@ (800e8fc <TIM_OC3_SetConfig+0x150>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d11a      	bne.n	800e84c <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e816:	683b      	ldr	r3, [r7, #0]
 800e818:	68db      	ldr	r3, [r3, #12]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d008      	beq.n	800e830 <TIM_OC3_SetConfig+0x84>
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	68db      	ldr	r3, [r3, #12]
 800e822:	2b08      	cmp	r3, #8
 800e824:	d004      	beq.n	800e830 <TIM_OC3_SetConfig+0x84>
 800e826:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800e82a:	4835      	ldr	r0, [pc, #212]	@ (800e900 <TIM_OC3_SetConfig+0x154>)
 800e82c:	f7f8 fbd0 	bl	8006fd0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e830:	697b      	ldr	r3, [r7, #20]
 800e832:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	68db      	ldr	r3, [r3, #12]
 800e83c:	021b      	lsls	r3, r3, #8
 800e83e:	697a      	ldr	r2, [r7, #20]
 800e840:	4313      	orrs	r3, r2
 800e842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e84a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	4a2a      	ldr	r2, [pc, #168]	@ (800e8f8 <TIM_OC3_SetConfig+0x14c>)
 800e850:	4293      	cmp	r3, r2
 800e852:	d00f      	beq.n	800e874 <TIM_OC3_SetConfig+0xc8>
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	4a29      	ldr	r2, [pc, #164]	@ (800e8fc <TIM_OC3_SetConfig+0x150>)
 800e858:	4293      	cmp	r3, r2
 800e85a:	d00b      	beq.n	800e874 <TIM_OC3_SetConfig+0xc8>
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	4a29      	ldr	r2, [pc, #164]	@ (800e904 <TIM_OC3_SetConfig+0x158>)
 800e860:	4293      	cmp	r3, r2
 800e862:	d007      	beq.n	800e874 <TIM_OC3_SetConfig+0xc8>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	4a28      	ldr	r2, [pc, #160]	@ (800e908 <TIM_OC3_SetConfig+0x15c>)
 800e868:	4293      	cmp	r3, r2
 800e86a:	d003      	beq.n	800e874 <TIM_OC3_SetConfig+0xc8>
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	4a27      	ldr	r2, [pc, #156]	@ (800e90c <TIM_OC3_SetConfig+0x160>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d12f      	bne.n	800e8d4 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	699b      	ldr	r3, [r3, #24]
 800e878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e87c:	d008      	beq.n	800e890 <TIM_OC3_SetConfig+0xe4>
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	699b      	ldr	r3, [r3, #24]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d004      	beq.n	800e890 <TIM_OC3_SetConfig+0xe4>
 800e886:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800e88a:	481d      	ldr	r0, [pc, #116]	@ (800e900 <TIM_OC3_SetConfig+0x154>)
 800e88c:	f7f8 fba0 	bl	8006fd0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	695b      	ldr	r3, [r3, #20]
 800e894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e898:	d008      	beq.n	800e8ac <TIM_OC3_SetConfig+0x100>
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	695b      	ldr	r3, [r3, #20]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d004      	beq.n	800e8ac <TIM_OC3_SetConfig+0x100>
 800e8a2:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800e8a6:	4816      	ldr	r0, [pc, #88]	@ (800e900 <TIM_OC3_SetConfig+0x154>)
 800e8a8:	f7f8 fb92 	bl	8006fd0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e8ac:	693b      	ldr	r3, [r7, #16]
 800e8ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e8b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e8b4:	693b      	ldr	r3, [r7, #16]
 800e8b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e8ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e8bc:	683b      	ldr	r3, [r7, #0]
 800e8be:	695b      	ldr	r3, [r3, #20]
 800e8c0:	011b      	lsls	r3, r3, #4
 800e8c2:	693a      	ldr	r2, [r7, #16]
 800e8c4:	4313      	orrs	r3, r2
 800e8c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	699b      	ldr	r3, [r3, #24]
 800e8cc:	011b      	lsls	r3, r3, #4
 800e8ce:	693a      	ldr	r2, [r7, #16]
 800e8d0:	4313      	orrs	r3, r2
 800e8d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	693a      	ldr	r2, [r7, #16]
 800e8d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	68fa      	ldr	r2, [r7, #12]
 800e8de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	685a      	ldr	r2, [r3, #4]
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	697a      	ldr	r2, [r7, #20]
 800e8ec:	621a      	str	r2, [r3, #32]
}
 800e8ee:	bf00      	nop
 800e8f0:	3718      	adds	r7, #24
 800e8f2:	46bd      	mov	sp, r7
 800e8f4:	bd80      	pop	{r7, pc}
 800e8f6:	bf00      	nop
 800e8f8:	40012c00 	.word	0x40012c00
 800e8fc:	40013400 	.word	0x40013400
 800e900:	08011e48 	.word	0x08011e48
 800e904:	40014000 	.word	0x40014000
 800e908:	40014400 	.word	0x40014400
 800e90c:	40014800 	.word	0x40014800

0800e910 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b086      	sub	sp, #24
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
 800e918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6a1b      	ldr	r3, [r3, #32]
 800e91e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6a1b      	ldr	r3, [r3, #32]
 800e924:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	685b      	ldr	r3, [r3, #4]
 800e930:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	69db      	ldr	r3, [r3, #28]
 800e936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e93e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e94a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	021b      	lsls	r3, r3, #8
 800e952:	68fa      	ldr	r2, [r7, #12]
 800e954:	4313      	orrs	r3, r2
 800e956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e95e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	689b      	ldr	r3, [r3, #8]
 800e964:	031b      	lsls	r3, r3, #12
 800e966:	693a      	ldr	r2, [r7, #16]
 800e968:	4313      	orrs	r3, r2
 800e96a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	4a1e      	ldr	r2, [pc, #120]	@ (800e9e8 <TIM_OC4_SetConfig+0xd8>)
 800e970:	4293      	cmp	r3, r2
 800e972:	d00f      	beq.n	800e994 <TIM_OC4_SetConfig+0x84>
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	4a1d      	ldr	r2, [pc, #116]	@ (800e9ec <TIM_OC4_SetConfig+0xdc>)
 800e978:	4293      	cmp	r3, r2
 800e97a:	d00b      	beq.n	800e994 <TIM_OC4_SetConfig+0x84>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	4a1c      	ldr	r2, [pc, #112]	@ (800e9f0 <TIM_OC4_SetConfig+0xe0>)
 800e980:	4293      	cmp	r3, r2
 800e982:	d007      	beq.n	800e994 <TIM_OC4_SetConfig+0x84>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	4a1b      	ldr	r2, [pc, #108]	@ (800e9f4 <TIM_OC4_SetConfig+0xe4>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d003      	beq.n	800e994 <TIM_OC4_SetConfig+0x84>
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	4a1a      	ldr	r2, [pc, #104]	@ (800e9f8 <TIM_OC4_SetConfig+0xe8>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d117      	bne.n	800e9c4 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	695b      	ldr	r3, [r3, #20]
 800e998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e99c:	d008      	beq.n	800e9b0 <TIM_OC4_SetConfig+0xa0>
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	695b      	ldr	r3, [r3, #20]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d004      	beq.n	800e9b0 <TIM_OC4_SetConfig+0xa0>
 800e9a6:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800e9aa:	4814      	ldr	r0, [pc, #80]	@ (800e9fc <TIM_OC4_SetConfig+0xec>)
 800e9ac:	f7f8 fb10 	bl	8006fd0 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e9b0:	697b      	ldr	r3, [r7, #20]
 800e9b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e9b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	695b      	ldr	r3, [r3, #20]
 800e9bc:	019b      	lsls	r3, r3, #6
 800e9be:	697a      	ldr	r2, [r7, #20]
 800e9c0:	4313      	orrs	r3, r2
 800e9c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	697a      	ldr	r2, [r7, #20]
 800e9c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	68fa      	ldr	r2, [r7, #12]
 800e9ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	685a      	ldr	r2, [r3, #4]
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	693a      	ldr	r2, [r7, #16]
 800e9dc:	621a      	str	r2, [r3, #32]
}
 800e9de:	bf00      	nop
 800e9e0:	3718      	adds	r7, #24
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}
 800e9e6:	bf00      	nop
 800e9e8:	40012c00 	.word	0x40012c00
 800e9ec:	40013400 	.word	0x40013400
 800e9f0:	40014000 	.word	0x40014000
 800e9f4:	40014400 	.word	0x40014400
 800e9f8:	40014800 	.word	0x40014800
 800e9fc:	08011e48 	.word	0x08011e48

0800ea00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b087      	sub	sp, #28
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
 800ea08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	6a1b      	ldr	r3, [r3, #32]
 800ea0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6a1b      	ldr	r3, [r3, #32]
 800ea14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	685b      	ldr	r3, [r3, #4]
 800ea20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ea2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	68fa      	ldr	r2, [r7, #12]
 800ea3a:	4313      	orrs	r3, r2
 800ea3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ea3e:	693b      	ldr	r3, [r7, #16]
 800ea40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ea44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	689b      	ldr	r3, [r3, #8]
 800ea4a:	041b      	lsls	r3, r3, #16
 800ea4c:	693a      	ldr	r2, [r7, #16]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	4a17      	ldr	r2, [pc, #92]	@ (800eab4 <TIM_OC5_SetConfig+0xb4>)
 800ea56:	4293      	cmp	r3, r2
 800ea58:	d00f      	beq.n	800ea7a <TIM_OC5_SetConfig+0x7a>
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	4a16      	ldr	r2, [pc, #88]	@ (800eab8 <TIM_OC5_SetConfig+0xb8>)
 800ea5e:	4293      	cmp	r3, r2
 800ea60:	d00b      	beq.n	800ea7a <TIM_OC5_SetConfig+0x7a>
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	4a15      	ldr	r2, [pc, #84]	@ (800eabc <TIM_OC5_SetConfig+0xbc>)
 800ea66:	4293      	cmp	r3, r2
 800ea68:	d007      	beq.n	800ea7a <TIM_OC5_SetConfig+0x7a>
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	4a14      	ldr	r2, [pc, #80]	@ (800eac0 <TIM_OC5_SetConfig+0xc0>)
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	d003      	beq.n	800ea7a <TIM_OC5_SetConfig+0x7a>
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	4a13      	ldr	r2, [pc, #76]	@ (800eac4 <TIM_OC5_SetConfig+0xc4>)
 800ea76:	4293      	cmp	r3, r2
 800ea78:	d109      	bne.n	800ea8e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ea7a:	697b      	ldr	r3, [r7, #20]
 800ea7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ea80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	695b      	ldr	r3, [r3, #20]
 800ea86:	021b      	lsls	r3, r3, #8
 800ea88:	697a      	ldr	r2, [r7, #20]
 800ea8a:	4313      	orrs	r3, r2
 800ea8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	697a      	ldr	r2, [r7, #20]
 800ea92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	68fa      	ldr	r2, [r7, #12]
 800ea98:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	685a      	ldr	r2, [r3, #4]
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	693a      	ldr	r2, [r7, #16]
 800eaa6:	621a      	str	r2, [r3, #32]
}
 800eaa8:	bf00      	nop
 800eaaa:	371c      	adds	r7, #28
 800eaac:	46bd      	mov	sp, r7
 800eaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab2:	4770      	bx	lr
 800eab4:	40012c00 	.word	0x40012c00
 800eab8:	40013400 	.word	0x40013400
 800eabc:	40014000 	.word	0x40014000
 800eac0:	40014400 	.word	0x40014400
 800eac4:	40014800 	.word	0x40014800

0800eac8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800eac8:	b480      	push	{r7}
 800eaca:	b087      	sub	sp, #28
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
 800ead0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	6a1b      	ldr	r3, [r3, #32]
 800ead6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	6a1b      	ldr	r3, [r3, #32]
 800eadc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	685b      	ldr	r3, [r3, #4]
 800eae8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eaee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800eaf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eafa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	021b      	lsls	r3, r3, #8
 800eb02:	68fa      	ldr	r2, [r7, #12]
 800eb04:	4313      	orrs	r3, r2
 800eb06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800eb0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	689b      	ldr	r3, [r3, #8]
 800eb14:	051b      	lsls	r3, r3, #20
 800eb16:	693a      	ldr	r2, [r7, #16]
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	4a18      	ldr	r2, [pc, #96]	@ (800eb80 <TIM_OC6_SetConfig+0xb8>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d00f      	beq.n	800eb44 <TIM_OC6_SetConfig+0x7c>
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	4a17      	ldr	r2, [pc, #92]	@ (800eb84 <TIM_OC6_SetConfig+0xbc>)
 800eb28:	4293      	cmp	r3, r2
 800eb2a:	d00b      	beq.n	800eb44 <TIM_OC6_SetConfig+0x7c>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	4a16      	ldr	r2, [pc, #88]	@ (800eb88 <TIM_OC6_SetConfig+0xc0>)
 800eb30:	4293      	cmp	r3, r2
 800eb32:	d007      	beq.n	800eb44 <TIM_OC6_SetConfig+0x7c>
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	4a15      	ldr	r2, [pc, #84]	@ (800eb8c <TIM_OC6_SetConfig+0xc4>)
 800eb38:	4293      	cmp	r3, r2
 800eb3a:	d003      	beq.n	800eb44 <TIM_OC6_SetConfig+0x7c>
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	4a14      	ldr	r2, [pc, #80]	@ (800eb90 <TIM_OC6_SetConfig+0xc8>)
 800eb40:	4293      	cmp	r3, r2
 800eb42:	d109      	bne.n	800eb58 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800eb4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	695b      	ldr	r3, [r3, #20]
 800eb50:	029b      	lsls	r3, r3, #10
 800eb52:	697a      	ldr	r2, [r7, #20]
 800eb54:	4313      	orrs	r3, r2
 800eb56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	697a      	ldr	r2, [r7, #20]
 800eb5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	68fa      	ldr	r2, [r7, #12]
 800eb62:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	685a      	ldr	r2, [r3, #4]
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	693a      	ldr	r2, [r7, #16]
 800eb70:	621a      	str	r2, [r3, #32]
}
 800eb72:	bf00      	nop
 800eb74:	371c      	adds	r7, #28
 800eb76:	46bd      	mov	sp, r7
 800eb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7c:	4770      	bx	lr
 800eb7e:	bf00      	nop
 800eb80:	40012c00 	.word	0x40012c00
 800eb84:	40013400 	.word	0x40013400
 800eb88:	40014000 	.word	0x40014000
 800eb8c:	40014400 	.word	0x40014400
 800eb90:	40014800 	.word	0x40014800

0800eb94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eb94:	b480      	push	{r7}
 800eb96:	b087      	sub	sp, #28
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	60f8      	str	r0, [r7, #12]
 800eb9c:	60b9      	str	r1, [r7, #8]
 800eb9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	6a1b      	ldr	r3, [r3, #32]
 800eba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	6a1b      	ldr	r3, [r3, #32]
 800ebaa:	f023 0201 	bic.w	r2, r3, #1
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	699b      	ldr	r3, [r3, #24]
 800ebb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ebb8:	693b      	ldr	r3, [r7, #16]
 800ebba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ebbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	011b      	lsls	r3, r3, #4
 800ebc4:	693a      	ldr	r2, [r7, #16]
 800ebc6:	4313      	orrs	r3, r2
 800ebc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	f023 030a 	bic.w	r3, r3, #10
 800ebd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ebd2:	697a      	ldr	r2, [r7, #20]
 800ebd4:	68bb      	ldr	r3, [r7, #8]
 800ebd6:	4313      	orrs	r3, r2
 800ebd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	693a      	ldr	r2, [r7, #16]
 800ebde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	697a      	ldr	r2, [r7, #20]
 800ebe4:	621a      	str	r2, [r3, #32]
}
 800ebe6:	bf00      	nop
 800ebe8:	371c      	adds	r7, #28
 800ebea:	46bd      	mov	sp, r7
 800ebec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf0:	4770      	bx	lr

0800ebf2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ebf2:	b480      	push	{r7}
 800ebf4:	b087      	sub	sp, #28
 800ebf6:	af00      	add	r7, sp, #0
 800ebf8:	60f8      	str	r0, [r7, #12]
 800ebfa:	60b9      	str	r1, [r7, #8]
 800ebfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	6a1b      	ldr	r3, [r3, #32]
 800ec02:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	6a1b      	ldr	r3, [r3, #32]
 800ec08:	f023 0210 	bic.w	r2, r3, #16
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	699b      	ldr	r3, [r3, #24]
 800ec14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ec16:	693b      	ldr	r3, [r7, #16]
 800ec18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ec1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	031b      	lsls	r3, r3, #12
 800ec22:	693a      	ldr	r2, [r7, #16]
 800ec24:	4313      	orrs	r3, r2
 800ec26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ec2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	011b      	lsls	r3, r3, #4
 800ec34:	697a      	ldr	r2, [r7, #20]
 800ec36:	4313      	orrs	r3, r2
 800ec38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	693a      	ldr	r2, [r7, #16]
 800ec3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	697a      	ldr	r2, [r7, #20]
 800ec44:	621a      	str	r2, [r3, #32]
}
 800ec46:	bf00      	nop
 800ec48:	371c      	adds	r7, #28
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec50:	4770      	bx	lr

0800ec52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ec52:	b480      	push	{r7}
 800ec54:	b085      	sub	sp, #20
 800ec56:	af00      	add	r7, sp, #0
 800ec58:	6078      	str	r0, [r7, #4]
 800ec5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	689b      	ldr	r3, [r3, #8]
 800ec60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ec6a:	683a      	ldr	r2, [r7, #0]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	4313      	orrs	r3, r2
 800ec70:	f043 0307 	orr.w	r3, r3, #7
 800ec74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	68fa      	ldr	r2, [r7, #12]
 800ec7a:	609a      	str	r2, [r3, #8]
}
 800ec7c:	bf00      	nop
 800ec7e:	3714      	adds	r7, #20
 800ec80:	46bd      	mov	sp, r7
 800ec82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec86:	4770      	bx	lr

0800ec88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ec88:	b480      	push	{r7}
 800ec8a:	b087      	sub	sp, #28
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	60f8      	str	r0, [r7, #12]
 800ec90:	60b9      	str	r1, [r7, #8]
 800ec92:	607a      	str	r2, [r7, #4]
 800ec94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ec9c:	697b      	ldr	r3, [r7, #20]
 800ec9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eca2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	021a      	lsls	r2, r3, #8
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	431a      	orrs	r2, r3
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	4313      	orrs	r3, r2
 800ecb0:	697a      	ldr	r2, [r7, #20]
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	697a      	ldr	r2, [r7, #20]
 800ecba:	609a      	str	r2, [r3, #8]
}
 800ecbc:	bf00      	nop
 800ecbe:	371c      	adds	r7, #28
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc6:	4770      	bx	lr

0800ecc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b086      	sub	sp, #24
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	60f8      	str	r0, [r7, #12]
 800ecd0:	60b9      	str	r1, [r7, #8]
 800ecd2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	4a2f      	ldr	r2, [pc, #188]	@ (800ed94 <TIM_CCxChannelCmd+0xcc>)
 800ecd8:	4293      	cmp	r3, r2
 800ecda:	d024      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ece2:	d020      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	4a2c      	ldr	r2, [pc, #176]	@ (800ed98 <TIM_CCxChannelCmd+0xd0>)
 800ece8:	4293      	cmp	r3, r2
 800ecea:	d01c      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	4a2b      	ldr	r2, [pc, #172]	@ (800ed9c <TIM_CCxChannelCmd+0xd4>)
 800ecf0:	4293      	cmp	r3, r2
 800ecf2:	d018      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	4a2a      	ldr	r2, [pc, #168]	@ (800eda0 <TIM_CCxChannelCmd+0xd8>)
 800ecf8:	4293      	cmp	r3, r2
 800ecfa:	d014      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	4a29      	ldr	r2, [pc, #164]	@ (800eda4 <TIM_CCxChannelCmd+0xdc>)
 800ed00:	4293      	cmp	r3, r2
 800ed02:	d010      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	4a28      	ldr	r2, [pc, #160]	@ (800eda8 <TIM_CCxChannelCmd+0xe0>)
 800ed08:	4293      	cmp	r3, r2
 800ed0a:	d00c      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	4a27      	ldr	r2, [pc, #156]	@ (800edac <TIM_CCxChannelCmd+0xe4>)
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d008      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	4a26      	ldr	r2, [pc, #152]	@ (800edb0 <TIM_CCxChannelCmd+0xe8>)
 800ed18:	4293      	cmp	r3, r2
 800ed1a:	d004      	beq.n	800ed26 <TIM_CCxChannelCmd+0x5e>
 800ed1c:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800ed20:	4824      	ldr	r0, [pc, #144]	@ (800edb4 <TIM_CCxChannelCmd+0xec>)
 800ed22:	f7f8 f955 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800ed26:	68bb      	ldr	r3, [r7, #8]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d016      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed2c:	68bb      	ldr	r3, [r7, #8]
 800ed2e:	2b04      	cmp	r3, #4
 800ed30:	d013      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed32:	68bb      	ldr	r3, [r7, #8]
 800ed34:	2b08      	cmp	r3, #8
 800ed36:	d010      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed38:	68bb      	ldr	r3, [r7, #8]
 800ed3a:	2b0c      	cmp	r3, #12
 800ed3c:	d00d      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed3e:	68bb      	ldr	r3, [r7, #8]
 800ed40:	2b10      	cmp	r3, #16
 800ed42:	d00a      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	2b14      	cmp	r3, #20
 800ed48:	d007      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed4a:	68bb      	ldr	r3, [r7, #8]
 800ed4c:	2b3c      	cmp	r3, #60	@ 0x3c
 800ed4e:	d004      	beq.n	800ed5a <TIM_CCxChannelCmd+0x92>
 800ed50:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800ed54:	4817      	ldr	r0, [pc, #92]	@ (800edb4 <TIM_CCxChannelCmd+0xec>)
 800ed56:	f7f8 f93b 	bl	8006fd0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ed5a:	68bb      	ldr	r3, [r7, #8]
 800ed5c:	f003 031f 	and.w	r3, r3, #31
 800ed60:	2201      	movs	r2, #1
 800ed62:	fa02 f303 	lsl.w	r3, r2, r3
 800ed66:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	6a1a      	ldr	r2, [r3, #32]
 800ed6c:	697b      	ldr	r3, [r7, #20]
 800ed6e:	43db      	mvns	r3, r3
 800ed70:	401a      	ands	r2, r3
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	6a1a      	ldr	r2, [r3, #32]
 800ed7a:	68bb      	ldr	r3, [r7, #8]
 800ed7c:	f003 031f 	and.w	r3, r3, #31
 800ed80:	6879      	ldr	r1, [r7, #4]
 800ed82:	fa01 f303 	lsl.w	r3, r1, r3
 800ed86:	431a      	orrs	r2, r3
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	621a      	str	r2, [r3, #32]
}
 800ed8c:	bf00      	nop
 800ed8e:	3718      	adds	r7, #24
 800ed90:	46bd      	mov	sp, r7
 800ed92:	bd80      	pop	{r7, pc}
 800ed94:	40012c00 	.word	0x40012c00
 800ed98:	40000400 	.word	0x40000400
 800ed9c:	40000800 	.word	0x40000800
 800eda0:	40000c00 	.word	0x40000c00
 800eda4:	40013400 	.word	0x40013400
 800eda8:	40014000 	.word	0x40014000
 800edac:	40014400 	.word	0x40014400
 800edb0:	40014800 	.word	0x40014800
 800edb4:	08011e48 	.word	0x08011e48

0800edb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b084      	sub	sp, #16
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
 800edc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	4a34      	ldr	r2, [pc, #208]	@ (800ee98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800edc8:	4293      	cmp	r3, r2
 800edca:	d02c      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edd4:	d027      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	4a30      	ldr	r2, [pc, #192]	@ (800ee9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800eddc:	4293      	cmp	r3, r2
 800edde:	d022      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	4a2e      	ldr	r2, [pc, #184]	@ (800eea0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ede6:	4293      	cmp	r3, r2
 800ede8:	d01d      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	4a2d      	ldr	r2, [pc, #180]	@ (800eea4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800edf0:	4293      	cmp	r3, r2
 800edf2:	d018      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	4a2b      	ldr	r2, [pc, #172]	@ (800eea8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800edfa:	4293      	cmp	r3, r2
 800edfc:	d013      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	4a2a      	ldr	r2, [pc, #168]	@ (800eeac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ee04:	4293      	cmp	r3, r2
 800ee06:	d00e      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	4a28      	ldr	r2, [pc, #160]	@ (800eeb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	d009      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	4a27      	ldr	r2, [pc, #156]	@ (800eeb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	d004      	beq.n	800ee26 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ee1c:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800ee20:	4825      	ldr	r0, [pc, #148]	@ (800eeb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ee22:	f7f8 f8d5 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d020      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	2b10      	cmp	r3, #16
 800ee34:	d01c      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	2b20      	cmp	r3, #32
 800ee3c:	d018      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	2b30      	cmp	r3, #48	@ 0x30
 800ee44:	d014      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	2b40      	cmp	r3, #64	@ 0x40
 800ee4c:	d010      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	2b50      	cmp	r3, #80	@ 0x50
 800ee54:	d00c      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	2b60      	cmp	r3, #96	@ 0x60
 800ee5c:	d008      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	2b70      	cmp	r3, #112	@ 0x70
 800ee64:	d004      	beq.n	800ee70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ee66:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800ee6a:	4813      	ldr	r0, [pc, #76]	@ (800eeb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ee6c:	f7f8 f8b0 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	689b      	ldr	r3, [r3, #8]
 800ee74:	2b80      	cmp	r3, #128	@ 0x80
 800ee76:	d008      	beq.n	800ee8a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	689b      	ldr	r3, [r3, #8]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d004      	beq.n	800ee8a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800ee80:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800ee84:	480c      	ldr	r0, [pc, #48]	@ (800eeb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ee86:	f7f8 f8a3 	bl	8006fd0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ee90:	2b01      	cmp	r3, #1
 800ee92:	d113      	bne.n	800eebc <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800ee94:	2302      	movs	r3, #2
 800ee96:	e0d3      	b.n	800f040 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800ee98:	40012c00 	.word	0x40012c00
 800ee9c:	40000400 	.word	0x40000400
 800eea0:	40000800 	.word	0x40000800
 800eea4:	40000c00 	.word	0x40000c00
 800eea8:	40001000 	.word	0x40001000
 800eeac:	40001400 	.word	0x40001400
 800eeb0:	40013400 	.word	0x40013400
 800eeb4:	40014000 	.word	0x40014000
 800eeb8:	08011e80 	.word	0x08011e80
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	2201      	movs	r2, #1
 800eec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2202      	movs	r2, #2
 800eec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	685b      	ldr	r3, [r3, #4]
 800eed2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	689b      	ldr	r3, [r3, #8]
 800eeda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	4a59      	ldr	r2, [pc, #356]	@ (800f048 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800eee2:	4293      	cmp	r3, r2
 800eee4:	d004      	beq.n	800eef0 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	4a58      	ldr	r2, [pc, #352]	@ (800f04c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800eeec:	4293      	cmp	r3, r2
 800eeee:	d161      	bne.n	800efb4 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	685b      	ldr	r3, [r3, #4]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d054      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	685b      	ldr	r3, [r3, #4]
 800eefc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef00:	d04f      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	685b      	ldr	r3, [r3, #4]
 800ef06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ef0a:	d04a      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	685b      	ldr	r3, [r3, #4]
 800ef10:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ef14:	d045      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	685b      	ldr	r3, [r3, #4]
 800ef1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ef1e:	d040      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef20:	683b      	ldr	r3, [r7, #0]
 800ef22:	685b      	ldr	r3, [r3, #4]
 800ef24:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800ef28:	d03b      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ef32:	d036      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ef3c:	d031      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800ef46:	d02c      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef48:	683b      	ldr	r3, [r7, #0]
 800ef4a:	685b      	ldr	r3, [r3, #4]
 800ef4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ef50:	d027      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	685b      	ldr	r3, [r3, #4]
 800ef56:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800ef5a:	d022      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	685b      	ldr	r3, [r3, #4]
 800ef60:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800ef64:	d01d      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	685b      	ldr	r3, [r3, #4]
 800ef6a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800ef6e:	d018      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	685b      	ldr	r3, [r3, #4]
 800ef74:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ef78:	d013      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	685b      	ldr	r3, [r3, #4]
 800ef7e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800ef82:	d00e      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	685b      	ldr	r3, [r3, #4]
 800ef88:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800ef8c:	d009      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	685b      	ldr	r3, [r3, #4]
 800ef92:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800ef96:	d004      	beq.n	800efa2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ef98:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800ef9c:	482c      	ldr	r0, [pc, #176]	@ (800f050 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800ef9e:	f7f8 f817 	bl	8006fd0 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800efa8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	685b      	ldr	r3, [r3, #4]
 800efae:	68fa      	ldr	r2, [r7, #12]
 800efb0:	4313      	orrs	r3, r2
 800efb2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800efba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	68fa      	ldr	r2, [r7, #12]
 800efc2:	4313      	orrs	r3, r2
 800efc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	68fa      	ldr	r2, [r7, #12]
 800efcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	4a1d      	ldr	r2, [pc, #116]	@ (800f048 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800efd4:	4293      	cmp	r3, r2
 800efd6:	d01d      	beq.n	800f014 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800efe0:	d018      	beq.n	800f014 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	4a1b      	ldr	r2, [pc, #108]	@ (800f054 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d013      	beq.n	800f014 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	4a19      	ldr	r2, [pc, #100]	@ (800f058 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800eff2:	4293      	cmp	r3, r2
 800eff4:	d00e      	beq.n	800f014 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	4a18      	ldr	r2, [pc, #96]	@ (800f05c <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800effc:	4293      	cmp	r3, r2
 800effe:	d009      	beq.n	800f014 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	4a11      	ldr	r2, [pc, #68]	@ (800f04c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f006:	4293      	cmp	r3, r2
 800f008:	d004      	beq.n	800f014 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	4a14      	ldr	r2, [pc, #80]	@ (800f060 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800f010:	4293      	cmp	r3, r2
 800f012:	d10c      	bne.n	800f02e <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f01a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	689b      	ldr	r3, [r3, #8]
 800f020:	68ba      	ldr	r2, [r7, #8]
 800f022:	4313      	orrs	r3, r2
 800f024:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	68ba      	ldr	r2, [r7, #8]
 800f02c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2201      	movs	r2, #1
 800f032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	2200      	movs	r2, #0
 800f03a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f03e:	2300      	movs	r3, #0
}
 800f040:	4618      	mov	r0, r3
 800f042:	3710      	adds	r7, #16
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}
 800f048:	40012c00 	.word	0x40012c00
 800f04c:	40013400 	.word	0x40013400
 800f050:	08011e80 	.word	0x08011e80
 800f054:	40000400 	.word	0x40000400
 800f058:	40000800 	.word	0x40000800
 800f05c:	40000c00 	.word	0x40000c00
 800f060:	40014000 	.word	0x40014000

0800f064 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b084      	sub	sp, #16
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
 800f06c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f06e:	2300      	movs	r3, #0
 800f070:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	4a91      	ldr	r2, [pc, #580]	@ (800f2bc <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f078:	4293      	cmp	r3, r2
 800f07a:	d018      	beq.n	800f0ae <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	4a8f      	ldr	r2, [pc, #572]	@ (800f2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f082:	4293      	cmp	r3, r2
 800f084:	d013      	beq.n	800f0ae <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	4a8e      	ldr	r2, [pc, #568]	@ (800f2c4 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800f08c:	4293      	cmp	r3, r2
 800f08e:	d00e      	beq.n	800f0ae <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	4a8c      	ldr	r2, [pc, #560]	@ (800f2c8 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800f096:	4293      	cmp	r3, r2
 800f098:	d009      	beq.n	800f0ae <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	4a8b      	ldr	r2, [pc, #556]	@ (800f2cc <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800f0a0:	4293      	cmp	r3, r2
 800f0a2:	d004      	beq.n	800f0ae <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f0a4:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800f0a8:	4889      	ldr	r0, [pc, #548]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f0aa:	f7f7 ff91 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f0b6:	d008      	beq.n	800f0ca <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d004      	beq.n	800f0ca <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f0c0:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800f0c4:	4882      	ldr	r0, [pc, #520]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f0c6:	f7f7 ff83 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f0d2:	d008      	beq.n	800f0e6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d004      	beq.n	800f0e6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f0dc:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800f0e0:	487b      	ldr	r0, [pc, #492]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f0e2:	f7f7 ff75 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	689b      	ldr	r3, [r3, #8]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d013      	beq.n	800f116 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	689b      	ldr	r3, [r3, #8]
 800f0f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f0f6:	d00e      	beq.n	800f116 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	689b      	ldr	r3, [r3, #8]
 800f0fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f100:	d009      	beq.n	800f116 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	689b      	ldr	r3, [r3, #8]
 800f106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f10a:	d004      	beq.n	800f116 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f10c:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800f110:	486f      	ldr	r0, [pc, #444]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f112:	f7f7 ff5d 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	2bff      	cmp	r3, #255	@ 0xff
 800f11c:	d904      	bls.n	800f128 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800f11e:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800f122:	486b      	ldr	r0, [pc, #428]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f124:	f7f7 ff54 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	691b      	ldr	r3, [r3, #16]
 800f12c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f130:	d008      	beq.n	800f144 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	691b      	ldr	r3, [r3, #16]
 800f136:	2b00      	cmp	r3, #0
 800f138:	d004      	beq.n	800f144 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f13a:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800f13e:	4864      	ldr	r0, [pc, #400]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f140:	f7f7 ff46 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	695b      	ldr	r3, [r3, #20]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d009      	beq.n	800f160 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	695b      	ldr	r3, [r3, #20]
 800f150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f154:	d004      	beq.n	800f160 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f156:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800f15a:	485d      	ldr	r0, [pc, #372]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f15c:	f7f7 ff38 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	699b      	ldr	r3, [r3, #24]
 800f164:	2b0f      	cmp	r3, #15
 800f166:	d904      	bls.n	800f172 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f168:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800f16c:	4858      	ldr	r0, [pc, #352]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f16e:	f7f7 ff2f 	bl	8006fd0 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f17a:	d008      	beq.n	800f18e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f180:	2b00      	cmp	r3, #0
 800f182:	d004      	beq.n	800f18e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f184:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800f188:	4851      	ldr	r0, [pc, #324]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f18a:	f7f7 ff21 	bl	8006fd0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f194:	2b01      	cmp	r3, #1
 800f196:	d101      	bne.n	800f19c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800f198:	2302      	movs	r3, #2
 800f19a:	e08a      	b.n	800f2b2 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	2201      	movs	r2, #1
 800f1a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	68db      	ldr	r3, [r3, #12]
 800f1ae:	4313      	orrs	r3, r2
 800f1b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	689b      	ldr	r3, [r3, #8]
 800f1bc:	4313      	orrs	r3, r2
 800f1be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	685b      	ldr	r3, [r3, #4]
 800f1ca:	4313      	orrs	r3, r2
 800f1cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	4313      	orrs	r3, r2
 800f1da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f1e2:	683b      	ldr	r3, [r7, #0]
 800f1e4:	691b      	ldr	r3, [r3, #16]
 800f1e6:	4313      	orrs	r3, r2
 800f1e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	695b      	ldr	r3, [r3, #20]
 800f1f4:	4313      	orrs	r3, r2
 800f1f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f202:	4313      	orrs	r3, r2
 800f204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	699b      	ldr	r3, [r3, #24]
 800f210:	041b      	lsls	r3, r3, #16
 800f212:	4313      	orrs	r3, r2
 800f214:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	4a28      	ldr	r2, [pc, #160]	@ (800f2bc <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f21c:	4293      	cmp	r3, r2
 800f21e:	d004      	beq.n	800f22a <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	4a26      	ldr	r2, [pc, #152]	@ (800f2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f226:	4293      	cmp	r3, r2
 800f228:	d13a      	bne.n	800f2a0 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800f22a:	683b      	ldr	r3, [r7, #0]
 800f22c:	69db      	ldr	r3, [r3, #28]
 800f22e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f232:	d008      	beq.n	800f246 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	69db      	ldr	r3, [r3, #28]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d004      	beq.n	800f246 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f23c:	f640 0112 	movw	r1, #2066	@ 0x812
 800f240:	4823      	ldr	r0, [pc, #140]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f242:	f7f7 fec5 	bl	8006fd0 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	6a1b      	ldr	r3, [r3, #32]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d009      	beq.n	800f262 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f24e:	683b      	ldr	r3, [r7, #0]
 800f250:	6a1b      	ldr	r3, [r3, #32]
 800f252:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f256:	d004      	beq.n	800f262 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f258:	f640 0113 	movw	r1, #2067	@ 0x813
 800f25c:	481c      	ldr	r0, [pc, #112]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f25e:	f7f7 feb7 	bl	8006fd0 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800f262:	683b      	ldr	r3, [r7, #0]
 800f264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f266:	2b0f      	cmp	r3, #15
 800f268:	d904      	bls.n	800f274 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800f26a:	f640 0114 	movw	r1, #2068	@ 0x814
 800f26e:	4818      	ldr	r0, [pc, #96]	@ (800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f270:	f7f7 feae 	bl	8006fd0 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f27e:	051b      	lsls	r3, r3, #20
 800f280:	4313      	orrs	r3, r2
 800f282:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	69db      	ldr	r3, [r3, #28]
 800f28e:	4313      	orrs	r3, r2
 800f290:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	6a1b      	ldr	r3, [r3, #32]
 800f29c:	4313      	orrs	r3, r2
 800f29e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	68fa      	ldr	r2, [r7, #12]
 800f2a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f2b0:	2300      	movs	r3, #0
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3710      	adds	r7, #16
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	40012c00 	.word	0x40012c00
 800f2c0:	40013400 	.word	0x40013400
 800f2c4:	40014000 	.word	0x40014000
 800f2c8:	40014400 	.word	0x40014400
 800f2cc:	40014800 	.word	0x40014800
 800f2d0:	08011e80 	.word	0x08011e80

0800f2d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b083      	sub	sp, #12
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f2dc:	bf00      	nop
 800f2de:	370c      	adds	r7, #12
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e6:	4770      	bx	lr

0800f2e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	b083      	sub	sp, #12
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f2f0:	bf00      	nop
 800f2f2:	370c      	adds	r7, #12
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fa:	4770      	bx	lr

0800f2fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b083      	sub	sp, #12
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f304:	bf00      	nop
 800f306:	370c      	adds	r7, #12
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr

0800f310 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f310:	b580      	push	{r7, lr}
 800f312:	b082      	sub	sp, #8
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d101      	bne.n	800f322 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f31e:	2301      	movs	r3, #1
 800f320:	e08b      	b.n	800f43a <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	699b      	ldr	r3, [r3, #24]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d023      	beq.n	800f372 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	4a45      	ldr	r2, [pc, #276]	@ (800f444 <HAL_UART_Init+0x134>)
 800f330:	4293      	cmp	r3, r2
 800f332:	d041      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	4a43      	ldr	r2, [pc, #268]	@ (800f448 <HAL_UART_Init+0x138>)
 800f33a:	4293      	cmp	r3, r2
 800f33c:	d03c      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	4a42      	ldr	r2, [pc, #264]	@ (800f44c <HAL_UART_Init+0x13c>)
 800f344:	4293      	cmp	r3, r2
 800f346:	d037      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	4a40      	ldr	r2, [pc, #256]	@ (800f450 <HAL_UART_Init+0x140>)
 800f34e:	4293      	cmp	r3, r2
 800f350:	d032      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	4a3f      	ldr	r2, [pc, #252]	@ (800f454 <HAL_UART_Init+0x144>)
 800f358:	4293      	cmp	r3, r2
 800f35a:	d02d      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	4a3d      	ldr	r2, [pc, #244]	@ (800f458 <HAL_UART_Init+0x148>)
 800f362:	4293      	cmp	r3, r2
 800f364:	d028      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f366:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800f36a:	483c      	ldr	r0, [pc, #240]	@ (800f45c <HAL_UART_Init+0x14c>)
 800f36c:	f7f7 fe30 	bl	8006fd0 <assert_failed>
 800f370:	e022      	b.n	800f3b8 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	4a33      	ldr	r2, [pc, #204]	@ (800f444 <HAL_UART_Init+0x134>)
 800f378:	4293      	cmp	r3, r2
 800f37a:	d01d      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	4a31      	ldr	r2, [pc, #196]	@ (800f448 <HAL_UART_Init+0x138>)
 800f382:	4293      	cmp	r3, r2
 800f384:	d018      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	4a30      	ldr	r2, [pc, #192]	@ (800f44c <HAL_UART_Init+0x13c>)
 800f38c:	4293      	cmp	r3, r2
 800f38e:	d013      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	4a2e      	ldr	r2, [pc, #184]	@ (800f450 <HAL_UART_Init+0x140>)
 800f396:	4293      	cmp	r3, r2
 800f398:	d00e      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	4a2d      	ldr	r2, [pc, #180]	@ (800f454 <HAL_UART_Init+0x144>)
 800f3a0:	4293      	cmp	r3, r2
 800f3a2:	d009      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	4a2b      	ldr	r2, [pc, #172]	@ (800f458 <HAL_UART_Init+0x148>)
 800f3aa:	4293      	cmp	r3, r2
 800f3ac:	d004      	beq.n	800f3b8 <HAL_UART_Init+0xa8>
 800f3ae:	f240 1157 	movw	r1, #343	@ 0x157
 800f3b2:	482a      	ldr	r0, [pc, #168]	@ (800f45c <HAL_UART_Init+0x14c>)
 800f3b4:	f7f7 fe0c 	bl	8006fd0 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d106      	bne.n	800f3ce <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f7f8 fb3b 	bl	8007a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2224      	movs	r2, #36	@ 0x24
 800f3d2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	681a      	ldr	r2, [r3, #0]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	f022 0201 	bic.w	r2, r2, #1
 800f3e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d002      	beq.n	800f3f2 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800f3ec:	6878      	ldr	r0, [r7, #4]
 800f3ee:	f000 fc1f 	bl	800fc30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f3f2:	6878      	ldr	r0, [r7, #4]
 800f3f4:	f000 f8be 	bl	800f574 <UART_SetConfig>
 800f3f8:	4603      	mov	r3, r0
 800f3fa:	2b01      	cmp	r3, #1
 800f3fc:	d101      	bne.n	800f402 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800f3fe:	2301      	movs	r3, #1
 800f400:	e01b      	b.n	800f43a <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	685a      	ldr	r2, [r3, #4]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f410:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	689a      	ldr	r2, [r3, #8]
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f420:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	681a      	ldr	r2, [r3, #0]
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	f042 0201 	orr.w	r2, r2, #1
 800f430:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f432:	6878      	ldr	r0, [r7, #4]
 800f434:	f000 fd5c 	bl	800fef0 <UART_CheckIdleState>
 800f438:	4603      	mov	r3, r0
}
 800f43a:	4618      	mov	r0, r3
 800f43c:	3708      	adds	r7, #8
 800f43e:	46bd      	mov	sp, r7
 800f440:	bd80      	pop	{r7, pc}
 800f442:	bf00      	nop
 800f444:	40013800 	.word	0x40013800
 800f448:	40004400 	.word	0x40004400
 800f44c:	40004800 	.word	0x40004800
 800f450:	40004c00 	.word	0x40004c00
 800f454:	40005000 	.word	0x40005000
 800f458:	40008000 	.word	0x40008000
 800f45c:	08011ebc 	.word	0x08011ebc

0800f460 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b08a      	sub	sp, #40	@ 0x28
 800f464:	af02      	add	r7, sp, #8
 800f466:	60f8      	str	r0, [r7, #12]
 800f468:	60b9      	str	r1, [r7, #8]
 800f46a:	603b      	str	r3, [r7, #0]
 800f46c:	4613      	mov	r3, r2
 800f46e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f474:	2b20      	cmp	r3, #32
 800f476:	d177      	bne.n	800f568 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800f478:	68bb      	ldr	r3, [r7, #8]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d002      	beq.n	800f484 <HAL_UART_Transmit+0x24>
 800f47e:	88fb      	ldrh	r3, [r7, #6]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d101      	bne.n	800f488 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800f484:	2301      	movs	r3, #1
 800f486:	e070      	b.n	800f56a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	2200      	movs	r2, #0
 800f48c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	2221      	movs	r2, #33	@ 0x21
 800f494:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f496:	f7f8 fbc5 	bl	8007c24 <HAL_GetTick>
 800f49a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	88fa      	ldrh	r2, [r7, #6]
 800f4a0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	88fa      	ldrh	r2, [r7, #6]
 800f4a8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	689b      	ldr	r3, [r3, #8]
 800f4b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f4b4:	d108      	bne.n	800f4c8 <HAL_UART_Transmit+0x68>
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	691b      	ldr	r3, [r3, #16]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d104      	bne.n	800f4c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800f4be:	2300      	movs	r3, #0
 800f4c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f4c2:	68bb      	ldr	r3, [r7, #8]
 800f4c4:	61bb      	str	r3, [r7, #24]
 800f4c6:	e003      	b.n	800f4d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f4d0:	e02f      	b.n	800f532 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	9300      	str	r3, [sp, #0]
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	2200      	movs	r2, #0
 800f4da:	2180      	movs	r1, #128	@ 0x80
 800f4dc:	68f8      	ldr	r0, [r7, #12]
 800f4de:	f000 fdaf 	bl	8010040 <UART_WaitOnFlagUntilTimeout>
 800f4e2:	4603      	mov	r3, r0
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d004      	beq.n	800f4f2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2220      	movs	r2, #32
 800f4ec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800f4ee:	2303      	movs	r3, #3
 800f4f0:	e03b      	b.n	800f56a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800f4f2:	69fb      	ldr	r3, [r7, #28]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d10b      	bne.n	800f510 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f4f8:	69bb      	ldr	r3, [r7, #24]
 800f4fa:	881a      	ldrh	r2, [r3, #0]
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f504:	b292      	uxth	r2, r2
 800f506:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f508:	69bb      	ldr	r3, [r7, #24]
 800f50a:	3302      	adds	r3, #2
 800f50c:	61bb      	str	r3, [r7, #24]
 800f50e:	e007      	b.n	800f520 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f510:	69fb      	ldr	r3, [r7, #28]
 800f512:	781a      	ldrb	r2, [r3, #0]
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f51a:	69fb      	ldr	r3, [r7, #28]
 800f51c:	3301      	adds	r3, #1
 800f51e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f526:	b29b      	uxth	r3, r3
 800f528:	3b01      	subs	r3, #1
 800f52a:	b29a      	uxth	r2, r3
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f538:	b29b      	uxth	r3, r3
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d1c9      	bne.n	800f4d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	9300      	str	r3, [sp, #0]
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	2200      	movs	r2, #0
 800f546:	2140      	movs	r1, #64	@ 0x40
 800f548:	68f8      	ldr	r0, [r7, #12]
 800f54a:	f000 fd79 	bl	8010040 <UART_WaitOnFlagUntilTimeout>
 800f54e:	4603      	mov	r3, r0
 800f550:	2b00      	cmp	r3, #0
 800f552:	d004      	beq.n	800f55e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	2220      	movs	r2, #32
 800f558:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800f55a:	2303      	movs	r3, #3
 800f55c:	e005      	b.n	800f56a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	2220      	movs	r2, #32
 800f562:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800f564:	2300      	movs	r3, #0
 800f566:	e000      	b.n	800f56a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800f568:	2302      	movs	r3, #2
  }
}
 800f56a:	4618      	mov	r0, r3
 800f56c:	3720      	adds	r7, #32
 800f56e:	46bd      	mov	sp, r7
 800f570:	bd80      	pop	{r7, pc}
	...

0800f574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f578:	b08a      	sub	sp, #40	@ 0x28
 800f57a:	af00      	add	r7, sp, #0
 800f57c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f57e:	2300      	movs	r3, #0
 800f580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	685b      	ldr	r3, [r3, #4]
 800f588:	4a9e      	ldr	r2, [pc, #632]	@ (800f804 <UART_SetConfig+0x290>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d904      	bls.n	800f598 <UART_SetConfig+0x24>
 800f58e:	f640 4158 	movw	r1, #3160	@ 0xc58
 800f592:	489d      	ldr	r0, [pc, #628]	@ (800f808 <UART_SetConfig+0x294>)
 800f594:	f7f7 fd1c 	bl	8006fd0 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	689b      	ldr	r3, [r3, #8]
 800f59c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f5a0:	d00d      	beq.n	800f5be <UART_SetConfig+0x4a>
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	689b      	ldr	r3, [r3, #8]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d009      	beq.n	800f5be <UART_SetConfig+0x4a>
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	689b      	ldr	r3, [r3, #8]
 800f5ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5b2:	d004      	beq.n	800f5be <UART_SetConfig+0x4a>
 800f5b4:	f640 4159 	movw	r1, #3161	@ 0xc59
 800f5b8:	4893      	ldr	r0, [pc, #588]	@ (800f808 <UART_SetConfig+0x294>)
 800f5ba:	f7f7 fd09 	bl	8006fd0 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	4a92      	ldr	r2, [pc, #584]	@ (800f80c <UART_SetConfig+0x298>)
 800f5c4:	4293      	cmp	r3, r2
 800f5c6:	d10e      	bne.n	800f5e6 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	68db      	ldr	r3, [r3, #12]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d030      	beq.n	800f632 <UART_SetConfig+0xbe>
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	68db      	ldr	r3, [r3, #12]
 800f5d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5d8:	d02b      	beq.n	800f632 <UART_SetConfig+0xbe>
 800f5da:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800f5de:	488a      	ldr	r0, [pc, #552]	@ (800f808 <UART_SetConfig+0x294>)
 800f5e0:	f7f7 fcf6 	bl	8006fd0 <assert_failed>
 800f5e4:	e025      	b.n	800f632 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	68db      	ldr	r3, [r3, #12]
 800f5ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5ee:	d012      	beq.n	800f616 <UART_SetConfig+0xa2>
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	68db      	ldr	r3, [r3, #12]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d00e      	beq.n	800f616 <UART_SetConfig+0xa2>
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	68db      	ldr	r3, [r3, #12]
 800f5fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f600:	d009      	beq.n	800f616 <UART_SetConfig+0xa2>
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	68db      	ldr	r3, [r3, #12]
 800f606:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f60a:	d004      	beq.n	800f616 <UART_SetConfig+0xa2>
 800f60c:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800f610:	487d      	ldr	r0, [pc, #500]	@ (800f808 <UART_SetConfig+0x294>)
 800f612:	f7f7 fcdd 	bl	8006fd0 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	6a1b      	ldr	r3, [r3, #32]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d009      	beq.n	800f632 <UART_SetConfig+0xbe>
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	6a1b      	ldr	r3, [r3, #32]
 800f622:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f626:	d004      	beq.n	800f632 <UART_SetConfig+0xbe>
 800f628:	f640 4161 	movw	r1, #3169	@ 0xc61
 800f62c:	4876      	ldr	r0, [pc, #472]	@ (800f808 <UART_SetConfig+0x294>)
 800f62e:	f7f7 fccf 	bl	8006fd0 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	691b      	ldr	r3, [r3, #16]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d00e      	beq.n	800f658 <UART_SetConfig+0xe4>
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	691b      	ldr	r3, [r3, #16]
 800f63e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f642:	d009      	beq.n	800f658 <UART_SetConfig+0xe4>
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	691b      	ldr	r3, [r3, #16]
 800f648:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f64c:	d004      	beq.n	800f658 <UART_SetConfig+0xe4>
 800f64e:	f640 4164 	movw	r1, #3172	@ 0xc64
 800f652:	486d      	ldr	r0, [pc, #436]	@ (800f808 <UART_SetConfig+0x294>)
 800f654:	f7f7 fcbc 	bl	8006fd0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	695b      	ldr	r3, [r3, #20]
 800f65c:	f023 030c 	bic.w	r3, r3, #12
 800f660:	2b00      	cmp	r3, #0
 800f662:	d103      	bne.n	800f66c <UART_SetConfig+0xf8>
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	695b      	ldr	r3, [r3, #20]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d104      	bne.n	800f676 <UART_SetConfig+0x102>
 800f66c:	f640 4165 	movw	r1, #3173	@ 0xc65
 800f670:	4865      	ldr	r0, [pc, #404]	@ (800f808 <UART_SetConfig+0x294>)
 800f672:	f7f7 fcad 	bl	8006fd0 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	699b      	ldr	r3, [r3, #24]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d013      	beq.n	800f6a6 <UART_SetConfig+0x132>
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	699b      	ldr	r3, [r3, #24]
 800f682:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f686:	d00e      	beq.n	800f6a6 <UART_SetConfig+0x132>
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	699b      	ldr	r3, [r3, #24]
 800f68c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f690:	d009      	beq.n	800f6a6 <UART_SetConfig+0x132>
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	699b      	ldr	r3, [r3, #24]
 800f696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f69a:	d004      	beq.n	800f6a6 <UART_SetConfig+0x132>
 800f69c:	f640 4166 	movw	r1, #3174	@ 0xc66
 800f6a0:	4859      	ldr	r0, [pc, #356]	@ (800f808 <UART_SetConfig+0x294>)
 800f6a2:	f7f7 fc95 	bl	8006fd0 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	69db      	ldr	r3, [r3, #28]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d009      	beq.n	800f6c2 <UART_SetConfig+0x14e>
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	69db      	ldr	r3, [r3, #28]
 800f6b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f6b6:	d004      	beq.n	800f6c2 <UART_SetConfig+0x14e>
 800f6b8:	f640 4167 	movw	r1, #3175	@ 0xc67
 800f6bc:	4852      	ldr	r0, [pc, #328]	@ (800f808 <UART_SetConfig+0x294>)
 800f6be:	f7f7 fc87 	bl	8006fd0 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	689a      	ldr	r2, [r3, #8]
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	691b      	ldr	r3, [r3, #16]
 800f6ca:	431a      	orrs	r2, r3
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	695b      	ldr	r3, [r3, #20]
 800f6d0:	431a      	orrs	r2, r3
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	69db      	ldr	r3, [r3, #28]
 800f6d6:	4313      	orrs	r3, r2
 800f6d8:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	681a      	ldr	r2, [r3, #0]
 800f6e0:	4b4b      	ldr	r3, [pc, #300]	@ (800f810 <UART_SetConfig+0x29c>)
 800f6e2:	4013      	ands	r3, r2
 800f6e4:	68fa      	ldr	r2, [r7, #12]
 800f6e6:	6812      	ldr	r2, [r2, #0]
 800f6e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f6ea:	430b      	orrs	r3, r1
 800f6ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	685b      	ldr	r3, [r3, #4]
 800f6f4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	68da      	ldr	r2, [r3, #12]
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	430a      	orrs	r2, r1
 800f702:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	699b      	ldr	r3, [r3, #24]
 800f708:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	4a3f      	ldr	r2, [pc, #252]	@ (800f80c <UART_SetConfig+0x298>)
 800f710:	4293      	cmp	r3, r2
 800f712:	d004      	beq.n	800f71e <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	6a1b      	ldr	r3, [r3, #32]
 800f718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f71a:	4313      	orrs	r3, r2
 800f71c:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	689b      	ldr	r3, [r3, #8]
 800f724:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f72e:	430a      	orrs	r2, r1
 800f730:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	4a37      	ldr	r2, [pc, #220]	@ (800f814 <UART_SetConfig+0x2a0>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	d125      	bne.n	800f788 <UART_SetConfig+0x214>
 800f73c:	4b36      	ldr	r3, [pc, #216]	@ (800f818 <UART_SetConfig+0x2a4>)
 800f73e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f742:	f003 0303 	and.w	r3, r3, #3
 800f746:	2b03      	cmp	r3, #3
 800f748:	d81a      	bhi.n	800f780 <UART_SetConfig+0x20c>
 800f74a:	a201      	add	r2, pc, #4	@ (adr r2, 800f750 <UART_SetConfig+0x1dc>)
 800f74c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f750:	0800f761 	.word	0x0800f761
 800f754:	0800f771 	.word	0x0800f771
 800f758:	0800f769 	.word	0x0800f769
 800f75c:	0800f779 	.word	0x0800f779
 800f760:	2301      	movs	r3, #1
 800f762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f766:	e114      	b.n	800f992 <UART_SetConfig+0x41e>
 800f768:	2302      	movs	r3, #2
 800f76a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f76e:	e110      	b.n	800f992 <UART_SetConfig+0x41e>
 800f770:	2304      	movs	r3, #4
 800f772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f776:	e10c      	b.n	800f992 <UART_SetConfig+0x41e>
 800f778:	2308      	movs	r3, #8
 800f77a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f77e:	e108      	b.n	800f992 <UART_SetConfig+0x41e>
 800f780:	2310      	movs	r3, #16
 800f782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f786:	e104      	b.n	800f992 <UART_SetConfig+0x41e>
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	4a23      	ldr	r2, [pc, #140]	@ (800f81c <UART_SetConfig+0x2a8>)
 800f78e:	4293      	cmp	r3, r2
 800f790:	d146      	bne.n	800f820 <UART_SetConfig+0x2ac>
 800f792:	4b21      	ldr	r3, [pc, #132]	@ (800f818 <UART_SetConfig+0x2a4>)
 800f794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f798:	f003 030c 	and.w	r3, r3, #12
 800f79c:	2b0c      	cmp	r3, #12
 800f79e:	d82d      	bhi.n	800f7fc <UART_SetConfig+0x288>
 800f7a0:	a201      	add	r2, pc, #4	@ (adr r2, 800f7a8 <UART_SetConfig+0x234>)
 800f7a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7a6:	bf00      	nop
 800f7a8:	0800f7dd 	.word	0x0800f7dd
 800f7ac:	0800f7fd 	.word	0x0800f7fd
 800f7b0:	0800f7fd 	.word	0x0800f7fd
 800f7b4:	0800f7fd 	.word	0x0800f7fd
 800f7b8:	0800f7ed 	.word	0x0800f7ed
 800f7bc:	0800f7fd 	.word	0x0800f7fd
 800f7c0:	0800f7fd 	.word	0x0800f7fd
 800f7c4:	0800f7fd 	.word	0x0800f7fd
 800f7c8:	0800f7e5 	.word	0x0800f7e5
 800f7cc:	0800f7fd 	.word	0x0800f7fd
 800f7d0:	0800f7fd 	.word	0x0800f7fd
 800f7d4:	0800f7fd 	.word	0x0800f7fd
 800f7d8:	0800f7f5 	.word	0x0800f7f5
 800f7dc:	2300      	movs	r3, #0
 800f7de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f7e2:	e0d6      	b.n	800f992 <UART_SetConfig+0x41e>
 800f7e4:	2302      	movs	r3, #2
 800f7e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f7ea:	e0d2      	b.n	800f992 <UART_SetConfig+0x41e>
 800f7ec:	2304      	movs	r3, #4
 800f7ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f7f2:	e0ce      	b.n	800f992 <UART_SetConfig+0x41e>
 800f7f4:	2308      	movs	r3, #8
 800f7f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f7fa:	e0ca      	b.n	800f992 <UART_SetConfig+0x41e>
 800f7fc:	2310      	movs	r3, #16
 800f7fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f802:	e0c6      	b.n	800f992 <UART_SetConfig+0x41e>
 800f804:	00989680 	.word	0x00989680
 800f808:	08011ebc 	.word	0x08011ebc
 800f80c:	40008000 	.word	0x40008000
 800f810:	efff69f3 	.word	0xefff69f3
 800f814:	40013800 	.word	0x40013800
 800f818:	40021000 	.word	0x40021000
 800f81c:	40004400 	.word	0x40004400
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	4aae      	ldr	r2, [pc, #696]	@ (800fae0 <UART_SetConfig+0x56c>)
 800f826:	4293      	cmp	r3, r2
 800f828:	d125      	bne.n	800f876 <UART_SetConfig+0x302>
 800f82a:	4bae      	ldr	r3, [pc, #696]	@ (800fae4 <UART_SetConfig+0x570>)
 800f82c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f830:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f834:	2b30      	cmp	r3, #48	@ 0x30
 800f836:	d016      	beq.n	800f866 <UART_SetConfig+0x2f2>
 800f838:	2b30      	cmp	r3, #48	@ 0x30
 800f83a:	d818      	bhi.n	800f86e <UART_SetConfig+0x2fa>
 800f83c:	2b20      	cmp	r3, #32
 800f83e:	d00a      	beq.n	800f856 <UART_SetConfig+0x2e2>
 800f840:	2b20      	cmp	r3, #32
 800f842:	d814      	bhi.n	800f86e <UART_SetConfig+0x2fa>
 800f844:	2b00      	cmp	r3, #0
 800f846:	d002      	beq.n	800f84e <UART_SetConfig+0x2da>
 800f848:	2b10      	cmp	r3, #16
 800f84a:	d008      	beq.n	800f85e <UART_SetConfig+0x2ea>
 800f84c:	e00f      	b.n	800f86e <UART_SetConfig+0x2fa>
 800f84e:	2300      	movs	r3, #0
 800f850:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f854:	e09d      	b.n	800f992 <UART_SetConfig+0x41e>
 800f856:	2302      	movs	r3, #2
 800f858:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f85c:	e099      	b.n	800f992 <UART_SetConfig+0x41e>
 800f85e:	2304      	movs	r3, #4
 800f860:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f864:	e095      	b.n	800f992 <UART_SetConfig+0x41e>
 800f866:	2308      	movs	r3, #8
 800f868:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f86c:	e091      	b.n	800f992 <UART_SetConfig+0x41e>
 800f86e:	2310      	movs	r3, #16
 800f870:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f874:	e08d      	b.n	800f992 <UART_SetConfig+0x41e>
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	4a9b      	ldr	r2, [pc, #620]	@ (800fae8 <UART_SetConfig+0x574>)
 800f87c:	4293      	cmp	r3, r2
 800f87e:	d125      	bne.n	800f8cc <UART_SetConfig+0x358>
 800f880:	4b98      	ldr	r3, [pc, #608]	@ (800fae4 <UART_SetConfig+0x570>)
 800f882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f886:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f88a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f88c:	d016      	beq.n	800f8bc <UART_SetConfig+0x348>
 800f88e:	2bc0      	cmp	r3, #192	@ 0xc0
 800f890:	d818      	bhi.n	800f8c4 <UART_SetConfig+0x350>
 800f892:	2b80      	cmp	r3, #128	@ 0x80
 800f894:	d00a      	beq.n	800f8ac <UART_SetConfig+0x338>
 800f896:	2b80      	cmp	r3, #128	@ 0x80
 800f898:	d814      	bhi.n	800f8c4 <UART_SetConfig+0x350>
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d002      	beq.n	800f8a4 <UART_SetConfig+0x330>
 800f89e:	2b40      	cmp	r3, #64	@ 0x40
 800f8a0:	d008      	beq.n	800f8b4 <UART_SetConfig+0x340>
 800f8a2:	e00f      	b.n	800f8c4 <UART_SetConfig+0x350>
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f8aa:	e072      	b.n	800f992 <UART_SetConfig+0x41e>
 800f8ac:	2302      	movs	r3, #2
 800f8ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f8b2:	e06e      	b.n	800f992 <UART_SetConfig+0x41e>
 800f8b4:	2304      	movs	r3, #4
 800f8b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f8ba:	e06a      	b.n	800f992 <UART_SetConfig+0x41e>
 800f8bc:	2308      	movs	r3, #8
 800f8be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f8c2:	e066      	b.n	800f992 <UART_SetConfig+0x41e>
 800f8c4:	2310      	movs	r3, #16
 800f8c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f8ca:	e062      	b.n	800f992 <UART_SetConfig+0x41e>
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	4a86      	ldr	r2, [pc, #536]	@ (800faec <UART_SetConfig+0x578>)
 800f8d2:	4293      	cmp	r3, r2
 800f8d4:	d12a      	bne.n	800f92c <UART_SetConfig+0x3b8>
 800f8d6:	4b83      	ldr	r3, [pc, #524]	@ (800fae4 <UART_SetConfig+0x570>)
 800f8d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f8e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f8e4:	d01a      	beq.n	800f91c <UART_SetConfig+0x3a8>
 800f8e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f8ea:	d81b      	bhi.n	800f924 <UART_SetConfig+0x3b0>
 800f8ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f8f0:	d00c      	beq.n	800f90c <UART_SetConfig+0x398>
 800f8f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f8f6:	d815      	bhi.n	800f924 <UART_SetConfig+0x3b0>
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d003      	beq.n	800f904 <UART_SetConfig+0x390>
 800f8fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f900:	d008      	beq.n	800f914 <UART_SetConfig+0x3a0>
 800f902:	e00f      	b.n	800f924 <UART_SetConfig+0x3b0>
 800f904:	2300      	movs	r3, #0
 800f906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f90a:	e042      	b.n	800f992 <UART_SetConfig+0x41e>
 800f90c:	2302      	movs	r3, #2
 800f90e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f912:	e03e      	b.n	800f992 <UART_SetConfig+0x41e>
 800f914:	2304      	movs	r3, #4
 800f916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f91a:	e03a      	b.n	800f992 <UART_SetConfig+0x41e>
 800f91c:	2308      	movs	r3, #8
 800f91e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f922:	e036      	b.n	800f992 <UART_SetConfig+0x41e>
 800f924:	2310      	movs	r3, #16
 800f926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f92a:	e032      	b.n	800f992 <UART_SetConfig+0x41e>
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	4a6f      	ldr	r2, [pc, #444]	@ (800faf0 <UART_SetConfig+0x57c>)
 800f932:	4293      	cmp	r3, r2
 800f934:	d12a      	bne.n	800f98c <UART_SetConfig+0x418>
 800f936:	4b6b      	ldr	r3, [pc, #428]	@ (800fae4 <UART_SetConfig+0x570>)
 800f938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f93c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f940:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f944:	d01a      	beq.n	800f97c <UART_SetConfig+0x408>
 800f946:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f94a:	d81b      	bhi.n	800f984 <UART_SetConfig+0x410>
 800f94c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f950:	d00c      	beq.n	800f96c <UART_SetConfig+0x3f8>
 800f952:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f956:	d815      	bhi.n	800f984 <UART_SetConfig+0x410>
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d003      	beq.n	800f964 <UART_SetConfig+0x3f0>
 800f95c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f960:	d008      	beq.n	800f974 <UART_SetConfig+0x400>
 800f962:	e00f      	b.n	800f984 <UART_SetConfig+0x410>
 800f964:	2300      	movs	r3, #0
 800f966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f96a:	e012      	b.n	800f992 <UART_SetConfig+0x41e>
 800f96c:	2302      	movs	r3, #2
 800f96e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f972:	e00e      	b.n	800f992 <UART_SetConfig+0x41e>
 800f974:	2304      	movs	r3, #4
 800f976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f97a:	e00a      	b.n	800f992 <UART_SetConfig+0x41e>
 800f97c:	2308      	movs	r3, #8
 800f97e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f982:	e006      	b.n	800f992 <UART_SetConfig+0x41e>
 800f984:	2310      	movs	r3, #16
 800f986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f98a:	e002      	b.n	800f992 <UART_SetConfig+0x41e>
 800f98c:	2310      	movs	r3, #16
 800f98e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	4a56      	ldr	r2, [pc, #344]	@ (800faf0 <UART_SetConfig+0x57c>)
 800f998:	4293      	cmp	r3, r2
 800f99a:	d17a      	bne.n	800fa92 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f99c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f9a0:	2b08      	cmp	r3, #8
 800f9a2:	d824      	bhi.n	800f9ee <UART_SetConfig+0x47a>
 800f9a4:	a201      	add	r2, pc, #4	@ (adr r2, 800f9ac <UART_SetConfig+0x438>)
 800f9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9aa:	bf00      	nop
 800f9ac:	0800f9d1 	.word	0x0800f9d1
 800f9b0:	0800f9ef 	.word	0x0800f9ef
 800f9b4:	0800f9d9 	.word	0x0800f9d9
 800f9b8:	0800f9ef 	.word	0x0800f9ef
 800f9bc:	0800f9df 	.word	0x0800f9df
 800f9c0:	0800f9ef 	.word	0x0800f9ef
 800f9c4:	0800f9ef 	.word	0x0800f9ef
 800f9c8:	0800f9ef 	.word	0x0800f9ef
 800f9cc:	0800f9e7 	.word	0x0800f9e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f9d0:	f7fa fd5c 	bl	800a48c <HAL_RCC_GetPCLK1Freq>
 800f9d4:	61f8      	str	r0, [r7, #28]
        break;
 800f9d6:	e010      	b.n	800f9fa <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f9d8:	4b46      	ldr	r3, [pc, #280]	@ (800faf4 <UART_SetConfig+0x580>)
 800f9da:	61fb      	str	r3, [r7, #28]
        break;
 800f9dc:	e00d      	b.n	800f9fa <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f9de:	f7fa fcbd 	bl	800a35c <HAL_RCC_GetSysClockFreq>
 800f9e2:	61f8      	str	r0, [r7, #28]
        break;
 800f9e4:	e009      	b.n	800f9fa <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f9e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f9ea:	61fb      	str	r3, [r7, #28]
        break;
 800f9ec:	e005      	b.n	800f9fa <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f9f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f9fa:	69fb      	ldr	r3, [r7, #28]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	f000 8107 	beq.w	800fc10 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	685a      	ldr	r2, [r3, #4]
 800fa06:	4613      	mov	r3, r2
 800fa08:	005b      	lsls	r3, r3, #1
 800fa0a:	4413      	add	r3, r2
 800fa0c:	69fa      	ldr	r2, [r7, #28]
 800fa0e:	429a      	cmp	r2, r3
 800fa10:	d305      	bcc.n	800fa1e <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	685b      	ldr	r3, [r3, #4]
 800fa16:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800fa18:	69fa      	ldr	r2, [r7, #28]
 800fa1a:	429a      	cmp	r2, r3
 800fa1c:	d903      	bls.n	800fa26 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800fa1e:	2301      	movs	r3, #1
 800fa20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800fa24:	e0f4      	b.n	800fc10 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800fa26:	69fb      	ldr	r3, [r7, #28]
 800fa28:	2200      	movs	r2, #0
 800fa2a:	461c      	mov	r4, r3
 800fa2c:	4615      	mov	r5, r2
 800fa2e:	f04f 0200 	mov.w	r2, #0
 800fa32:	f04f 0300 	mov.w	r3, #0
 800fa36:	022b      	lsls	r3, r5, #8
 800fa38:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800fa3c:	0222      	lsls	r2, r4, #8
 800fa3e:	68f9      	ldr	r1, [r7, #12]
 800fa40:	6849      	ldr	r1, [r1, #4]
 800fa42:	0849      	lsrs	r1, r1, #1
 800fa44:	2000      	movs	r0, #0
 800fa46:	4688      	mov	r8, r1
 800fa48:	4681      	mov	r9, r0
 800fa4a:	eb12 0a08 	adds.w	sl, r2, r8
 800fa4e:	eb43 0b09 	adc.w	fp, r3, r9
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	685b      	ldr	r3, [r3, #4]
 800fa56:	2200      	movs	r2, #0
 800fa58:	603b      	str	r3, [r7, #0]
 800fa5a:	607a      	str	r2, [r7, #4]
 800fa5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa60:	4650      	mov	r0, sl
 800fa62:	4659      	mov	r1, fp
 800fa64:	f7f0 fc54 	bl	8000310 <__aeabi_uldivmod>
 800fa68:	4602      	mov	r2, r0
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	4613      	mov	r3, r2
 800fa6e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fa70:	69bb      	ldr	r3, [r7, #24]
 800fa72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa76:	d308      	bcc.n	800fa8a <UART_SetConfig+0x516>
 800fa78:	69bb      	ldr	r3, [r7, #24]
 800fa7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fa7e:	d204      	bcs.n	800fa8a <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	69ba      	ldr	r2, [r7, #24]
 800fa86:	60da      	str	r2, [r3, #12]
 800fa88:	e0c2      	b.n	800fc10 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800fa90:	e0be      	b.n	800fc10 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	69db      	ldr	r3, [r3, #28]
 800fa96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fa9a:	d16a      	bne.n	800fb72 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800fa9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800faa0:	2b08      	cmp	r3, #8
 800faa2:	d834      	bhi.n	800fb0e <UART_SetConfig+0x59a>
 800faa4:	a201      	add	r2, pc, #4	@ (adr r2, 800faac <UART_SetConfig+0x538>)
 800faa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faaa:	bf00      	nop
 800faac:	0800fad1 	.word	0x0800fad1
 800fab0:	0800fad9 	.word	0x0800fad9
 800fab4:	0800faf9 	.word	0x0800faf9
 800fab8:	0800fb0f 	.word	0x0800fb0f
 800fabc:	0800faff 	.word	0x0800faff
 800fac0:	0800fb0f 	.word	0x0800fb0f
 800fac4:	0800fb0f 	.word	0x0800fb0f
 800fac8:	0800fb0f 	.word	0x0800fb0f
 800facc:	0800fb07 	.word	0x0800fb07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fad0:	f7fa fcdc 	bl	800a48c <HAL_RCC_GetPCLK1Freq>
 800fad4:	61f8      	str	r0, [r7, #28]
        break;
 800fad6:	e020      	b.n	800fb1a <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fad8:	f7fa fcee 	bl	800a4b8 <HAL_RCC_GetPCLK2Freq>
 800fadc:	61f8      	str	r0, [r7, #28]
        break;
 800fade:	e01c      	b.n	800fb1a <UART_SetConfig+0x5a6>
 800fae0:	40004800 	.word	0x40004800
 800fae4:	40021000 	.word	0x40021000
 800fae8:	40004c00 	.word	0x40004c00
 800faec:	40005000 	.word	0x40005000
 800faf0:	40008000 	.word	0x40008000
 800faf4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800faf8:	4b4c      	ldr	r3, [pc, #304]	@ (800fc2c <UART_SetConfig+0x6b8>)
 800fafa:	61fb      	str	r3, [r7, #28]
        break;
 800fafc:	e00d      	b.n	800fb1a <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fafe:	f7fa fc2d 	bl	800a35c <HAL_RCC_GetSysClockFreq>
 800fb02:	61f8      	str	r0, [r7, #28]
        break;
 800fb04:	e009      	b.n	800fb1a <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fb06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fb0a:	61fb      	str	r3, [r7, #28]
        break;
 800fb0c:	e005      	b.n	800fb1a <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800fb0e:	2300      	movs	r3, #0
 800fb10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800fb12:	2301      	movs	r3, #1
 800fb14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800fb18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fb1a:	69fb      	ldr	r3, [r7, #28]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d077      	beq.n	800fc10 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800fb20:	69fb      	ldr	r3, [r7, #28]
 800fb22:	005a      	lsls	r2, r3, #1
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	685b      	ldr	r3, [r3, #4]
 800fb28:	085b      	lsrs	r3, r3, #1
 800fb2a:	441a      	add	r2, r3
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	685b      	ldr	r3, [r3, #4]
 800fb30:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb34:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fb36:	69bb      	ldr	r3, [r7, #24]
 800fb38:	2b0f      	cmp	r3, #15
 800fb3a:	d916      	bls.n	800fb6a <UART_SetConfig+0x5f6>
 800fb3c:	69bb      	ldr	r3, [r7, #24]
 800fb3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fb42:	d212      	bcs.n	800fb6a <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fb44:	69bb      	ldr	r3, [r7, #24]
 800fb46:	b29b      	uxth	r3, r3
 800fb48:	f023 030f 	bic.w	r3, r3, #15
 800fb4c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fb4e:	69bb      	ldr	r3, [r7, #24]
 800fb50:	085b      	lsrs	r3, r3, #1
 800fb52:	b29b      	uxth	r3, r3
 800fb54:	f003 0307 	and.w	r3, r3, #7
 800fb58:	b29a      	uxth	r2, r3
 800fb5a:	8afb      	ldrh	r3, [r7, #22]
 800fb5c:	4313      	orrs	r3, r2
 800fb5e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	8afa      	ldrh	r2, [r7, #22]
 800fb66:	60da      	str	r2, [r3, #12]
 800fb68:	e052      	b.n	800fc10 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800fb6a:	2301      	movs	r3, #1
 800fb6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800fb70:	e04e      	b.n	800fc10 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fb72:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fb76:	2b08      	cmp	r3, #8
 800fb78:	d827      	bhi.n	800fbca <UART_SetConfig+0x656>
 800fb7a:	a201      	add	r2, pc, #4	@ (adr r2, 800fb80 <UART_SetConfig+0x60c>)
 800fb7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb80:	0800fba5 	.word	0x0800fba5
 800fb84:	0800fbad 	.word	0x0800fbad
 800fb88:	0800fbb5 	.word	0x0800fbb5
 800fb8c:	0800fbcb 	.word	0x0800fbcb
 800fb90:	0800fbbb 	.word	0x0800fbbb
 800fb94:	0800fbcb 	.word	0x0800fbcb
 800fb98:	0800fbcb 	.word	0x0800fbcb
 800fb9c:	0800fbcb 	.word	0x0800fbcb
 800fba0:	0800fbc3 	.word	0x0800fbc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fba4:	f7fa fc72 	bl	800a48c <HAL_RCC_GetPCLK1Freq>
 800fba8:	61f8      	str	r0, [r7, #28]
        break;
 800fbaa:	e014      	b.n	800fbd6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fbac:	f7fa fc84 	bl	800a4b8 <HAL_RCC_GetPCLK2Freq>
 800fbb0:	61f8      	str	r0, [r7, #28]
        break;
 800fbb2:	e010      	b.n	800fbd6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fbb4:	4b1d      	ldr	r3, [pc, #116]	@ (800fc2c <UART_SetConfig+0x6b8>)
 800fbb6:	61fb      	str	r3, [r7, #28]
        break;
 800fbb8:	e00d      	b.n	800fbd6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fbba:	f7fa fbcf 	bl	800a35c <HAL_RCC_GetSysClockFreq>
 800fbbe:	61f8      	str	r0, [r7, #28]
        break;
 800fbc0:	e009      	b.n	800fbd6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fbc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fbc6:	61fb      	str	r3, [r7, #28]
        break;
 800fbc8:	e005      	b.n	800fbd6 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800fbca:	2300      	movs	r3, #0
 800fbcc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800fbce:	2301      	movs	r3, #1
 800fbd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800fbd4:	bf00      	nop
    }

    if (pclk != 0U)
 800fbd6:	69fb      	ldr	r3, [r7, #28]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d019      	beq.n	800fc10 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	685b      	ldr	r3, [r3, #4]
 800fbe0:	085a      	lsrs	r2, r3, #1
 800fbe2:	69fb      	ldr	r3, [r7, #28]
 800fbe4:	441a      	add	r2, r3
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	685b      	ldr	r3, [r3, #4]
 800fbea:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fbf0:	69bb      	ldr	r3, [r7, #24]
 800fbf2:	2b0f      	cmp	r3, #15
 800fbf4:	d909      	bls.n	800fc0a <UART_SetConfig+0x696>
 800fbf6:	69bb      	ldr	r3, [r7, #24]
 800fbf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fbfc:	d205      	bcs.n	800fc0a <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fbfe:	69bb      	ldr	r3, [r7, #24]
 800fc00:	b29a      	uxth	r2, r3
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	60da      	str	r2, [r3, #12]
 800fc08:	e002      	b.n	800fc10 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800fc0a:	2301      	movs	r3, #1
 800fc0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	2200      	movs	r2, #0
 800fc14:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	2200      	movs	r2, #0
 800fc1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800fc1c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800fc20:	4618      	mov	r0, r3
 800fc22:	3728      	adds	r7, #40	@ 0x28
 800fc24:	46bd      	mov	sp, r7
 800fc26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fc2a:	bf00      	nop
 800fc2c:	00f42400 	.word	0x00f42400

0800fc30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b082      	sub	sp, #8
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc3c:	2bff      	cmp	r3, #255	@ 0xff
 800fc3e:	d904      	bls.n	800fc4a <UART_AdvFeatureConfig+0x1a>
 800fc40:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800fc44:	4891      	ldr	r0, [pc, #580]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fc46:	f7f7 f9c3 	bl	8006fd0 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc4e:	f003 0308 	and.w	r3, r3, #8
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d018      	beq.n	800fc88 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d009      	beq.n	800fc72 <UART_AdvFeatureConfig+0x42>
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc66:	d004      	beq.n	800fc72 <UART_AdvFeatureConfig+0x42>
 800fc68:	f640 5152 	movw	r1, #3410	@ 0xd52
 800fc6c:	4887      	ldr	r0, [pc, #540]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fc6e:	f7f7 f9af 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	685b      	ldr	r3, [r3, #4]
 800fc78:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	430a      	orrs	r2, r1
 800fc86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc8c:	f003 0301 	and.w	r3, r3, #1
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d018      	beq.n	800fcc6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d009      	beq.n	800fcb0 <UART_AdvFeatureConfig+0x80>
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fca4:	d004      	beq.n	800fcb0 <UART_AdvFeatureConfig+0x80>
 800fca6:	f640 5159 	movw	r1, #3417	@ 0xd59
 800fcaa:	4878      	ldr	r0, [pc, #480]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fcac:	f7f7 f990 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	430a      	orrs	r2, r1
 800fcc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcca:	f003 0302 	and.w	r3, r3, #2
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d018      	beq.n	800fd04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d009      	beq.n	800fcee <UART_AdvFeatureConfig+0xbe>
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fce2:	d004      	beq.n	800fcee <UART_AdvFeatureConfig+0xbe>
 800fce4:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800fce8:	4868      	ldr	r0, [pc, #416]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fcea:	f7f7 f971 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	685b      	ldr	r3, [r3, #4]
 800fcf4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	430a      	orrs	r2, r1
 800fd02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd08:	f003 0304 	and.w	r3, r3, #4
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d018      	beq.n	800fd42 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d009      	beq.n	800fd2c <UART_AdvFeatureConfig+0xfc>
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fd20:	d004      	beq.n	800fd2c <UART_AdvFeatureConfig+0xfc>
 800fd22:	f640 5167 	movw	r1, #3431	@ 0xd67
 800fd26:	4859      	ldr	r0, [pc, #356]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fd28:	f7f7 f952 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	685b      	ldr	r3, [r3, #4]
 800fd32:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	430a      	orrs	r2, r1
 800fd40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd46:	f003 0310 	and.w	r3, r3, #16
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d018      	beq.n	800fd80 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d009      	beq.n	800fd6a <UART_AdvFeatureConfig+0x13a>
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd5e:	d004      	beq.n	800fd6a <UART_AdvFeatureConfig+0x13a>
 800fd60:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800fd64:	4849      	ldr	r0, [pc, #292]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fd66:	f7f7 f933 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	689b      	ldr	r3, [r3, #8]
 800fd70:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	430a      	orrs	r2, r1
 800fd7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd84:	f003 0320 	and.w	r3, r3, #32
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d018      	beq.n	800fdbe <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d009      	beq.n	800fda8 <UART_AdvFeatureConfig+0x178>
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd9c:	d004      	beq.n	800fda8 <UART_AdvFeatureConfig+0x178>
 800fd9e:	f640 5175 	movw	r1, #3445	@ 0xd75
 800fda2:	483a      	ldr	r0, [pc, #232]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fda4:	f7f7 f914 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	689b      	ldr	r3, [r3, #8]
 800fdae:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	430a      	orrs	r2, r1
 800fdbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d06c      	beq.n	800fea4 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	4a30      	ldr	r2, [pc, #192]	@ (800fe90 <UART_AdvFeatureConfig+0x260>)
 800fdd0:	4293      	cmp	r3, r2
 800fdd2:	d018      	beq.n	800fe06 <UART_AdvFeatureConfig+0x1d6>
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	4a2e      	ldr	r2, [pc, #184]	@ (800fe94 <UART_AdvFeatureConfig+0x264>)
 800fdda:	4293      	cmp	r3, r2
 800fddc:	d013      	beq.n	800fe06 <UART_AdvFeatureConfig+0x1d6>
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	4a2d      	ldr	r2, [pc, #180]	@ (800fe98 <UART_AdvFeatureConfig+0x268>)
 800fde4:	4293      	cmp	r3, r2
 800fde6:	d00e      	beq.n	800fe06 <UART_AdvFeatureConfig+0x1d6>
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	4a2b      	ldr	r2, [pc, #172]	@ (800fe9c <UART_AdvFeatureConfig+0x26c>)
 800fdee:	4293      	cmp	r3, r2
 800fdf0:	d009      	beq.n	800fe06 <UART_AdvFeatureConfig+0x1d6>
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	4a2a      	ldr	r2, [pc, #168]	@ (800fea0 <UART_AdvFeatureConfig+0x270>)
 800fdf8:	4293      	cmp	r3, r2
 800fdfa:	d004      	beq.n	800fe06 <UART_AdvFeatureConfig+0x1d6>
 800fdfc:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800fe00:	4822      	ldr	r0, [pc, #136]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fe02:	f7f7 f8e5 	bl	8006fd0 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d009      	beq.n	800fe22 <UART_AdvFeatureConfig+0x1f2>
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe16:	d004      	beq.n	800fe22 <UART_AdvFeatureConfig+0x1f2>
 800fe18:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800fe1c:	481b      	ldr	r0, [pc, #108]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fe1e:	f7f7 f8d7 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	685b      	ldr	r3, [r3, #4]
 800fe28:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	430a      	orrs	r2, r1
 800fe36:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe40:	d130      	bne.n	800fea4 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d013      	beq.n	800fe72 <UART_AdvFeatureConfig+0x242>
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800fe52:	d00e      	beq.n	800fe72 <UART_AdvFeatureConfig+0x242>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fe5c:	d009      	beq.n	800fe72 <UART_AdvFeatureConfig+0x242>
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe62:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800fe66:	d004      	beq.n	800fe72 <UART_AdvFeatureConfig+0x242>
 800fe68:	f640 5182 	movw	r1, #3458	@ 0xd82
 800fe6c:	4807      	ldr	r0, [pc, #28]	@ (800fe8c <UART_AdvFeatureConfig+0x25c>)
 800fe6e:	f7f7 f8af 	bl	8006fd0 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	685b      	ldr	r3, [r3, #4]
 800fe78:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	430a      	orrs	r2, r1
 800fe86:	605a      	str	r2, [r3, #4]
 800fe88:	e00c      	b.n	800fea4 <UART_AdvFeatureConfig+0x274>
 800fe8a:	bf00      	nop
 800fe8c:	08011ebc 	.word	0x08011ebc
 800fe90:	40013800 	.word	0x40013800
 800fe94:	40004400 	.word	0x40004400
 800fe98:	40004800 	.word	0x40004800
 800fe9c:	40004c00 	.word	0x40004c00
 800fea0:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800feac:	2b00      	cmp	r3, #0
 800feae:	d018      	beq.n	800fee2 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d009      	beq.n	800fecc <UART_AdvFeatureConfig+0x29c>
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800febc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800fec0:	d004      	beq.n	800fecc <UART_AdvFeatureConfig+0x29c>
 800fec2:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800fec6:	4809      	ldr	r0, [pc, #36]	@ (800feec <UART_AdvFeatureConfig+0x2bc>)
 800fec8:	f7f7 f882 	bl	8006fd0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	430a      	orrs	r2, r1
 800fee0:	605a      	str	r2, [r3, #4]
  }
}
 800fee2:	bf00      	nop
 800fee4:	3708      	adds	r7, #8
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
 800feea:	bf00      	nop
 800feec:	08011ebc 	.word	0x08011ebc

0800fef0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b098      	sub	sp, #96	@ 0x60
 800fef4:	af02      	add	r7, sp, #8
 800fef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	2200      	movs	r2, #0
 800fefc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ff00:	f7f7 fe90 	bl	8007c24 <HAL_GetTick>
 800ff04:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	f003 0308 	and.w	r3, r3, #8
 800ff10:	2b08      	cmp	r3, #8
 800ff12:	d12e      	bne.n	800ff72 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ff14:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ff18:	9300      	str	r3, [sp, #0]
 800ff1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ff22:	6878      	ldr	r0, [r7, #4]
 800ff24:	f000 f88c 	bl	8010040 <UART_WaitOnFlagUntilTimeout>
 800ff28:	4603      	mov	r3, r0
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d021      	beq.n	800ff72 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff36:	e853 3f00 	ldrex	r3, [r3]
 800ff3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ff3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff42:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	461a      	mov	r2, r3
 800ff4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff4c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff4e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ff54:	e841 2300 	strex	r3, r2, [r1]
 800ff58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ff5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d1e6      	bne.n	800ff2e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	2220      	movs	r2, #32
 800ff64:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	2200      	movs	r2, #0
 800ff6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ff6e:	2303      	movs	r3, #3
 800ff70:	e062      	b.n	8010038 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	f003 0304 	and.w	r3, r3, #4
 800ff7c:	2b04      	cmp	r3, #4
 800ff7e:	d149      	bne.n	8010014 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ff80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ff84:	9300      	str	r3, [sp, #0]
 800ff86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff88:	2200      	movs	r2, #0
 800ff8a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f000 f856 	bl	8010040 <UART_WaitOnFlagUntilTimeout>
 800ff94:	4603      	mov	r3, r0
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d03c      	beq.n	8010014 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffa2:	e853 3f00 	ldrex	r3, [r3]
 800ffa6:	623b      	str	r3, [r7, #32]
   return(result);
 800ffa8:	6a3b      	ldr	r3, [r7, #32]
 800ffaa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ffae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	461a      	mov	r2, r3
 800ffb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffb8:	633b      	str	r3, [r7, #48]	@ 0x30
 800ffba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ffbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ffc0:	e841 2300 	strex	r3, r2, [r1]
 800ffc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ffc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d1e6      	bne.n	800ff9a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	3308      	adds	r3, #8
 800ffd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	e853 3f00 	ldrex	r3, [r3]
 800ffda:	60fb      	str	r3, [r7, #12]
   return(result);
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	f023 0301 	bic.w	r3, r3, #1
 800ffe2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	3308      	adds	r3, #8
 800ffea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ffec:	61fa      	str	r2, [r7, #28]
 800ffee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fff0:	69b9      	ldr	r1, [r7, #24]
 800fff2:	69fa      	ldr	r2, [r7, #28]
 800fff4:	e841 2300 	strex	r3, r2, [r1]
 800fff8:	617b      	str	r3, [r7, #20]
   return(result);
 800fffa:	697b      	ldr	r3, [r7, #20]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d1e5      	bne.n	800ffcc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	2220      	movs	r2, #32
 8010004:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	2200      	movs	r2, #0
 801000c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010010:	2303      	movs	r3, #3
 8010012:	e011      	b.n	8010038 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	2220      	movs	r2, #32
 8010018:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	2220      	movs	r2, #32
 801001e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	2200      	movs	r2, #0
 8010026:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	2200      	movs	r2, #0
 801002c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	2200      	movs	r2, #0
 8010032:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010036:	2300      	movs	r3, #0
}
 8010038:	4618      	mov	r0, r3
 801003a:	3758      	adds	r7, #88	@ 0x58
 801003c:	46bd      	mov	sp, r7
 801003e:	bd80      	pop	{r7, pc}

08010040 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010040:	b580      	push	{r7, lr}
 8010042:	b084      	sub	sp, #16
 8010044:	af00      	add	r7, sp, #0
 8010046:	60f8      	str	r0, [r7, #12]
 8010048:	60b9      	str	r1, [r7, #8]
 801004a:	603b      	str	r3, [r7, #0]
 801004c:	4613      	mov	r3, r2
 801004e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010050:	e04f      	b.n	80100f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010052:	69bb      	ldr	r3, [r7, #24]
 8010054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010058:	d04b      	beq.n	80100f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801005a:	f7f7 fde3 	bl	8007c24 <HAL_GetTick>
 801005e:	4602      	mov	r2, r0
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	1ad3      	subs	r3, r2, r3
 8010064:	69ba      	ldr	r2, [r7, #24]
 8010066:	429a      	cmp	r2, r3
 8010068:	d302      	bcc.n	8010070 <UART_WaitOnFlagUntilTimeout+0x30>
 801006a:	69bb      	ldr	r3, [r7, #24]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d101      	bne.n	8010074 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010070:	2303      	movs	r3, #3
 8010072:	e04e      	b.n	8010112 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	f003 0304 	and.w	r3, r3, #4
 801007e:	2b00      	cmp	r3, #0
 8010080:	d037      	beq.n	80100f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010082:	68bb      	ldr	r3, [r7, #8]
 8010084:	2b80      	cmp	r3, #128	@ 0x80
 8010086:	d034      	beq.n	80100f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	2b40      	cmp	r3, #64	@ 0x40
 801008c:	d031      	beq.n	80100f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	69db      	ldr	r3, [r3, #28]
 8010094:	f003 0308 	and.w	r3, r3, #8
 8010098:	2b08      	cmp	r3, #8
 801009a:	d110      	bne.n	80100be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	2208      	movs	r2, #8
 80100a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100a4:	68f8      	ldr	r0, [r7, #12]
 80100a6:	f000 f838 	bl	801011a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	2208      	movs	r2, #8
 80100ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	2200      	movs	r2, #0
 80100b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80100ba:	2301      	movs	r3, #1
 80100bc:	e029      	b.n	8010112 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	69db      	ldr	r3, [r3, #28]
 80100c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80100c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100cc:	d111      	bne.n	80100f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80100d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100d8:	68f8      	ldr	r0, [r7, #12]
 80100da:	f000 f81e 	bl	801011a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	2220      	movs	r2, #32
 80100e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	2200      	movs	r2, #0
 80100ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80100ee:	2303      	movs	r3, #3
 80100f0:	e00f      	b.n	8010112 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	69da      	ldr	r2, [r3, #28]
 80100f8:	68bb      	ldr	r3, [r7, #8]
 80100fa:	4013      	ands	r3, r2
 80100fc:	68ba      	ldr	r2, [r7, #8]
 80100fe:	429a      	cmp	r2, r3
 8010100:	bf0c      	ite	eq
 8010102:	2301      	moveq	r3, #1
 8010104:	2300      	movne	r3, #0
 8010106:	b2db      	uxtb	r3, r3
 8010108:	461a      	mov	r2, r3
 801010a:	79fb      	ldrb	r3, [r7, #7]
 801010c:	429a      	cmp	r2, r3
 801010e:	d0a0      	beq.n	8010052 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010110:	2300      	movs	r3, #0
}
 8010112:	4618      	mov	r0, r3
 8010114:	3710      	adds	r7, #16
 8010116:	46bd      	mov	sp, r7
 8010118:	bd80      	pop	{r7, pc}

0801011a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801011a:	b480      	push	{r7}
 801011c:	b095      	sub	sp, #84	@ 0x54
 801011e:	af00      	add	r7, sp, #0
 8010120:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801012a:	e853 3f00 	ldrex	r3, [r3]
 801012e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010132:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	461a      	mov	r2, r3
 801013e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010140:	643b      	str	r3, [r7, #64]	@ 0x40
 8010142:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010144:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010146:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010148:	e841 2300 	strex	r3, r2, [r1]
 801014c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801014e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010150:	2b00      	cmp	r3, #0
 8010152:	d1e6      	bne.n	8010122 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	3308      	adds	r3, #8
 801015a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801015c:	6a3b      	ldr	r3, [r7, #32]
 801015e:	e853 3f00 	ldrex	r3, [r3]
 8010162:	61fb      	str	r3, [r7, #28]
   return(result);
 8010164:	69fb      	ldr	r3, [r7, #28]
 8010166:	f023 0301 	bic.w	r3, r3, #1
 801016a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	3308      	adds	r3, #8
 8010172:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010174:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010176:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010178:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801017a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801017c:	e841 2300 	strex	r3, r2, [r1]
 8010180:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010184:	2b00      	cmp	r3, #0
 8010186:	d1e5      	bne.n	8010154 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801018c:	2b01      	cmp	r3, #1
 801018e:	d118      	bne.n	80101c2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	e853 3f00 	ldrex	r3, [r3]
 801019c:	60bb      	str	r3, [r7, #8]
   return(result);
 801019e:	68bb      	ldr	r3, [r7, #8]
 80101a0:	f023 0310 	bic.w	r3, r3, #16
 80101a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	461a      	mov	r2, r3
 80101ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80101ae:	61bb      	str	r3, [r7, #24]
 80101b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101b2:	6979      	ldr	r1, [r7, #20]
 80101b4:	69ba      	ldr	r2, [r7, #24]
 80101b6:	e841 2300 	strex	r3, r2, [r1]
 80101ba:	613b      	str	r3, [r7, #16]
   return(result);
 80101bc:	693b      	ldr	r3, [r7, #16]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d1e6      	bne.n	8010190 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	2220      	movs	r2, #32
 80101c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	2200      	movs	r2, #0
 80101ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	2200      	movs	r2, #0
 80101d4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80101d6:	bf00      	nop
 80101d8:	3754      	adds	r7, #84	@ 0x54
 80101da:	46bd      	mov	sp, r7
 80101dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e0:	4770      	bx	lr
	...

080101e4 <calloc>:
 80101e4:	4b02      	ldr	r3, [pc, #8]	@ (80101f0 <calloc+0xc>)
 80101e6:	460a      	mov	r2, r1
 80101e8:	4601      	mov	r1, r0
 80101ea:	6818      	ldr	r0, [r3, #0]
 80101ec:	f000 b802 	b.w	80101f4 <_calloc_r>
 80101f0:	20000030 	.word	0x20000030

080101f4 <_calloc_r>:
 80101f4:	b570      	push	{r4, r5, r6, lr}
 80101f6:	fba1 5402 	umull	r5, r4, r1, r2
 80101fa:	b934      	cbnz	r4, 801020a <_calloc_r+0x16>
 80101fc:	4629      	mov	r1, r5
 80101fe:	f000 f83f 	bl	8010280 <_malloc_r>
 8010202:	4606      	mov	r6, r0
 8010204:	b928      	cbnz	r0, 8010212 <_calloc_r+0x1e>
 8010206:	4630      	mov	r0, r6
 8010208:	bd70      	pop	{r4, r5, r6, pc}
 801020a:	220c      	movs	r2, #12
 801020c:	6002      	str	r2, [r0, #0]
 801020e:	2600      	movs	r6, #0
 8010210:	e7f9      	b.n	8010206 <_calloc_r+0x12>
 8010212:	462a      	mov	r2, r5
 8010214:	4621      	mov	r1, r4
 8010216:	f000 fbb9 	bl	801098c <memset>
 801021a:	e7f4      	b.n	8010206 <_calloc_r+0x12>

0801021c <malloc>:
 801021c:	4b02      	ldr	r3, [pc, #8]	@ (8010228 <malloc+0xc>)
 801021e:	4601      	mov	r1, r0
 8010220:	6818      	ldr	r0, [r3, #0]
 8010222:	f000 b82d 	b.w	8010280 <_malloc_r>
 8010226:	bf00      	nop
 8010228:	20000030 	.word	0x20000030

0801022c <free>:
 801022c:	4b02      	ldr	r3, [pc, #8]	@ (8010238 <free+0xc>)
 801022e:	4601      	mov	r1, r0
 8010230:	6818      	ldr	r0, [r3, #0]
 8010232:	f000 bc45 	b.w	8010ac0 <_free_r>
 8010236:	bf00      	nop
 8010238:	20000030 	.word	0x20000030

0801023c <sbrk_aligned>:
 801023c:	b570      	push	{r4, r5, r6, lr}
 801023e:	4e0f      	ldr	r6, [pc, #60]	@ (801027c <sbrk_aligned+0x40>)
 8010240:	460c      	mov	r4, r1
 8010242:	6831      	ldr	r1, [r6, #0]
 8010244:	4605      	mov	r5, r0
 8010246:	b911      	cbnz	r1, 801024e <sbrk_aligned+0x12>
 8010248:	f000 fbdc 	bl	8010a04 <_sbrk_r>
 801024c:	6030      	str	r0, [r6, #0]
 801024e:	4621      	mov	r1, r4
 8010250:	4628      	mov	r0, r5
 8010252:	f000 fbd7 	bl	8010a04 <_sbrk_r>
 8010256:	1c43      	adds	r3, r0, #1
 8010258:	d103      	bne.n	8010262 <sbrk_aligned+0x26>
 801025a:	f04f 34ff 	mov.w	r4, #4294967295
 801025e:	4620      	mov	r0, r4
 8010260:	bd70      	pop	{r4, r5, r6, pc}
 8010262:	1cc4      	adds	r4, r0, #3
 8010264:	f024 0403 	bic.w	r4, r4, #3
 8010268:	42a0      	cmp	r0, r4
 801026a:	d0f8      	beq.n	801025e <sbrk_aligned+0x22>
 801026c:	1a21      	subs	r1, r4, r0
 801026e:	4628      	mov	r0, r5
 8010270:	f000 fbc8 	bl	8010a04 <_sbrk_r>
 8010274:	3001      	adds	r0, #1
 8010276:	d1f2      	bne.n	801025e <sbrk_aligned+0x22>
 8010278:	e7ef      	b.n	801025a <sbrk_aligned+0x1e>
 801027a:	bf00      	nop
 801027c:	200032b8 	.word	0x200032b8

08010280 <_malloc_r>:
 8010280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010284:	1ccd      	adds	r5, r1, #3
 8010286:	f025 0503 	bic.w	r5, r5, #3
 801028a:	3508      	adds	r5, #8
 801028c:	2d0c      	cmp	r5, #12
 801028e:	bf38      	it	cc
 8010290:	250c      	movcc	r5, #12
 8010292:	2d00      	cmp	r5, #0
 8010294:	4606      	mov	r6, r0
 8010296:	db01      	blt.n	801029c <_malloc_r+0x1c>
 8010298:	42a9      	cmp	r1, r5
 801029a:	d904      	bls.n	80102a6 <_malloc_r+0x26>
 801029c:	230c      	movs	r3, #12
 801029e:	6033      	str	r3, [r6, #0]
 80102a0:	2000      	movs	r0, #0
 80102a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801037c <_malloc_r+0xfc>
 80102aa:	f000 f869 	bl	8010380 <__malloc_lock>
 80102ae:	f8d8 3000 	ldr.w	r3, [r8]
 80102b2:	461c      	mov	r4, r3
 80102b4:	bb44      	cbnz	r4, 8010308 <_malloc_r+0x88>
 80102b6:	4629      	mov	r1, r5
 80102b8:	4630      	mov	r0, r6
 80102ba:	f7ff ffbf 	bl	801023c <sbrk_aligned>
 80102be:	1c43      	adds	r3, r0, #1
 80102c0:	4604      	mov	r4, r0
 80102c2:	d158      	bne.n	8010376 <_malloc_r+0xf6>
 80102c4:	f8d8 4000 	ldr.w	r4, [r8]
 80102c8:	4627      	mov	r7, r4
 80102ca:	2f00      	cmp	r7, #0
 80102cc:	d143      	bne.n	8010356 <_malloc_r+0xd6>
 80102ce:	2c00      	cmp	r4, #0
 80102d0:	d04b      	beq.n	801036a <_malloc_r+0xea>
 80102d2:	6823      	ldr	r3, [r4, #0]
 80102d4:	4639      	mov	r1, r7
 80102d6:	4630      	mov	r0, r6
 80102d8:	eb04 0903 	add.w	r9, r4, r3
 80102dc:	f000 fb92 	bl	8010a04 <_sbrk_r>
 80102e0:	4581      	cmp	r9, r0
 80102e2:	d142      	bne.n	801036a <_malloc_r+0xea>
 80102e4:	6821      	ldr	r1, [r4, #0]
 80102e6:	1a6d      	subs	r5, r5, r1
 80102e8:	4629      	mov	r1, r5
 80102ea:	4630      	mov	r0, r6
 80102ec:	f7ff ffa6 	bl	801023c <sbrk_aligned>
 80102f0:	3001      	adds	r0, #1
 80102f2:	d03a      	beq.n	801036a <_malloc_r+0xea>
 80102f4:	6823      	ldr	r3, [r4, #0]
 80102f6:	442b      	add	r3, r5
 80102f8:	6023      	str	r3, [r4, #0]
 80102fa:	f8d8 3000 	ldr.w	r3, [r8]
 80102fe:	685a      	ldr	r2, [r3, #4]
 8010300:	bb62      	cbnz	r2, 801035c <_malloc_r+0xdc>
 8010302:	f8c8 7000 	str.w	r7, [r8]
 8010306:	e00f      	b.n	8010328 <_malloc_r+0xa8>
 8010308:	6822      	ldr	r2, [r4, #0]
 801030a:	1b52      	subs	r2, r2, r5
 801030c:	d420      	bmi.n	8010350 <_malloc_r+0xd0>
 801030e:	2a0b      	cmp	r2, #11
 8010310:	d917      	bls.n	8010342 <_malloc_r+0xc2>
 8010312:	1961      	adds	r1, r4, r5
 8010314:	42a3      	cmp	r3, r4
 8010316:	6025      	str	r5, [r4, #0]
 8010318:	bf18      	it	ne
 801031a:	6059      	strne	r1, [r3, #4]
 801031c:	6863      	ldr	r3, [r4, #4]
 801031e:	bf08      	it	eq
 8010320:	f8c8 1000 	streq.w	r1, [r8]
 8010324:	5162      	str	r2, [r4, r5]
 8010326:	604b      	str	r3, [r1, #4]
 8010328:	4630      	mov	r0, r6
 801032a:	f000 f82f 	bl	801038c <__malloc_unlock>
 801032e:	f104 000b 	add.w	r0, r4, #11
 8010332:	1d23      	adds	r3, r4, #4
 8010334:	f020 0007 	bic.w	r0, r0, #7
 8010338:	1ac2      	subs	r2, r0, r3
 801033a:	bf1c      	itt	ne
 801033c:	1a1b      	subne	r3, r3, r0
 801033e:	50a3      	strne	r3, [r4, r2]
 8010340:	e7af      	b.n	80102a2 <_malloc_r+0x22>
 8010342:	6862      	ldr	r2, [r4, #4]
 8010344:	42a3      	cmp	r3, r4
 8010346:	bf0c      	ite	eq
 8010348:	f8c8 2000 	streq.w	r2, [r8]
 801034c:	605a      	strne	r2, [r3, #4]
 801034e:	e7eb      	b.n	8010328 <_malloc_r+0xa8>
 8010350:	4623      	mov	r3, r4
 8010352:	6864      	ldr	r4, [r4, #4]
 8010354:	e7ae      	b.n	80102b4 <_malloc_r+0x34>
 8010356:	463c      	mov	r4, r7
 8010358:	687f      	ldr	r7, [r7, #4]
 801035a:	e7b6      	b.n	80102ca <_malloc_r+0x4a>
 801035c:	461a      	mov	r2, r3
 801035e:	685b      	ldr	r3, [r3, #4]
 8010360:	42a3      	cmp	r3, r4
 8010362:	d1fb      	bne.n	801035c <_malloc_r+0xdc>
 8010364:	2300      	movs	r3, #0
 8010366:	6053      	str	r3, [r2, #4]
 8010368:	e7de      	b.n	8010328 <_malloc_r+0xa8>
 801036a:	230c      	movs	r3, #12
 801036c:	6033      	str	r3, [r6, #0]
 801036e:	4630      	mov	r0, r6
 8010370:	f000 f80c 	bl	801038c <__malloc_unlock>
 8010374:	e794      	b.n	80102a0 <_malloc_r+0x20>
 8010376:	6005      	str	r5, [r0, #0]
 8010378:	e7d6      	b.n	8010328 <_malloc_r+0xa8>
 801037a:	bf00      	nop
 801037c:	200032bc 	.word	0x200032bc

08010380 <__malloc_lock>:
 8010380:	4801      	ldr	r0, [pc, #4]	@ (8010388 <__malloc_lock+0x8>)
 8010382:	f000 bb8c 	b.w	8010a9e <__retarget_lock_acquire_recursive>
 8010386:	bf00      	nop
 8010388:	20003400 	.word	0x20003400

0801038c <__malloc_unlock>:
 801038c:	4801      	ldr	r0, [pc, #4]	@ (8010394 <__malloc_unlock+0x8>)
 801038e:	f000 bb87 	b.w	8010aa0 <__retarget_lock_release_recursive>
 8010392:	bf00      	nop
 8010394:	20003400 	.word	0x20003400

08010398 <std>:
 8010398:	2300      	movs	r3, #0
 801039a:	b510      	push	{r4, lr}
 801039c:	4604      	mov	r4, r0
 801039e:	e9c0 3300 	strd	r3, r3, [r0]
 80103a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80103a6:	6083      	str	r3, [r0, #8]
 80103a8:	8181      	strh	r1, [r0, #12]
 80103aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80103ac:	81c2      	strh	r2, [r0, #14]
 80103ae:	6183      	str	r3, [r0, #24]
 80103b0:	4619      	mov	r1, r3
 80103b2:	2208      	movs	r2, #8
 80103b4:	305c      	adds	r0, #92	@ 0x5c
 80103b6:	f000 fae9 	bl	801098c <memset>
 80103ba:	4b0d      	ldr	r3, [pc, #52]	@ (80103f0 <std+0x58>)
 80103bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80103be:	4b0d      	ldr	r3, [pc, #52]	@ (80103f4 <std+0x5c>)
 80103c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80103c2:	4b0d      	ldr	r3, [pc, #52]	@ (80103f8 <std+0x60>)
 80103c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80103c6:	4b0d      	ldr	r3, [pc, #52]	@ (80103fc <std+0x64>)
 80103c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80103ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010400 <std+0x68>)
 80103cc:	6224      	str	r4, [r4, #32]
 80103ce:	429c      	cmp	r4, r3
 80103d0:	d006      	beq.n	80103e0 <std+0x48>
 80103d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80103d6:	4294      	cmp	r4, r2
 80103d8:	d002      	beq.n	80103e0 <std+0x48>
 80103da:	33d0      	adds	r3, #208	@ 0xd0
 80103dc:	429c      	cmp	r4, r3
 80103de:	d105      	bne.n	80103ec <std+0x54>
 80103e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80103e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103e8:	f000 bb58 	b.w	8010a9c <__retarget_lock_init_recursive>
 80103ec:	bd10      	pop	{r4, pc}
 80103ee:	bf00      	nop
 80103f0:	08010765 	.word	0x08010765
 80103f4:	08010787 	.word	0x08010787
 80103f8:	080107bf 	.word	0x080107bf
 80103fc:	080107e3 	.word	0x080107e3
 8010400:	200032c0 	.word	0x200032c0

08010404 <stdio_exit_handler>:
 8010404:	4a02      	ldr	r2, [pc, #8]	@ (8010410 <stdio_exit_handler+0xc>)
 8010406:	4903      	ldr	r1, [pc, #12]	@ (8010414 <stdio_exit_handler+0x10>)
 8010408:	4803      	ldr	r0, [pc, #12]	@ (8010418 <stdio_exit_handler+0x14>)
 801040a:	f000 b869 	b.w	80104e0 <_fwalk_sglue>
 801040e:	bf00      	nop
 8010410:	20000024 	.word	0x20000024
 8010414:	080114a9 	.word	0x080114a9
 8010418:	20000034 	.word	0x20000034

0801041c <cleanup_stdio>:
 801041c:	6841      	ldr	r1, [r0, #4]
 801041e:	4b0c      	ldr	r3, [pc, #48]	@ (8010450 <cleanup_stdio+0x34>)
 8010420:	4299      	cmp	r1, r3
 8010422:	b510      	push	{r4, lr}
 8010424:	4604      	mov	r4, r0
 8010426:	d001      	beq.n	801042c <cleanup_stdio+0x10>
 8010428:	f001 f83e 	bl	80114a8 <_fflush_r>
 801042c:	68a1      	ldr	r1, [r4, #8]
 801042e:	4b09      	ldr	r3, [pc, #36]	@ (8010454 <cleanup_stdio+0x38>)
 8010430:	4299      	cmp	r1, r3
 8010432:	d002      	beq.n	801043a <cleanup_stdio+0x1e>
 8010434:	4620      	mov	r0, r4
 8010436:	f001 f837 	bl	80114a8 <_fflush_r>
 801043a:	68e1      	ldr	r1, [r4, #12]
 801043c:	4b06      	ldr	r3, [pc, #24]	@ (8010458 <cleanup_stdio+0x3c>)
 801043e:	4299      	cmp	r1, r3
 8010440:	d004      	beq.n	801044c <cleanup_stdio+0x30>
 8010442:	4620      	mov	r0, r4
 8010444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010448:	f001 b82e 	b.w	80114a8 <_fflush_r>
 801044c:	bd10      	pop	{r4, pc}
 801044e:	bf00      	nop
 8010450:	200032c0 	.word	0x200032c0
 8010454:	20003328 	.word	0x20003328
 8010458:	20003390 	.word	0x20003390

0801045c <global_stdio_init.part.0>:
 801045c:	b510      	push	{r4, lr}
 801045e:	4b0b      	ldr	r3, [pc, #44]	@ (801048c <global_stdio_init.part.0+0x30>)
 8010460:	4c0b      	ldr	r4, [pc, #44]	@ (8010490 <global_stdio_init.part.0+0x34>)
 8010462:	4a0c      	ldr	r2, [pc, #48]	@ (8010494 <global_stdio_init.part.0+0x38>)
 8010464:	601a      	str	r2, [r3, #0]
 8010466:	4620      	mov	r0, r4
 8010468:	2200      	movs	r2, #0
 801046a:	2104      	movs	r1, #4
 801046c:	f7ff ff94 	bl	8010398 <std>
 8010470:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010474:	2201      	movs	r2, #1
 8010476:	2109      	movs	r1, #9
 8010478:	f7ff ff8e 	bl	8010398 <std>
 801047c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010480:	2202      	movs	r2, #2
 8010482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010486:	2112      	movs	r1, #18
 8010488:	f7ff bf86 	b.w	8010398 <std>
 801048c:	200033f8 	.word	0x200033f8
 8010490:	200032c0 	.word	0x200032c0
 8010494:	08010405 	.word	0x08010405

08010498 <__sfp_lock_acquire>:
 8010498:	4801      	ldr	r0, [pc, #4]	@ (80104a0 <__sfp_lock_acquire+0x8>)
 801049a:	f000 bb00 	b.w	8010a9e <__retarget_lock_acquire_recursive>
 801049e:	bf00      	nop
 80104a0:	20003401 	.word	0x20003401

080104a4 <__sfp_lock_release>:
 80104a4:	4801      	ldr	r0, [pc, #4]	@ (80104ac <__sfp_lock_release+0x8>)
 80104a6:	f000 bafb 	b.w	8010aa0 <__retarget_lock_release_recursive>
 80104aa:	bf00      	nop
 80104ac:	20003401 	.word	0x20003401

080104b0 <__sinit>:
 80104b0:	b510      	push	{r4, lr}
 80104b2:	4604      	mov	r4, r0
 80104b4:	f7ff fff0 	bl	8010498 <__sfp_lock_acquire>
 80104b8:	6a23      	ldr	r3, [r4, #32]
 80104ba:	b11b      	cbz	r3, 80104c4 <__sinit+0x14>
 80104bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104c0:	f7ff bff0 	b.w	80104a4 <__sfp_lock_release>
 80104c4:	4b04      	ldr	r3, [pc, #16]	@ (80104d8 <__sinit+0x28>)
 80104c6:	6223      	str	r3, [r4, #32]
 80104c8:	4b04      	ldr	r3, [pc, #16]	@ (80104dc <__sinit+0x2c>)
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d1f5      	bne.n	80104bc <__sinit+0xc>
 80104d0:	f7ff ffc4 	bl	801045c <global_stdio_init.part.0>
 80104d4:	e7f2      	b.n	80104bc <__sinit+0xc>
 80104d6:	bf00      	nop
 80104d8:	0801041d 	.word	0x0801041d
 80104dc:	200033f8 	.word	0x200033f8

080104e0 <_fwalk_sglue>:
 80104e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104e4:	4607      	mov	r7, r0
 80104e6:	4688      	mov	r8, r1
 80104e8:	4614      	mov	r4, r2
 80104ea:	2600      	movs	r6, #0
 80104ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80104f0:	f1b9 0901 	subs.w	r9, r9, #1
 80104f4:	d505      	bpl.n	8010502 <_fwalk_sglue+0x22>
 80104f6:	6824      	ldr	r4, [r4, #0]
 80104f8:	2c00      	cmp	r4, #0
 80104fa:	d1f7      	bne.n	80104ec <_fwalk_sglue+0xc>
 80104fc:	4630      	mov	r0, r6
 80104fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010502:	89ab      	ldrh	r3, [r5, #12]
 8010504:	2b01      	cmp	r3, #1
 8010506:	d907      	bls.n	8010518 <_fwalk_sglue+0x38>
 8010508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801050c:	3301      	adds	r3, #1
 801050e:	d003      	beq.n	8010518 <_fwalk_sglue+0x38>
 8010510:	4629      	mov	r1, r5
 8010512:	4638      	mov	r0, r7
 8010514:	47c0      	blx	r8
 8010516:	4306      	orrs	r6, r0
 8010518:	3568      	adds	r5, #104	@ 0x68
 801051a:	e7e9      	b.n	80104f0 <_fwalk_sglue+0x10>

0801051c <iprintf>:
 801051c:	b40f      	push	{r0, r1, r2, r3}
 801051e:	b507      	push	{r0, r1, r2, lr}
 8010520:	4906      	ldr	r1, [pc, #24]	@ (801053c <iprintf+0x20>)
 8010522:	ab04      	add	r3, sp, #16
 8010524:	6808      	ldr	r0, [r1, #0]
 8010526:	f853 2b04 	ldr.w	r2, [r3], #4
 801052a:	6881      	ldr	r1, [r0, #8]
 801052c:	9301      	str	r3, [sp, #4]
 801052e:	f000 fc93 	bl	8010e58 <_vfiprintf_r>
 8010532:	b003      	add	sp, #12
 8010534:	f85d eb04 	ldr.w	lr, [sp], #4
 8010538:	b004      	add	sp, #16
 801053a:	4770      	bx	lr
 801053c:	20000030 	.word	0x20000030

08010540 <_puts_r>:
 8010540:	6a03      	ldr	r3, [r0, #32]
 8010542:	b570      	push	{r4, r5, r6, lr}
 8010544:	6884      	ldr	r4, [r0, #8]
 8010546:	4605      	mov	r5, r0
 8010548:	460e      	mov	r6, r1
 801054a:	b90b      	cbnz	r3, 8010550 <_puts_r+0x10>
 801054c:	f7ff ffb0 	bl	80104b0 <__sinit>
 8010550:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010552:	07db      	lsls	r3, r3, #31
 8010554:	d405      	bmi.n	8010562 <_puts_r+0x22>
 8010556:	89a3      	ldrh	r3, [r4, #12]
 8010558:	0598      	lsls	r0, r3, #22
 801055a:	d402      	bmi.n	8010562 <_puts_r+0x22>
 801055c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801055e:	f000 fa9e 	bl	8010a9e <__retarget_lock_acquire_recursive>
 8010562:	89a3      	ldrh	r3, [r4, #12]
 8010564:	0719      	lsls	r1, r3, #28
 8010566:	d502      	bpl.n	801056e <_puts_r+0x2e>
 8010568:	6923      	ldr	r3, [r4, #16]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d135      	bne.n	80105da <_puts_r+0x9a>
 801056e:	4621      	mov	r1, r4
 8010570:	4628      	mov	r0, r5
 8010572:	f000 f9b5 	bl	80108e0 <__swsetup_r>
 8010576:	b380      	cbz	r0, 80105da <_puts_r+0x9a>
 8010578:	f04f 35ff 	mov.w	r5, #4294967295
 801057c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801057e:	07da      	lsls	r2, r3, #31
 8010580:	d405      	bmi.n	801058e <_puts_r+0x4e>
 8010582:	89a3      	ldrh	r3, [r4, #12]
 8010584:	059b      	lsls	r3, r3, #22
 8010586:	d402      	bmi.n	801058e <_puts_r+0x4e>
 8010588:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801058a:	f000 fa89 	bl	8010aa0 <__retarget_lock_release_recursive>
 801058e:	4628      	mov	r0, r5
 8010590:	bd70      	pop	{r4, r5, r6, pc}
 8010592:	2b00      	cmp	r3, #0
 8010594:	da04      	bge.n	80105a0 <_puts_r+0x60>
 8010596:	69a2      	ldr	r2, [r4, #24]
 8010598:	429a      	cmp	r2, r3
 801059a:	dc17      	bgt.n	80105cc <_puts_r+0x8c>
 801059c:	290a      	cmp	r1, #10
 801059e:	d015      	beq.n	80105cc <_puts_r+0x8c>
 80105a0:	6823      	ldr	r3, [r4, #0]
 80105a2:	1c5a      	adds	r2, r3, #1
 80105a4:	6022      	str	r2, [r4, #0]
 80105a6:	7019      	strb	r1, [r3, #0]
 80105a8:	68a3      	ldr	r3, [r4, #8]
 80105aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80105ae:	3b01      	subs	r3, #1
 80105b0:	60a3      	str	r3, [r4, #8]
 80105b2:	2900      	cmp	r1, #0
 80105b4:	d1ed      	bne.n	8010592 <_puts_r+0x52>
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	da11      	bge.n	80105de <_puts_r+0x9e>
 80105ba:	4622      	mov	r2, r4
 80105bc:	210a      	movs	r1, #10
 80105be:	4628      	mov	r0, r5
 80105c0:	f000 f950 	bl	8010864 <__swbuf_r>
 80105c4:	3001      	adds	r0, #1
 80105c6:	d0d7      	beq.n	8010578 <_puts_r+0x38>
 80105c8:	250a      	movs	r5, #10
 80105ca:	e7d7      	b.n	801057c <_puts_r+0x3c>
 80105cc:	4622      	mov	r2, r4
 80105ce:	4628      	mov	r0, r5
 80105d0:	f000 f948 	bl	8010864 <__swbuf_r>
 80105d4:	3001      	adds	r0, #1
 80105d6:	d1e7      	bne.n	80105a8 <_puts_r+0x68>
 80105d8:	e7ce      	b.n	8010578 <_puts_r+0x38>
 80105da:	3e01      	subs	r6, #1
 80105dc:	e7e4      	b.n	80105a8 <_puts_r+0x68>
 80105de:	6823      	ldr	r3, [r4, #0]
 80105e0:	1c5a      	adds	r2, r3, #1
 80105e2:	6022      	str	r2, [r4, #0]
 80105e4:	220a      	movs	r2, #10
 80105e6:	701a      	strb	r2, [r3, #0]
 80105e8:	e7ee      	b.n	80105c8 <_puts_r+0x88>
	...

080105ec <puts>:
 80105ec:	4b02      	ldr	r3, [pc, #8]	@ (80105f8 <puts+0xc>)
 80105ee:	4601      	mov	r1, r0
 80105f0:	6818      	ldr	r0, [r3, #0]
 80105f2:	f7ff bfa5 	b.w	8010540 <_puts_r>
 80105f6:	bf00      	nop
 80105f8:	20000030 	.word	0x20000030

080105fc <setvbuf>:
 80105fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010600:	461d      	mov	r5, r3
 8010602:	4b57      	ldr	r3, [pc, #348]	@ (8010760 <setvbuf+0x164>)
 8010604:	681f      	ldr	r7, [r3, #0]
 8010606:	4604      	mov	r4, r0
 8010608:	460e      	mov	r6, r1
 801060a:	4690      	mov	r8, r2
 801060c:	b127      	cbz	r7, 8010618 <setvbuf+0x1c>
 801060e:	6a3b      	ldr	r3, [r7, #32]
 8010610:	b913      	cbnz	r3, 8010618 <setvbuf+0x1c>
 8010612:	4638      	mov	r0, r7
 8010614:	f7ff ff4c 	bl	80104b0 <__sinit>
 8010618:	f1b8 0f02 	cmp.w	r8, #2
 801061c:	d006      	beq.n	801062c <setvbuf+0x30>
 801061e:	f1b8 0f01 	cmp.w	r8, #1
 8010622:	f200 809a 	bhi.w	801075a <setvbuf+0x15e>
 8010626:	2d00      	cmp	r5, #0
 8010628:	f2c0 8097 	blt.w	801075a <setvbuf+0x15e>
 801062c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801062e:	07d9      	lsls	r1, r3, #31
 8010630:	d405      	bmi.n	801063e <setvbuf+0x42>
 8010632:	89a3      	ldrh	r3, [r4, #12]
 8010634:	059a      	lsls	r2, r3, #22
 8010636:	d402      	bmi.n	801063e <setvbuf+0x42>
 8010638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801063a:	f000 fa30 	bl	8010a9e <__retarget_lock_acquire_recursive>
 801063e:	4621      	mov	r1, r4
 8010640:	4638      	mov	r0, r7
 8010642:	f000 ff31 	bl	80114a8 <_fflush_r>
 8010646:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010648:	b141      	cbz	r1, 801065c <setvbuf+0x60>
 801064a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801064e:	4299      	cmp	r1, r3
 8010650:	d002      	beq.n	8010658 <setvbuf+0x5c>
 8010652:	4638      	mov	r0, r7
 8010654:	f000 fa34 	bl	8010ac0 <_free_r>
 8010658:	2300      	movs	r3, #0
 801065a:	6363      	str	r3, [r4, #52]	@ 0x34
 801065c:	2300      	movs	r3, #0
 801065e:	61a3      	str	r3, [r4, #24]
 8010660:	6063      	str	r3, [r4, #4]
 8010662:	89a3      	ldrh	r3, [r4, #12]
 8010664:	061b      	lsls	r3, r3, #24
 8010666:	d503      	bpl.n	8010670 <setvbuf+0x74>
 8010668:	6921      	ldr	r1, [r4, #16]
 801066a:	4638      	mov	r0, r7
 801066c:	f000 fa28 	bl	8010ac0 <_free_r>
 8010670:	89a3      	ldrh	r3, [r4, #12]
 8010672:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8010676:	f023 0303 	bic.w	r3, r3, #3
 801067a:	f1b8 0f02 	cmp.w	r8, #2
 801067e:	81a3      	strh	r3, [r4, #12]
 8010680:	d061      	beq.n	8010746 <setvbuf+0x14a>
 8010682:	ab01      	add	r3, sp, #4
 8010684:	466a      	mov	r2, sp
 8010686:	4621      	mov	r1, r4
 8010688:	4638      	mov	r0, r7
 801068a:	f000 ff35 	bl	80114f8 <__swhatbuf_r>
 801068e:	89a3      	ldrh	r3, [r4, #12]
 8010690:	4318      	orrs	r0, r3
 8010692:	81a0      	strh	r0, [r4, #12]
 8010694:	bb2d      	cbnz	r5, 80106e2 <setvbuf+0xe6>
 8010696:	9d00      	ldr	r5, [sp, #0]
 8010698:	4628      	mov	r0, r5
 801069a:	f7ff fdbf 	bl	801021c <malloc>
 801069e:	4606      	mov	r6, r0
 80106a0:	2800      	cmp	r0, #0
 80106a2:	d152      	bne.n	801074a <setvbuf+0x14e>
 80106a4:	f8dd 9000 	ldr.w	r9, [sp]
 80106a8:	45a9      	cmp	r9, r5
 80106aa:	d140      	bne.n	801072e <setvbuf+0x132>
 80106ac:	f04f 35ff 	mov.w	r5, #4294967295
 80106b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106b4:	f043 0202 	orr.w	r2, r3, #2
 80106b8:	81a2      	strh	r2, [r4, #12]
 80106ba:	2200      	movs	r2, #0
 80106bc:	60a2      	str	r2, [r4, #8]
 80106be:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80106c2:	6022      	str	r2, [r4, #0]
 80106c4:	6122      	str	r2, [r4, #16]
 80106c6:	2201      	movs	r2, #1
 80106c8:	6162      	str	r2, [r4, #20]
 80106ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80106cc:	07d6      	lsls	r6, r2, #31
 80106ce:	d404      	bmi.n	80106da <setvbuf+0xde>
 80106d0:	0598      	lsls	r0, r3, #22
 80106d2:	d402      	bmi.n	80106da <setvbuf+0xde>
 80106d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106d6:	f000 f9e3 	bl	8010aa0 <__retarget_lock_release_recursive>
 80106da:	4628      	mov	r0, r5
 80106dc:	b003      	add	sp, #12
 80106de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80106e2:	2e00      	cmp	r6, #0
 80106e4:	d0d8      	beq.n	8010698 <setvbuf+0x9c>
 80106e6:	6a3b      	ldr	r3, [r7, #32]
 80106e8:	b913      	cbnz	r3, 80106f0 <setvbuf+0xf4>
 80106ea:	4638      	mov	r0, r7
 80106ec:	f7ff fee0 	bl	80104b0 <__sinit>
 80106f0:	f1b8 0f01 	cmp.w	r8, #1
 80106f4:	bf08      	it	eq
 80106f6:	89a3      	ldrheq	r3, [r4, #12]
 80106f8:	6026      	str	r6, [r4, #0]
 80106fa:	bf04      	itt	eq
 80106fc:	f043 0301 	orreq.w	r3, r3, #1
 8010700:	81a3      	strheq	r3, [r4, #12]
 8010702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010706:	f013 0208 	ands.w	r2, r3, #8
 801070a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801070e:	d01e      	beq.n	801074e <setvbuf+0x152>
 8010710:	07d9      	lsls	r1, r3, #31
 8010712:	bf41      	itttt	mi
 8010714:	2200      	movmi	r2, #0
 8010716:	426d      	negmi	r5, r5
 8010718:	60a2      	strmi	r2, [r4, #8]
 801071a:	61a5      	strmi	r5, [r4, #24]
 801071c:	bf58      	it	pl
 801071e:	60a5      	strpl	r5, [r4, #8]
 8010720:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010722:	07d2      	lsls	r2, r2, #31
 8010724:	d401      	bmi.n	801072a <setvbuf+0x12e>
 8010726:	059b      	lsls	r3, r3, #22
 8010728:	d513      	bpl.n	8010752 <setvbuf+0x156>
 801072a:	2500      	movs	r5, #0
 801072c:	e7d5      	b.n	80106da <setvbuf+0xde>
 801072e:	4648      	mov	r0, r9
 8010730:	f7ff fd74 	bl	801021c <malloc>
 8010734:	4606      	mov	r6, r0
 8010736:	2800      	cmp	r0, #0
 8010738:	d0b8      	beq.n	80106ac <setvbuf+0xb0>
 801073a:	89a3      	ldrh	r3, [r4, #12]
 801073c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010740:	81a3      	strh	r3, [r4, #12]
 8010742:	464d      	mov	r5, r9
 8010744:	e7cf      	b.n	80106e6 <setvbuf+0xea>
 8010746:	2500      	movs	r5, #0
 8010748:	e7b2      	b.n	80106b0 <setvbuf+0xb4>
 801074a:	46a9      	mov	r9, r5
 801074c:	e7f5      	b.n	801073a <setvbuf+0x13e>
 801074e:	60a2      	str	r2, [r4, #8]
 8010750:	e7e6      	b.n	8010720 <setvbuf+0x124>
 8010752:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010754:	f000 f9a4 	bl	8010aa0 <__retarget_lock_release_recursive>
 8010758:	e7e7      	b.n	801072a <setvbuf+0x12e>
 801075a:	f04f 35ff 	mov.w	r5, #4294967295
 801075e:	e7bc      	b.n	80106da <setvbuf+0xde>
 8010760:	20000030 	.word	0x20000030

08010764 <__sread>:
 8010764:	b510      	push	{r4, lr}
 8010766:	460c      	mov	r4, r1
 8010768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801076c:	f000 f938 	bl	80109e0 <_read_r>
 8010770:	2800      	cmp	r0, #0
 8010772:	bfab      	itete	ge
 8010774:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010776:	89a3      	ldrhlt	r3, [r4, #12]
 8010778:	181b      	addge	r3, r3, r0
 801077a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801077e:	bfac      	ite	ge
 8010780:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010782:	81a3      	strhlt	r3, [r4, #12]
 8010784:	bd10      	pop	{r4, pc}

08010786 <__swrite>:
 8010786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801078a:	461f      	mov	r7, r3
 801078c:	898b      	ldrh	r3, [r1, #12]
 801078e:	05db      	lsls	r3, r3, #23
 8010790:	4605      	mov	r5, r0
 8010792:	460c      	mov	r4, r1
 8010794:	4616      	mov	r6, r2
 8010796:	d505      	bpl.n	80107a4 <__swrite+0x1e>
 8010798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801079c:	2302      	movs	r3, #2
 801079e:	2200      	movs	r2, #0
 80107a0:	f000 f90c 	bl	80109bc <_lseek_r>
 80107a4:	89a3      	ldrh	r3, [r4, #12]
 80107a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80107ae:	81a3      	strh	r3, [r4, #12]
 80107b0:	4632      	mov	r2, r6
 80107b2:	463b      	mov	r3, r7
 80107b4:	4628      	mov	r0, r5
 80107b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107ba:	f000 b933 	b.w	8010a24 <_write_r>

080107be <__sseek>:
 80107be:	b510      	push	{r4, lr}
 80107c0:	460c      	mov	r4, r1
 80107c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107c6:	f000 f8f9 	bl	80109bc <_lseek_r>
 80107ca:	1c43      	adds	r3, r0, #1
 80107cc:	89a3      	ldrh	r3, [r4, #12]
 80107ce:	bf15      	itete	ne
 80107d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80107d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80107d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80107da:	81a3      	strheq	r3, [r4, #12]
 80107dc:	bf18      	it	ne
 80107de:	81a3      	strhne	r3, [r4, #12]
 80107e0:	bd10      	pop	{r4, pc}

080107e2 <__sclose>:
 80107e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107e6:	f000 b8d9 	b.w	801099c <_close_r>

080107ea <_vsniprintf_r>:
 80107ea:	b530      	push	{r4, r5, lr}
 80107ec:	4614      	mov	r4, r2
 80107ee:	2c00      	cmp	r4, #0
 80107f0:	b09b      	sub	sp, #108	@ 0x6c
 80107f2:	4605      	mov	r5, r0
 80107f4:	461a      	mov	r2, r3
 80107f6:	da05      	bge.n	8010804 <_vsniprintf_r+0x1a>
 80107f8:	238b      	movs	r3, #139	@ 0x8b
 80107fa:	6003      	str	r3, [r0, #0]
 80107fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010800:	b01b      	add	sp, #108	@ 0x6c
 8010802:	bd30      	pop	{r4, r5, pc}
 8010804:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010808:	f8ad 300c 	strh.w	r3, [sp, #12]
 801080c:	f04f 0300 	mov.w	r3, #0
 8010810:	9319      	str	r3, [sp, #100]	@ 0x64
 8010812:	bf14      	ite	ne
 8010814:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010818:	4623      	moveq	r3, r4
 801081a:	9302      	str	r3, [sp, #8]
 801081c:	9305      	str	r3, [sp, #20]
 801081e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010822:	9100      	str	r1, [sp, #0]
 8010824:	9104      	str	r1, [sp, #16]
 8010826:	f8ad 300e 	strh.w	r3, [sp, #14]
 801082a:	4669      	mov	r1, sp
 801082c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801082e:	f000 f9ed 	bl	8010c0c <_svfiprintf_r>
 8010832:	1c43      	adds	r3, r0, #1
 8010834:	bfbc      	itt	lt
 8010836:	238b      	movlt	r3, #139	@ 0x8b
 8010838:	602b      	strlt	r3, [r5, #0]
 801083a:	2c00      	cmp	r4, #0
 801083c:	d0e0      	beq.n	8010800 <_vsniprintf_r+0x16>
 801083e:	9b00      	ldr	r3, [sp, #0]
 8010840:	2200      	movs	r2, #0
 8010842:	701a      	strb	r2, [r3, #0]
 8010844:	e7dc      	b.n	8010800 <_vsniprintf_r+0x16>
	...

08010848 <vsniprintf>:
 8010848:	b507      	push	{r0, r1, r2, lr}
 801084a:	9300      	str	r3, [sp, #0]
 801084c:	4613      	mov	r3, r2
 801084e:	460a      	mov	r2, r1
 8010850:	4601      	mov	r1, r0
 8010852:	4803      	ldr	r0, [pc, #12]	@ (8010860 <vsniprintf+0x18>)
 8010854:	6800      	ldr	r0, [r0, #0]
 8010856:	f7ff ffc8 	bl	80107ea <_vsniprintf_r>
 801085a:	b003      	add	sp, #12
 801085c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010860:	20000030 	.word	0x20000030

08010864 <__swbuf_r>:
 8010864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010866:	460e      	mov	r6, r1
 8010868:	4614      	mov	r4, r2
 801086a:	4605      	mov	r5, r0
 801086c:	b118      	cbz	r0, 8010876 <__swbuf_r+0x12>
 801086e:	6a03      	ldr	r3, [r0, #32]
 8010870:	b90b      	cbnz	r3, 8010876 <__swbuf_r+0x12>
 8010872:	f7ff fe1d 	bl	80104b0 <__sinit>
 8010876:	69a3      	ldr	r3, [r4, #24]
 8010878:	60a3      	str	r3, [r4, #8]
 801087a:	89a3      	ldrh	r3, [r4, #12]
 801087c:	071a      	lsls	r2, r3, #28
 801087e:	d501      	bpl.n	8010884 <__swbuf_r+0x20>
 8010880:	6923      	ldr	r3, [r4, #16]
 8010882:	b943      	cbnz	r3, 8010896 <__swbuf_r+0x32>
 8010884:	4621      	mov	r1, r4
 8010886:	4628      	mov	r0, r5
 8010888:	f000 f82a 	bl	80108e0 <__swsetup_r>
 801088c:	b118      	cbz	r0, 8010896 <__swbuf_r+0x32>
 801088e:	f04f 37ff 	mov.w	r7, #4294967295
 8010892:	4638      	mov	r0, r7
 8010894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010896:	6823      	ldr	r3, [r4, #0]
 8010898:	6922      	ldr	r2, [r4, #16]
 801089a:	1a98      	subs	r0, r3, r2
 801089c:	6963      	ldr	r3, [r4, #20]
 801089e:	b2f6      	uxtb	r6, r6
 80108a0:	4283      	cmp	r3, r0
 80108a2:	4637      	mov	r7, r6
 80108a4:	dc05      	bgt.n	80108b2 <__swbuf_r+0x4e>
 80108a6:	4621      	mov	r1, r4
 80108a8:	4628      	mov	r0, r5
 80108aa:	f000 fdfd 	bl	80114a8 <_fflush_r>
 80108ae:	2800      	cmp	r0, #0
 80108b0:	d1ed      	bne.n	801088e <__swbuf_r+0x2a>
 80108b2:	68a3      	ldr	r3, [r4, #8]
 80108b4:	3b01      	subs	r3, #1
 80108b6:	60a3      	str	r3, [r4, #8]
 80108b8:	6823      	ldr	r3, [r4, #0]
 80108ba:	1c5a      	adds	r2, r3, #1
 80108bc:	6022      	str	r2, [r4, #0]
 80108be:	701e      	strb	r6, [r3, #0]
 80108c0:	6962      	ldr	r2, [r4, #20]
 80108c2:	1c43      	adds	r3, r0, #1
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d004      	beq.n	80108d2 <__swbuf_r+0x6e>
 80108c8:	89a3      	ldrh	r3, [r4, #12]
 80108ca:	07db      	lsls	r3, r3, #31
 80108cc:	d5e1      	bpl.n	8010892 <__swbuf_r+0x2e>
 80108ce:	2e0a      	cmp	r6, #10
 80108d0:	d1df      	bne.n	8010892 <__swbuf_r+0x2e>
 80108d2:	4621      	mov	r1, r4
 80108d4:	4628      	mov	r0, r5
 80108d6:	f000 fde7 	bl	80114a8 <_fflush_r>
 80108da:	2800      	cmp	r0, #0
 80108dc:	d0d9      	beq.n	8010892 <__swbuf_r+0x2e>
 80108de:	e7d6      	b.n	801088e <__swbuf_r+0x2a>

080108e0 <__swsetup_r>:
 80108e0:	b538      	push	{r3, r4, r5, lr}
 80108e2:	4b29      	ldr	r3, [pc, #164]	@ (8010988 <__swsetup_r+0xa8>)
 80108e4:	4605      	mov	r5, r0
 80108e6:	6818      	ldr	r0, [r3, #0]
 80108e8:	460c      	mov	r4, r1
 80108ea:	b118      	cbz	r0, 80108f4 <__swsetup_r+0x14>
 80108ec:	6a03      	ldr	r3, [r0, #32]
 80108ee:	b90b      	cbnz	r3, 80108f4 <__swsetup_r+0x14>
 80108f0:	f7ff fdde 	bl	80104b0 <__sinit>
 80108f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108f8:	0719      	lsls	r1, r3, #28
 80108fa:	d422      	bmi.n	8010942 <__swsetup_r+0x62>
 80108fc:	06da      	lsls	r2, r3, #27
 80108fe:	d407      	bmi.n	8010910 <__swsetup_r+0x30>
 8010900:	2209      	movs	r2, #9
 8010902:	602a      	str	r2, [r5, #0]
 8010904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010908:	81a3      	strh	r3, [r4, #12]
 801090a:	f04f 30ff 	mov.w	r0, #4294967295
 801090e:	e033      	b.n	8010978 <__swsetup_r+0x98>
 8010910:	0758      	lsls	r0, r3, #29
 8010912:	d512      	bpl.n	801093a <__swsetup_r+0x5a>
 8010914:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010916:	b141      	cbz	r1, 801092a <__swsetup_r+0x4a>
 8010918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801091c:	4299      	cmp	r1, r3
 801091e:	d002      	beq.n	8010926 <__swsetup_r+0x46>
 8010920:	4628      	mov	r0, r5
 8010922:	f000 f8cd 	bl	8010ac0 <_free_r>
 8010926:	2300      	movs	r3, #0
 8010928:	6363      	str	r3, [r4, #52]	@ 0x34
 801092a:	89a3      	ldrh	r3, [r4, #12]
 801092c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010930:	81a3      	strh	r3, [r4, #12]
 8010932:	2300      	movs	r3, #0
 8010934:	6063      	str	r3, [r4, #4]
 8010936:	6923      	ldr	r3, [r4, #16]
 8010938:	6023      	str	r3, [r4, #0]
 801093a:	89a3      	ldrh	r3, [r4, #12]
 801093c:	f043 0308 	orr.w	r3, r3, #8
 8010940:	81a3      	strh	r3, [r4, #12]
 8010942:	6923      	ldr	r3, [r4, #16]
 8010944:	b94b      	cbnz	r3, 801095a <__swsetup_r+0x7a>
 8010946:	89a3      	ldrh	r3, [r4, #12]
 8010948:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801094c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010950:	d003      	beq.n	801095a <__swsetup_r+0x7a>
 8010952:	4621      	mov	r1, r4
 8010954:	4628      	mov	r0, r5
 8010956:	f000 fdf5 	bl	8011544 <__smakebuf_r>
 801095a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801095e:	f013 0201 	ands.w	r2, r3, #1
 8010962:	d00a      	beq.n	801097a <__swsetup_r+0x9a>
 8010964:	2200      	movs	r2, #0
 8010966:	60a2      	str	r2, [r4, #8]
 8010968:	6962      	ldr	r2, [r4, #20]
 801096a:	4252      	negs	r2, r2
 801096c:	61a2      	str	r2, [r4, #24]
 801096e:	6922      	ldr	r2, [r4, #16]
 8010970:	b942      	cbnz	r2, 8010984 <__swsetup_r+0xa4>
 8010972:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010976:	d1c5      	bne.n	8010904 <__swsetup_r+0x24>
 8010978:	bd38      	pop	{r3, r4, r5, pc}
 801097a:	0799      	lsls	r1, r3, #30
 801097c:	bf58      	it	pl
 801097e:	6962      	ldrpl	r2, [r4, #20]
 8010980:	60a2      	str	r2, [r4, #8]
 8010982:	e7f4      	b.n	801096e <__swsetup_r+0x8e>
 8010984:	2000      	movs	r0, #0
 8010986:	e7f7      	b.n	8010978 <__swsetup_r+0x98>
 8010988:	20000030 	.word	0x20000030

0801098c <memset>:
 801098c:	4402      	add	r2, r0
 801098e:	4603      	mov	r3, r0
 8010990:	4293      	cmp	r3, r2
 8010992:	d100      	bne.n	8010996 <memset+0xa>
 8010994:	4770      	bx	lr
 8010996:	f803 1b01 	strb.w	r1, [r3], #1
 801099a:	e7f9      	b.n	8010990 <memset+0x4>

0801099c <_close_r>:
 801099c:	b538      	push	{r3, r4, r5, lr}
 801099e:	4d06      	ldr	r5, [pc, #24]	@ (80109b8 <_close_r+0x1c>)
 80109a0:	2300      	movs	r3, #0
 80109a2:	4604      	mov	r4, r0
 80109a4:	4608      	mov	r0, r1
 80109a6:	602b      	str	r3, [r5, #0]
 80109a8:	f7f6 fcc6 	bl	8007338 <_close>
 80109ac:	1c43      	adds	r3, r0, #1
 80109ae:	d102      	bne.n	80109b6 <_close_r+0x1a>
 80109b0:	682b      	ldr	r3, [r5, #0]
 80109b2:	b103      	cbz	r3, 80109b6 <_close_r+0x1a>
 80109b4:	6023      	str	r3, [r4, #0]
 80109b6:	bd38      	pop	{r3, r4, r5, pc}
 80109b8:	200033fc 	.word	0x200033fc

080109bc <_lseek_r>:
 80109bc:	b538      	push	{r3, r4, r5, lr}
 80109be:	4d07      	ldr	r5, [pc, #28]	@ (80109dc <_lseek_r+0x20>)
 80109c0:	4604      	mov	r4, r0
 80109c2:	4608      	mov	r0, r1
 80109c4:	4611      	mov	r1, r2
 80109c6:	2200      	movs	r2, #0
 80109c8:	602a      	str	r2, [r5, #0]
 80109ca:	461a      	mov	r2, r3
 80109cc:	f7f6 fcdb 	bl	8007386 <_lseek>
 80109d0:	1c43      	adds	r3, r0, #1
 80109d2:	d102      	bne.n	80109da <_lseek_r+0x1e>
 80109d4:	682b      	ldr	r3, [r5, #0]
 80109d6:	b103      	cbz	r3, 80109da <_lseek_r+0x1e>
 80109d8:	6023      	str	r3, [r4, #0]
 80109da:	bd38      	pop	{r3, r4, r5, pc}
 80109dc:	200033fc 	.word	0x200033fc

080109e0 <_read_r>:
 80109e0:	b538      	push	{r3, r4, r5, lr}
 80109e2:	4d07      	ldr	r5, [pc, #28]	@ (8010a00 <_read_r+0x20>)
 80109e4:	4604      	mov	r4, r0
 80109e6:	4608      	mov	r0, r1
 80109e8:	4611      	mov	r1, r2
 80109ea:	2200      	movs	r2, #0
 80109ec:	602a      	str	r2, [r5, #0]
 80109ee:	461a      	mov	r2, r3
 80109f0:	f7f6 fc85 	bl	80072fe <_read>
 80109f4:	1c43      	adds	r3, r0, #1
 80109f6:	d102      	bne.n	80109fe <_read_r+0x1e>
 80109f8:	682b      	ldr	r3, [r5, #0]
 80109fa:	b103      	cbz	r3, 80109fe <_read_r+0x1e>
 80109fc:	6023      	str	r3, [r4, #0]
 80109fe:	bd38      	pop	{r3, r4, r5, pc}
 8010a00:	200033fc 	.word	0x200033fc

08010a04 <_sbrk_r>:
 8010a04:	b538      	push	{r3, r4, r5, lr}
 8010a06:	4d06      	ldr	r5, [pc, #24]	@ (8010a20 <_sbrk_r+0x1c>)
 8010a08:	2300      	movs	r3, #0
 8010a0a:	4604      	mov	r4, r0
 8010a0c:	4608      	mov	r0, r1
 8010a0e:	602b      	str	r3, [r5, #0]
 8010a10:	f7f6 fcc6 	bl	80073a0 <_sbrk>
 8010a14:	1c43      	adds	r3, r0, #1
 8010a16:	d102      	bne.n	8010a1e <_sbrk_r+0x1a>
 8010a18:	682b      	ldr	r3, [r5, #0]
 8010a1a:	b103      	cbz	r3, 8010a1e <_sbrk_r+0x1a>
 8010a1c:	6023      	str	r3, [r4, #0]
 8010a1e:	bd38      	pop	{r3, r4, r5, pc}
 8010a20:	200033fc 	.word	0x200033fc

08010a24 <_write_r>:
 8010a24:	b538      	push	{r3, r4, r5, lr}
 8010a26:	4d07      	ldr	r5, [pc, #28]	@ (8010a44 <_write_r+0x20>)
 8010a28:	4604      	mov	r4, r0
 8010a2a:	4608      	mov	r0, r1
 8010a2c:	4611      	mov	r1, r2
 8010a2e:	2200      	movs	r2, #0
 8010a30:	602a      	str	r2, [r5, #0]
 8010a32:	461a      	mov	r2, r3
 8010a34:	f7f1 fff8 	bl	8002a28 <_write>
 8010a38:	1c43      	adds	r3, r0, #1
 8010a3a:	d102      	bne.n	8010a42 <_write_r+0x1e>
 8010a3c:	682b      	ldr	r3, [r5, #0]
 8010a3e:	b103      	cbz	r3, 8010a42 <_write_r+0x1e>
 8010a40:	6023      	str	r3, [r4, #0]
 8010a42:	bd38      	pop	{r3, r4, r5, pc}
 8010a44:	200033fc 	.word	0x200033fc

08010a48 <__errno>:
 8010a48:	4b01      	ldr	r3, [pc, #4]	@ (8010a50 <__errno+0x8>)
 8010a4a:	6818      	ldr	r0, [r3, #0]
 8010a4c:	4770      	bx	lr
 8010a4e:	bf00      	nop
 8010a50:	20000030 	.word	0x20000030

08010a54 <__libc_init_array>:
 8010a54:	b570      	push	{r4, r5, r6, lr}
 8010a56:	4d0d      	ldr	r5, [pc, #52]	@ (8010a8c <__libc_init_array+0x38>)
 8010a58:	4c0d      	ldr	r4, [pc, #52]	@ (8010a90 <__libc_init_array+0x3c>)
 8010a5a:	1b64      	subs	r4, r4, r5
 8010a5c:	10a4      	asrs	r4, r4, #2
 8010a5e:	2600      	movs	r6, #0
 8010a60:	42a6      	cmp	r6, r4
 8010a62:	d109      	bne.n	8010a78 <__libc_init_array+0x24>
 8010a64:	4d0b      	ldr	r5, [pc, #44]	@ (8010a94 <__libc_init_array+0x40>)
 8010a66:	4c0c      	ldr	r4, [pc, #48]	@ (8010a98 <__libc_init_array+0x44>)
 8010a68:	f000 fe1a 	bl	80116a0 <_init>
 8010a6c:	1b64      	subs	r4, r4, r5
 8010a6e:	10a4      	asrs	r4, r4, #2
 8010a70:	2600      	movs	r6, #0
 8010a72:	42a6      	cmp	r6, r4
 8010a74:	d105      	bne.n	8010a82 <__libc_init_array+0x2e>
 8010a76:	bd70      	pop	{r4, r5, r6, pc}
 8010a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a7c:	4798      	blx	r3
 8010a7e:	3601      	adds	r6, #1
 8010a80:	e7ee      	b.n	8010a60 <__libc_init_array+0xc>
 8010a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a86:	4798      	blx	r3
 8010a88:	3601      	adds	r6, #1
 8010a8a:	e7f2      	b.n	8010a72 <__libc_init_array+0x1e>
 8010a8c:	08012014 	.word	0x08012014
 8010a90:	08012014 	.word	0x08012014
 8010a94:	08012014 	.word	0x08012014
 8010a98:	08012018 	.word	0x08012018

08010a9c <__retarget_lock_init_recursive>:
 8010a9c:	4770      	bx	lr

08010a9e <__retarget_lock_acquire_recursive>:
 8010a9e:	4770      	bx	lr

08010aa0 <__retarget_lock_release_recursive>:
 8010aa0:	4770      	bx	lr

08010aa2 <memcpy>:
 8010aa2:	440a      	add	r2, r1
 8010aa4:	4291      	cmp	r1, r2
 8010aa6:	f100 33ff 	add.w	r3, r0, #4294967295
 8010aaa:	d100      	bne.n	8010aae <memcpy+0xc>
 8010aac:	4770      	bx	lr
 8010aae:	b510      	push	{r4, lr}
 8010ab0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ab4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ab8:	4291      	cmp	r1, r2
 8010aba:	d1f9      	bne.n	8010ab0 <memcpy+0xe>
 8010abc:	bd10      	pop	{r4, pc}
	...

08010ac0 <_free_r>:
 8010ac0:	b538      	push	{r3, r4, r5, lr}
 8010ac2:	4605      	mov	r5, r0
 8010ac4:	2900      	cmp	r1, #0
 8010ac6:	d041      	beq.n	8010b4c <_free_r+0x8c>
 8010ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010acc:	1f0c      	subs	r4, r1, #4
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	bfb8      	it	lt
 8010ad2:	18e4      	addlt	r4, r4, r3
 8010ad4:	f7ff fc54 	bl	8010380 <__malloc_lock>
 8010ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8010b50 <_free_r+0x90>)
 8010ada:	6813      	ldr	r3, [r2, #0]
 8010adc:	b933      	cbnz	r3, 8010aec <_free_r+0x2c>
 8010ade:	6063      	str	r3, [r4, #4]
 8010ae0:	6014      	str	r4, [r2, #0]
 8010ae2:	4628      	mov	r0, r5
 8010ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ae8:	f7ff bc50 	b.w	801038c <__malloc_unlock>
 8010aec:	42a3      	cmp	r3, r4
 8010aee:	d908      	bls.n	8010b02 <_free_r+0x42>
 8010af0:	6820      	ldr	r0, [r4, #0]
 8010af2:	1821      	adds	r1, r4, r0
 8010af4:	428b      	cmp	r3, r1
 8010af6:	bf01      	itttt	eq
 8010af8:	6819      	ldreq	r1, [r3, #0]
 8010afa:	685b      	ldreq	r3, [r3, #4]
 8010afc:	1809      	addeq	r1, r1, r0
 8010afe:	6021      	streq	r1, [r4, #0]
 8010b00:	e7ed      	b.n	8010ade <_free_r+0x1e>
 8010b02:	461a      	mov	r2, r3
 8010b04:	685b      	ldr	r3, [r3, #4]
 8010b06:	b10b      	cbz	r3, 8010b0c <_free_r+0x4c>
 8010b08:	42a3      	cmp	r3, r4
 8010b0a:	d9fa      	bls.n	8010b02 <_free_r+0x42>
 8010b0c:	6811      	ldr	r1, [r2, #0]
 8010b0e:	1850      	adds	r0, r2, r1
 8010b10:	42a0      	cmp	r0, r4
 8010b12:	d10b      	bne.n	8010b2c <_free_r+0x6c>
 8010b14:	6820      	ldr	r0, [r4, #0]
 8010b16:	4401      	add	r1, r0
 8010b18:	1850      	adds	r0, r2, r1
 8010b1a:	4283      	cmp	r3, r0
 8010b1c:	6011      	str	r1, [r2, #0]
 8010b1e:	d1e0      	bne.n	8010ae2 <_free_r+0x22>
 8010b20:	6818      	ldr	r0, [r3, #0]
 8010b22:	685b      	ldr	r3, [r3, #4]
 8010b24:	6053      	str	r3, [r2, #4]
 8010b26:	4408      	add	r0, r1
 8010b28:	6010      	str	r0, [r2, #0]
 8010b2a:	e7da      	b.n	8010ae2 <_free_r+0x22>
 8010b2c:	d902      	bls.n	8010b34 <_free_r+0x74>
 8010b2e:	230c      	movs	r3, #12
 8010b30:	602b      	str	r3, [r5, #0]
 8010b32:	e7d6      	b.n	8010ae2 <_free_r+0x22>
 8010b34:	6820      	ldr	r0, [r4, #0]
 8010b36:	1821      	adds	r1, r4, r0
 8010b38:	428b      	cmp	r3, r1
 8010b3a:	bf04      	itt	eq
 8010b3c:	6819      	ldreq	r1, [r3, #0]
 8010b3e:	685b      	ldreq	r3, [r3, #4]
 8010b40:	6063      	str	r3, [r4, #4]
 8010b42:	bf04      	itt	eq
 8010b44:	1809      	addeq	r1, r1, r0
 8010b46:	6021      	streq	r1, [r4, #0]
 8010b48:	6054      	str	r4, [r2, #4]
 8010b4a:	e7ca      	b.n	8010ae2 <_free_r+0x22>
 8010b4c:	bd38      	pop	{r3, r4, r5, pc}
 8010b4e:	bf00      	nop
 8010b50:	200032bc 	.word	0x200032bc

08010b54 <__ssputs_r>:
 8010b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b58:	688e      	ldr	r6, [r1, #8]
 8010b5a:	461f      	mov	r7, r3
 8010b5c:	42be      	cmp	r6, r7
 8010b5e:	680b      	ldr	r3, [r1, #0]
 8010b60:	4682      	mov	sl, r0
 8010b62:	460c      	mov	r4, r1
 8010b64:	4690      	mov	r8, r2
 8010b66:	d82d      	bhi.n	8010bc4 <__ssputs_r+0x70>
 8010b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010b70:	d026      	beq.n	8010bc0 <__ssputs_r+0x6c>
 8010b72:	6965      	ldr	r5, [r4, #20]
 8010b74:	6909      	ldr	r1, [r1, #16]
 8010b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010b7a:	eba3 0901 	sub.w	r9, r3, r1
 8010b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010b82:	1c7b      	adds	r3, r7, #1
 8010b84:	444b      	add	r3, r9
 8010b86:	106d      	asrs	r5, r5, #1
 8010b88:	429d      	cmp	r5, r3
 8010b8a:	bf38      	it	cc
 8010b8c:	461d      	movcc	r5, r3
 8010b8e:	0553      	lsls	r3, r2, #21
 8010b90:	d527      	bpl.n	8010be2 <__ssputs_r+0x8e>
 8010b92:	4629      	mov	r1, r5
 8010b94:	f7ff fb74 	bl	8010280 <_malloc_r>
 8010b98:	4606      	mov	r6, r0
 8010b9a:	b360      	cbz	r0, 8010bf6 <__ssputs_r+0xa2>
 8010b9c:	6921      	ldr	r1, [r4, #16]
 8010b9e:	464a      	mov	r2, r9
 8010ba0:	f7ff ff7f 	bl	8010aa2 <memcpy>
 8010ba4:	89a3      	ldrh	r3, [r4, #12]
 8010ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010bae:	81a3      	strh	r3, [r4, #12]
 8010bb0:	6126      	str	r6, [r4, #16]
 8010bb2:	6165      	str	r5, [r4, #20]
 8010bb4:	444e      	add	r6, r9
 8010bb6:	eba5 0509 	sub.w	r5, r5, r9
 8010bba:	6026      	str	r6, [r4, #0]
 8010bbc:	60a5      	str	r5, [r4, #8]
 8010bbe:	463e      	mov	r6, r7
 8010bc0:	42be      	cmp	r6, r7
 8010bc2:	d900      	bls.n	8010bc6 <__ssputs_r+0x72>
 8010bc4:	463e      	mov	r6, r7
 8010bc6:	6820      	ldr	r0, [r4, #0]
 8010bc8:	4632      	mov	r2, r6
 8010bca:	4641      	mov	r1, r8
 8010bcc:	f000 fcf6 	bl	80115bc <memmove>
 8010bd0:	68a3      	ldr	r3, [r4, #8]
 8010bd2:	1b9b      	subs	r3, r3, r6
 8010bd4:	60a3      	str	r3, [r4, #8]
 8010bd6:	6823      	ldr	r3, [r4, #0]
 8010bd8:	4433      	add	r3, r6
 8010bda:	6023      	str	r3, [r4, #0]
 8010bdc:	2000      	movs	r0, #0
 8010bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010be2:	462a      	mov	r2, r5
 8010be4:	f000 fd26 	bl	8011634 <_realloc_r>
 8010be8:	4606      	mov	r6, r0
 8010bea:	2800      	cmp	r0, #0
 8010bec:	d1e0      	bne.n	8010bb0 <__ssputs_r+0x5c>
 8010bee:	6921      	ldr	r1, [r4, #16]
 8010bf0:	4650      	mov	r0, sl
 8010bf2:	f7ff ff65 	bl	8010ac0 <_free_r>
 8010bf6:	230c      	movs	r3, #12
 8010bf8:	f8ca 3000 	str.w	r3, [sl]
 8010bfc:	89a3      	ldrh	r3, [r4, #12]
 8010bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c02:	81a3      	strh	r3, [r4, #12]
 8010c04:	f04f 30ff 	mov.w	r0, #4294967295
 8010c08:	e7e9      	b.n	8010bde <__ssputs_r+0x8a>
	...

08010c0c <_svfiprintf_r>:
 8010c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c10:	4698      	mov	r8, r3
 8010c12:	898b      	ldrh	r3, [r1, #12]
 8010c14:	061b      	lsls	r3, r3, #24
 8010c16:	b09d      	sub	sp, #116	@ 0x74
 8010c18:	4607      	mov	r7, r0
 8010c1a:	460d      	mov	r5, r1
 8010c1c:	4614      	mov	r4, r2
 8010c1e:	d510      	bpl.n	8010c42 <_svfiprintf_r+0x36>
 8010c20:	690b      	ldr	r3, [r1, #16]
 8010c22:	b973      	cbnz	r3, 8010c42 <_svfiprintf_r+0x36>
 8010c24:	2140      	movs	r1, #64	@ 0x40
 8010c26:	f7ff fb2b 	bl	8010280 <_malloc_r>
 8010c2a:	6028      	str	r0, [r5, #0]
 8010c2c:	6128      	str	r0, [r5, #16]
 8010c2e:	b930      	cbnz	r0, 8010c3e <_svfiprintf_r+0x32>
 8010c30:	230c      	movs	r3, #12
 8010c32:	603b      	str	r3, [r7, #0]
 8010c34:	f04f 30ff 	mov.w	r0, #4294967295
 8010c38:	b01d      	add	sp, #116	@ 0x74
 8010c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c3e:	2340      	movs	r3, #64	@ 0x40
 8010c40:	616b      	str	r3, [r5, #20]
 8010c42:	2300      	movs	r3, #0
 8010c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c46:	2320      	movs	r3, #32
 8010c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c50:	2330      	movs	r3, #48	@ 0x30
 8010c52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010df0 <_svfiprintf_r+0x1e4>
 8010c56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010c5a:	f04f 0901 	mov.w	r9, #1
 8010c5e:	4623      	mov	r3, r4
 8010c60:	469a      	mov	sl, r3
 8010c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c66:	b10a      	cbz	r2, 8010c6c <_svfiprintf_r+0x60>
 8010c68:	2a25      	cmp	r2, #37	@ 0x25
 8010c6a:	d1f9      	bne.n	8010c60 <_svfiprintf_r+0x54>
 8010c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8010c70:	d00b      	beq.n	8010c8a <_svfiprintf_r+0x7e>
 8010c72:	465b      	mov	r3, fp
 8010c74:	4622      	mov	r2, r4
 8010c76:	4629      	mov	r1, r5
 8010c78:	4638      	mov	r0, r7
 8010c7a:	f7ff ff6b 	bl	8010b54 <__ssputs_r>
 8010c7e:	3001      	adds	r0, #1
 8010c80:	f000 80a7 	beq.w	8010dd2 <_svfiprintf_r+0x1c6>
 8010c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c86:	445a      	add	r2, fp
 8010c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8010c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	f000 809f 	beq.w	8010dd2 <_svfiprintf_r+0x1c6>
 8010c94:	2300      	movs	r3, #0
 8010c96:	f04f 32ff 	mov.w	r2, #4294967295
 8010c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c9e:	f10a 0a01 	add.w	sl, sl, #1
 8010ca2:	9304      	str	r3, [sp, #16]
 8010ca4:	9307      	str	r3, [sp, #28]
 8010ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8010cac:	4654      	mov	r4, sl
 8010cae:	2205      	movs	r2, #5
 8010cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cb4:	484e      	ldr	r0, [pc, #312]	@ (8010df0 <_svfiprintf_r+0x1e4>)
 8010cb6:	f7ef fa8b 	bl	80001d0 <memchr>
 8010cba:	9a04      	ldr	r2, [sp, #16]
 8010cbc:	b9d8      	cbnz	r0, 8010cf6 <_svfiprintf_r+0xea>
 8010cbe:	06d0      	lsls	r0, r2, #27
 8010cc0:	bf44      	itt	mi
 8010cc2:	2320      	movmi	r3, #32
 8010cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cc8:	0711      	lsls	r1, r2, #28
 8010cca:	bf44      	itt	mi
 8010ccc:	232b      	movmi	r3, #43	@ 0x2b
 8010cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8010cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8010cd8:	d015      	beq.n	8010d06 <_svfiprintf_r+0xfa>
 8010cda:	9a07      	ldr	r2, [sp, #28]
 8010cdc:	4654      	mov	r4, sl
 8010cde:	2000      	movs	r0, #0
 8010ce0:	f04f 0c0a 	mov.w	ip, #10
 8010ce4:	4621      	mov	r1, r4
 8010ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010cea:	3b30      	subs	r3, #48	@ 0x30
 8010cec:	2b09      	cmp	r3, #9
 8010cee:	d94b      	bls.n	8010d88 <_svfiprintf_r+0x17c>
 8010cf0:	b1b0      	cbz	r0, 8010d20 <_svfiprintf_r+0x114>
 8010cf2:	9207      	str	r2, [sp, #28]
 8010cf4:	e014      	b.n	8010d20 <_svfiprintf_r+0x114>
 8010cf6:	eba0 0308 	sub.w	r3, r0, r8
 8010cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8010cfe:	4313      	orrs	r3, r2
 8010d00:	9304      	str	r3, [sp, #16]
 8010d02:	46a2      	mov	sl, r4
 8010d04:	e7d2      	b.n	8010cac <_svfiprintf_r+0xa0>
 8010d06:	9b03      	ldr	r3, [sp, #12]
 8010d08:	1d19      	adds	r1, r3, #4
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	9103      	str	r1, [sp, #12]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	bfbb      	ittet	lt
 8010d12:	425b      	neglt	r3, r3
 8010d14:	f042 0202 	orrlt.w	r2, r2, #2
 8010d18:	9307      	strge	r3, [sp, #28]
 8010d1a:	9307      	strlt	r3, [sp, #28]
 8010d1c:	bfb8      	it	lt
 8010d1e:	9204      	strlt	r2, [sp, #16]
 8010d20:	7823      	ldrb	r3, [r4, #0]
 8010d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8010d24:	d10a      	bne.n	8010d3c <_svfiprintf_r+0x130>
 8010d26:	7863      	ldrb	r3, [r4, #1]
 8010d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d2a:	d132      	bne.n	8010d92 <_svfiprintf_r+0x186>
 8010d2c:	9b03      	ldr	r3, [sp, #12]
 8010d2e:	1d1a      	adds	r2, r3, #4
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	9203      	str	r2, [sp, #12]
 8010d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010d38:	3402      	adds	r4, #2
 8010d3a:	9305      	str	r3, [sp, #20]
 8010d3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010e00 <_svfiprintf_r+0x1f4>
 8010d40:	7821      	ldrb	r1, [r4, #0]
 8010d42:	2203      	movs	r2, #3
 8010d44:	4650      	mov	r0, sl
 8010d46:	f7ef fa43 	bl	80001d0 <memchr>
 8010d4a:	b138      	cbz	r0, 8010d5c <_svfiprintf_r+0x150>
 8010d4c:	9b04      	ldr	r3, [sp, #16]
 8010d4e:	eba0 000a 	sub.w	r0, r0, sl
 8010d52:	2240      	movs	r2, #64	@ 0x40
 8010d54:	4082      	lsls	r2, r0
 8010d56:	4313      	orrs	r3, r2
 8010d58:	3401      	adds	r4, #1
 8010d5a:	9304      	str	r3, [sp, #16]
 8010d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d60:	4824      	ldr	r0, [pc, #144]	@ (8010df4 <_svfiprintf_r+0x1e8>)
 8010d62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010d66:	2206      	movs	r2, #6
 8010d68:	f7ef fa32 	bl	80001d0 <memchr>
 8010d6c:	2800      	cmp	r0, #0
 8010d6e:	d036      	beq.n	8010dde <_svfiprintf_r+0x1d2>
 8010d70:	4b21      	ldr	r3, [pc, #132]	@ (8010df8 <_svfiprintf_r+0x1ec>)
 8010d72:	bb1b      	cbnz	r3, 8010dbc <_svfiprintf_r+0x1b0>
 8010d74:	9b03      	ldr	r3, [sp, #12]
 8010d76:	3307      	adds	r3, #7
 8010d78:	f023 0307 	bic.w	r3, r3, #7
 8010d7c:	3308      	adds	r3, #8
 8010d7e:	9303      	str	r3, [sp, #12]
 8010d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d82:	4433      	add	r3, r6
 8010d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d86:	e76a      	b.n	8010c5e <_svfiprintf_r+0x52>
 8010d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d8c:	460c      	mov	r4, r1
 8010d8e:	2001      	movs	r0, #1
 8010d90:	e7a8      	b.n	8010ce4 <_svfiprintf_r+0xd8>
 8010d92:	2300      	movs	r3, #0
 8010d94:	3401      	adds	r4, #1
 8010d96:	9305      	str	r3, [sp, #20]
 8010d98:	4619      	mov	r1, r3
 8010d9a:	f04f 0c0a 	mov.w	ip, #10
 8010d9e:	4620      	mov	r0, r4
 8010da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010da4:	3a30      	subs	r2, #48	@ 0x30
 8010da6:	2a09      	cmp	r2, #9
 8010da8:	d903      	bls.n	8010db2 <_svfiprintf_r+0x1a6>
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d0c6      	beq.n	8010d3c <_svfiprintf_r+0x130>
 8010dae:	9105      	str	r1, [sp, #20]
 8010db0:	e7c4      	b.n	8010d3c <_svfiprintf_r+0x130>
 8010db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8010db6:	4604      	mov	r4, r0
 8010db8:	2301      	movs	r3, #1
 8010dba:	e7f0      	b.n	8010d9e <_svfiprintf_r+0x192>
 8010dbc:	ab03      	add	r3, sp, #12
 8010dbe:	9300      	str	r3, [sp, #0]
 8010dc0:	462a      	mov	r2, r5
 8010dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8010dfc <_svfiprintf_r+0x1f0>)
 8010dc4:	a904      	add	r1, sp, #16
 8010dc6:	4638      	mov	r0, r7
 8010dc8:	f3af 8000 	nop.w
 8010dcc:	1c42      	adds	r2, r0, #1
 8010dce:	4606      	mov	r6, r0
 8010dd0:	d1d6      	bne.n	8010d80 <_svfiprintf_r+0x174>
 8010dd2:	89ab      	ldrh	r3, [r5, #12]
 8010dd4:	065b      	lsls	r3, r3, #25
 8010dd6:	f53f af2d 	bmi.w	8010c34 <_svfiprintf_r+0x28>
 8010dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ddc:	e72c      	b.n	8010c38 <_svfiprintf_r+0x2c>
 8010dde:	ab03      	add	r3, sp, #12
 8010de0:	9300      	str	r3, [sp, #0]
 8010de2:	462a      	mov	r2, r5
 8010de4:	4b05      	ldr	r3, [pc, #20]	@ (8010dfc <_svfiprintf_r+0x1f0>)
 8010de6:	a904      	add	r1, sp, #16
 8010de8:	4638      	mov	r0, r7
 8010dea:	f000 f9bb 	bl	8011164 <_printf_i>
 8010dee:	e7ed      	b.n	8010dcc <_svfiprintf_r+0x1c0>
 8010df0:	08011fd8 	.word	0x08011fd8
 8010df4:	08011fe2 	.word	0x08011fe2
 8010df8:	00000000 	.word	0x00000000
 8010dfc:	08010b55 	.word	0x08010b55
 8010e00:	08011fde 	.word	0x08011fde

08010e04 <__sfputc_r>:
 8010e04:	6893      	ldr	r3, [r2, #8]
 8010e06:	3b01      	subs	r3, #1
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	b410      	push	{r4}
 8010e0c:	6093      	str	r3, [r2, #8]
 8010e0e:	da08      	bge.n	8010e22 <__sfputc_r+0x1e>
 8010e10:	6994      	ldr	r4, [r2, #24]
 8010e12:	42a3      	cmp	r3, r4
 8010e14:	db01      	blt.n	8010e1a <__sfputc_r+0x16>
 8010e16:	290a      	cmp	r1, #10
 8010e18:	d103      	bne.n	8010e22 <__sfputc_r+0x1e>
 8010e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e1e:	f7ff bd21 	b.w	8010864 <__swbuf_r>
 8010e22:	6813      	ldr	r3, [r2, #0]
 8010e24:	1c58      	adds	r0, r3, #1
 8010e26:	6010      	str	r0, [r2, #0]
 8010e28:	7019      	strb	r1, [r3, #0]
 8010e2a:	4608      	mov	r0, r1
 8010e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e30:	4770      	bx	lr

08010e32 <__sfputs_r>:
 8010e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e34:	4606      	mov	r6, r0
 8010e36:	460f      	mov	r7, r1
 8010e38:	4614      	mov	r4, r2
 8010e3a:	18d5      	adds	r5, r2, r3
 8010e3c:	42ac      	cmp	r4, r5
 8010e3e:	d101      	bne.n	8010e44 <__sfputs_r+0x12>
 8010e40:	2000      	movs	r0, #0
 8010e42:	e007      	b.n	8010e54 <__sfputs_r+0x22>
 8010e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e48:	463a      	mov	r2, r7
 8010e4a:	4630      	mov	r0, r6
 8010e4c:	f7ff ffda 	bl	8010e04 <__sfputc_r>
 8010e50:	1c43      	adds	r3, r0, #1
 8010e52:	d1f3      	bne.n	8010e3c <__sfputs_r+0xa>
 8010e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010e58 <_vfiprintf_r>:
 8010e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e5c:	460d      	mov	r5, r1
 8010e5e:	b09d      	sub	sp, #116	@ 0x74
 8010e60:	4614      	mov	r4, r2
 8010e62:	4698      	mov	r8, r3
 8010e64:	4606      	mov	r6, r0
 8010e66:	b118      	cbz	r0, 8010e70 <_vfiprintf_r+0x18>
 8010e68:	6a03      	ldr	r3, [r0, #32]
 8010e6a:	b90b      	cbnz	r3, 8010e70 <_vfiprintf_r+0x18>
 8010e6c:	f7ff fb20 	bl	80104b0 <__sinit>
 8010e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010e72:	07d9      	lsls	r1, r3, #31
 8010e74:	d405      	bmi.n	8010e82 <_vfiprintf_r+0x2a>
 8010e76:	89ab      	ldrh	r3, [r5, #12]
 8010e78:	059a      	lsls	r2, r3, #22
 8010e7a:	d402      	bmi.n	8010e82 <_vfiprintf_r+0x2a>
 8010e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010e7e:	f7ff fe0e 	bl	8010a9e <__retarget_lock_acquire_recursive>
 8010e82:	89ab      	ldrh	r3, [r5, #12]
 8010e84:	071b      	lsls	r3, r3, #28
 8010e86:	d501      	bpl.n	8010e8c <_vfiprintf_r+0x34>
 8010e88:	692b      	ldr	r3, [r5, #16]
 8010e8a:	b99b      	cbnz	r3, 8010eb4 <_vfiprintf_r+0x5c>
 8010e8c:	4629      	mov	r1, r5
 8010e8e:	4630      	mov	r0, r6
 8010e90:	f7ff fd26 	bl	80108e0 <__swsetup_r>
 8010e94:	b170      	cbz	r0, 8010eb4 <_vfiprintf_r+0x5c>
 8010e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010e98:	07dc      	lsls	r4, r3, #31
 8010e9a:	d504      	bpl.n	8010ea6 <_vfiprintf_r+0x4e>
 8010e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8010ea0:	b01d      	add	sp, #116	@ 0x74
 8010ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ea6:	89ab      	ldrh	r3, [r5, #12]
 8010ea8:	0598      	lsls	r0, r3, #22
 8010eaa:	d4f7      	bmi.n	8010e9c <_vfiprintf_r+0x44>
 8010eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010eae:	f7ff fdf7 	bl	8010aa0 <__retarget_lock_release_recursive>
 8010eb2:	e7f3      	b.n	8010e9c <_vfiprintf_r+0x44>
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8010eb8:	2320      	movs	r3, #32
 8010eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010ebe:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ec2:	2330      	movs	r3, #48	@ 0x30
 8010ec4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011074 <_vfiprintf_r+0x21c>
 8010ec8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ecc:	f04f 0901 	mov.w	r9, #1
 8010ed0:	4623      	mov	r3, r4
 8010ed2:	469a      	mov	sl, r3
 8010ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ed8:	b10a      	cbz	r2, 8010ede <_vfiprintf_r+0x86>
 8010eda:	2a25      	cmp	r2, #37	@ 0x25
 8010edc:	d1f9      	bne.n	8010ed2 <_vfiprintf_r+0x7a>
 8010ede:	ebba 0b04 	subs.w	fp, sl, r4
 8010ee2:	d00b      	beq.n	8010efc <_vfiprintf_r+0xa4>
 8010ee4:	465b      	mov	r3, fp
 8010ee6:	4622      	mov	r2, r4
 8010ee8:	4629      	mov	r1, r5
 8010eea:	4630      	mov	r0, r6
 8010eec:	f7ff ffa1 	bl	8010e32 <__sfputs_r>
 8010ef0:	3001      	adds	r0, #1
 8010ef2:	f000 80a7 	beq.w	8011044 <_vfiprintf_r+0x1ec>
 8010ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ef8:	445a      	add	r2, fp
 8010efa:	9209      	str	r2, [sp, #36]	@ 0x24
 8010efc:	f89a 3000 	ldrb.w	r3, [sl]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	f000 809f 	beq.w	8011044 <_vfiprintf_r+0x1ec>
 8010f06:	2300      	movs	r3, #0
 8010f08:	f04f 32ff 	mov.w	r2, #4294967295
 8010f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f10:	f10a 0a01 	add.w	sl, sl, #1
 8010f14:	9304      	str	r3, [sp, #16]
 8010f16:	9307      	str	r3, [sp, #28]
 8010f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8010f1e:	4654      	mov	r4, sl
 8010f20:	2205      	movs	r2, #5
 8010f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f26:	4853      	ldr	r0, [pc, #332]	@ (8011074 <_vfiprintf_r+0x21c>)
 8010f28:	f7ef f952 	bl	80001d0 <memchr>
 8010f2c:	9a04      	ldr	r2, [sp, #16]
 8010f2e:	b9d8      	cbnz	r0, 8010f68 <_vfiprintf_r+0x110>
 8010f30:	06d1      	lsls	r1, r2, #27
 8010f32:	bf44      	itt	mi
 8010f34:	2320      	movmi	r3, #32
 8010f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f3a:	0713      	lsls	r3, r2, #28
 8010f3c:	bf44      	itt	mi
 8010f3e:	232b      	movmi	r3, #43	@ 0x2b
 8010f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f44:	f89a 3000 	ldrb.w	r3, [sl]
 8010f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f4a:	d015      	beq.n	8010f78 <_vfiprintf_r+0x120>
 8010f4c:	9a07      	ldr	r2, [sp, #28]
 8010f4e:	4654      	mov	r4, sl
 8010f50:	2000      	movs	r0, #0
 8010f52:	f04f 0c0a 	mov.w	ip, #10
 8010f56:	4621      	mov	r1, r4
 8010f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f5c:	3b30      	subs	r3, #48	@ 0x30
 8010f5e:	2b09      	cmp	r3, #9
 8010f60:	d94b      	bls.n	8010ffa <_vfiprintf_r+0x1a2>
 8010f62:	b1b0      	cbz	r0, 8010f92 <_vfiprintf_r+0x13a>
 8010f64:	9207      	str	r2, [sp, #28]
 8010f66:	e014      	b.n	8010f92 <_vfiprintf_r+0x13a>
 8010f68:	eba0 0308 	sub.w	r3, r0, r8
 8010f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8010f70:	4313      	orrs	r3, r2
 8010f72:	9304      	str	r3, [sp, #16]
 8010f74:	46a2      	mov	sl, r4
 8010f76:	e7d2      	b.n	8010f1e <_vfiprintf_r+0xc6>
 8010f78:	9b03      	ldr	r3, [sp, #12]
 8010f7a:	1d19      	adds	r1, r3, #4
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	9103      	str	r1, [sp, #12]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	bfbb      	ittet	lt
 8010f84:	425b      	neglt	r3, r3
 8010f86:	f042 0202 	orrlt.w	r2, r2, #2
 8010f8a:	9307      	strge	r3, [sp, #28]
 8010f8c:	9307      	strlt	r3, [sp, #28]
 8010f8e:	bfb8      	it	lt
 8010f90:	9204      	strlt	r2, [sp, #16]
 8010f92:	7823      	ldrb	r3, [r4, #0]
 8010f94:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f96:	d10a      	bne.n	8010fae <_vfiprintf_r+0x156>
 8010f98:	7863      	ldrb	r3, [r4, #1]
 8010f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f9c:	d132      	bne.n	8011004 <_vfiprintf_r+0x1ac>
 8010f9e:	9b03      	ldr	r3, [sp, #12]
 8010fa0:	1d1a      	adds	r2, r3, #4
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	9203      	str	r2, [sp, #12]
 8010fa6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010faa:	3402      	adds	r4, #2
 8010fac:	9305      	str	r3, [sp, #20]
 8010fae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011084 <_vfiprintf_r+0x22c>
 8010fb2:	7821      	ldrb	r1, [r4, #0]
 8010fb4:	2203      	movs	r2, #3
 8010fb6:	4650      	mov	r0, sl
 8010fb8:	f7ef f90a 	bl	80001d0 <memchr>
 8010fbc:	b138      	cbz	r0, 8010fce <_vfiprintf_r+0x176>
 8010fbe:	9b04      	ldr	r3, [sp, #16]
 8010fc0:	eba0 000a 	sub.w	r0, r0, sl
 8010fc4:	2240      	movs	r2, #64	@ 0x40
 8010fc6:	4082      	lsls	r2, r0
 8010fc8:	4313      	orrs	r3, r2
 8010fca:	3401      	adds	r4, #1
 8010fcc:	9304      	str	r3, [sp, #16]
 8010fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fd2:	4829      	ldr	r0, [pc, #164]	@ (8011078 <_vfiprintf_r+0x220>)
 8010fd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010fd8:	2206      	movs	r2, #6
 8010fda:	f7ef f8f9 	bl	80001d0 <memchr>
 8010fde:	2800      	cmp	r0, #0
 8010fe0:	d03f      	beq.n	8011062 <_vfiprintf_r+0x20a>
 8010fe2:	4b26      	ldr	r3, [pc, #152]	@ (801107c <_vfiprintf_r+0x224>)
 8010fe4:	bb1b      	cbnz	r3, 801102e <_vfiprintf_r+0x1d6>
 8010fe6:	9b03      	ldr	r3, [sp, #12]
 8010fe8:	3307      	adds	r3, #7
 8010fea:	f023 0307 	bic.w	r3, r3, #7
 8010fee:	3308      	adds	r3, #8
 8010ff0:	9303      	str	r3, [sp, #12]
 8010ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ff4:	443b      	add	r3, r7
 8010ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ff8:	e76a      	b.n	8010ed0 <_vfiprintf_r+0x78>
 8010ffa:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ffe:	460c      	mov	r4, r1
 8011000:	2001      	movs	r0, #1
 8011002:	e7a8      	b.n	8010f56 <_vfiprintf_r+0xfe>
 8011004:	2300      	movs	r3, #0
 8011006:	3401      	adds	r4, #1
 8011008:	9305      	str	r3, [sp, #20]
 801100a:	4619      	mov	r1, r3
 801100c:	f04f 0c0a 	mov.w	ip, #10
 8011010:	4620      	mov	r0, r4
 8011012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011016:	3a30      	subs	r2, #48	@ 0x30
 8011018:	2a09      	cmp	r2, #9
 801101a:	d903      	bls.n	8011024 <_vfiprintf_r+0x1cc>
 801101c:	2b00      	cmp	r3, #0
 801101e:	d0c6      	beq.n	8010fae <_vfiprintf_r+0x156>
 8011020:	9105      	str	r1, [sp, #20]
 8011022:	e7c4      	b.n	8010fae <_vfiprintf_r+0x156>
 8011024:	fb0c 2101 	mla	r1, ip, r1, r2
 8011028:	4604      	mov	r4, r0
 801102a:	2301      	movs	r3, #1
 801102c:	e7f0      	b.n	8011010 <_vfiprintf_r+0x1b8>
 801102e:	ab03      	add	r3, sp, #12
 8011030:	9300      	str	r3, [sp, #0]
 8011032:	462a      	mov	r2, r5
 8011034:	4b12      	ldr	r3, [pc, #72]	@ (8011080 <_vfiprintf_r+0x228>)
 8011036:	a904      	add	r1, sp, #16
 8011038:	4630      	mov	r0, r6
 801103a:	f3af 8000 	nop.w
 801103e:	4607      	mov	r7, r0
 8011040:	1c78      	adds	r0, r7, #1
 8011042:	d1d6      	bne.n	8010ff2 <_vfiprintf_r+0x19a>
 8011044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011046:	07d9      	lsls	r1, r3, #31
 8011048:	d405      	bmi.n	8011056 <_vfiprintf_r+0x1fe>
 801104a:	89ab      	ldrh	r3, [r5, #12]
 801104c:	059a      	lsls	r2, r3, #22
 801104e:	d402      	bmi.n	8011056 <_vfiprintf_r+0x1fe>
 8011050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011052:	f7ff fd25 	bl	8010aa0 <__retarget_lock_release_recursive>
 8011056:	89ab      	ldrh	r3, [r5, #12]
 8011058:	065b      	lsls	r3, r3, #25
 801105a:	f53f af1f 	bmi.w	8010e9c <_vfiprintf_r+0x44>
 801105e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011060:	e71e      	b.n	8010ea0 <_vfiprintf_r+0x48>
 8011062:	ab03      	add	r3, sp, #12
 8011064:	9300      	str	r3, [sp, #0]
 8011066:	462a      	mov	r2, r5
 8011068:	4b05      	ldr	r3, [pc, #20]	@ (8011080 <_vfiprintf_r+0x228>)
 801106a:	a904      	add	r1, sp, #16
 801106c:	4630      	mov	r0, r6
 801106e:	f000 f879 	bl	8011164 <_printf_i>
 8011072:	e7e4      	b.n	801103e <_vfiprintf_r+0x1e6>
 8011074:	08011fd8 	.word	0x08011fd8
 8011078:	08011fe2 	.word	0x08011fe2
 801107c:	00000000 	.word	0x00000000
 8011080:	08010e33 	.word	0x08010e33
 8011084:	08011fde 	.word	0x08011fde

08011088 <_printf_common>:
 8011088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801108c:	4616      	mov	r6, r2
 801108e:	4698      	mov	r8, r3
 8011090:	688a      	ldr	r2, [r1, #8]
 8011092:	690b      	ldr	r3, [r1, #16]
 8011094:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011098:	4293      	cmp	r3, r2
 801109a:	bfb8      	it	lt
 801109c:	4613      	movlt	r3, r2
 801109e:	6033      	str	r3, [r6, #0]
 80110a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80110a4:	4607      	mov	r7, r0
 80110a6:	460c      	mov	r4, r1
 80110a8:	b10a      	cbz	r2, 80110ae <_printf_common+0x26>
 80110aa:	3301      	adds	r3, #1
 80110ac:	6033      	str	r3, [r6, #0]
 80110ae:	6823      	ldr	r3, [r4, #0]
 80110b0:	0699      	lsls	r1, r3, #26
 80110b2:	bf42      	ittt	mi
 80110b4:	6833      	ldrmi	r3, [r6, #0]
 80110b6:	3302      	addmi	r3, #2
 80110b8:	6033      	strmi	r3, [r6, #0]
 80110ba:	6825      	ldr	r5, [r4, #0]
 80110bc:	f015 0506 	ands.w	r5, r5, #6
 80110c0:	d106      	bne.n	80110d0 <_printf_common+0x48>
 80110c2:	f104 0a19 	add.w	sl, r4, #25
 80110c6:	68e3      	ldr	r3, [r4, #12]
 80110c8:	6832      	ldr	r2, [r6, #0]
 80110ca:	1a9b      	subs	r3, r3, r2
 80110cc:	42ab      	cmp	r3, r5
 80110ce:	dc26      	bgt.n	801111e <_printf_common+0x96>
 80110d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80110d4:	6822      	ldr	r2, [r4, #0]
 80110d6:	3b00      	subs	r3, #0
 80110d8:	bf18      	it	ne
 80110da:	2301      	movne	r3, #1
 80110dc:	0692      	lsls	r2, r2, #26
 80110de:	d42b      	bmi.n	8011138 <_printf_common+0xb0>
 80110e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80110e4:	4641      	mov	r1, r8
 80110e6:	4638      	mov	r0, r7
 80110e8:	47c8      	blx	r9
 80110ea:	3001      	adds	r0, #1
 80110ec:	d01e      	beq.n	801112c <_printf_common+0xa4>
 80110ee:	6823      	ldr	r3, [r4, #0]
 80110f0:	6922      	ldr	r2, [r4, #16]
 80110f2:	f003 0306 	and.w	r3, r3, #6
 80110f6:	2b04      	cmp	r3, #4
 80110f8:	bf02      	ittt	eq
 80110fa:	68e5      	ldreq	r5, [r4, #12]
 80110fc:	6833      	ldreq	r3, [r6, #0]
 80110fe:	1aed      	subeq	r5, r5, r3
 8011100:	68a3      	ldr	r3, [r4, #8]
 8011102:	bf0c      	ite	eq
 8011104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011108:	2500      	movne	r5, #0
 801110a:	4293      	cmp	r3, r2
 801110c:	bfc4      	itt	gt
 801110e:	1a9b      	subgt	r3, r3, r2
 8011110:	18ed      	addgt	r5, r5, r3
 8011112:	2600      	movs	r6, #0
 8011114:	341a      	adds	r4, #26
 8011116:	42b5      	cmp	r5, r6
 8011118:	d11a      	bne.n	8011150 <_printf_common+0xc8>
 801111a:	2000      	movs	r0, #0
 801111c:	e008      	b.n	8011130 <_printf_common+0xa8>
 801111e:	2301      	movs	r3, #1
 8011120:	4652      	mov	r2, sl
 8011122:	4641      	mov	r1, r8
 8011124:	4638      	mov	r0, r7
 8011126:	47c8      	blx	r9
 8011128:	3001      	adds	r0, #1
 801112a:	d103      	bne.n	8011134 <_printf_common+0xac>
 801112c:	f04f 30ff 	mov.w	r0, #4294967295
 8011130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011134:	3501      	adds	r5, #1
 8011136:	e7c6      	b.n	80110c6 <_printf_common+0x3e>
 8011138:	18e1      	adds	r1, r4, r3
 801113a:	1c5a      	adds	r2, r3, #1
 801113c:	2030      	movs	r0, #48	@ 0x30
 801113e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011142:	4422      	add	r2, r4
 8011144:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011148:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801114c:	3302      	adds	r3, #2
 801114e:	e7c7      	b.n	80110e0 <_printf_common+0x58>
 8011150:	2301      	movs	r3, #1
 8011152:	4622      	mov	r2, r4
 8011154:	4641      	mov	r1, r8
 8011156:	4638      	mov	r0, r7
 8011158:	47c8      	blx	r9
 801115a:	3001      	adds	r0, #1
 801115c:	d0e6      	beq.n	801112c <_printf_common+0xa4>
 801115e:	3601      	adds	r6, #1
 8011160:	e7d9      	b.n	8011116 <_printf_common+0x8e>
	...

08011164 <_printf_i>:
 8011164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011168:	7e0f      	ldrb	r7, [r1, #24]
 801116a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801116c:	2f78      	cmp	r7, #120	@ 0x78
 801116e:	4691      	mov	r9, r2
 8011170:	4680      	mov	r8, r0
 8011172:	460c      	mov	r4, r1
 8011174:	469a      	mov	sl, r3
 8011176:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801117a:	d807      	bhi.n	801118c <_printf_i+0x28>
 801117c:	2f62      	cmp	r7, #98	@ 0x62
 801117e:	d80a      	bhi.n	8011196 <_printf_i+0x32>
 8011180:	2f00      	cmp	r7, #0
 8011182:	f000 80d1 	beq.w	8011328 <_printf_i+0x1c4>
 8011186:	2f58      	cmp	r7, #88	@ 0x58
 8011188:	f000 80b8 	beq.w	80112fc <_printf_i+0x198>
 801118c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011190:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011194:	e03a      	b.n	801120c <_printf_i+0xa8>
 8011196:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801119a:	2b15      	cmp	r3, #21
 801119c:	d8f6      	bhi.n	801118c <_printf_i+0x28>
 801119e:	a101      	add	r1, pc, #4	@ (adr r1, 80111a4 <_printf_i+0x40>)
 80111a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80111a4:	080111fd 	.word	0x080111fd
 80111a8:	08011211 	.word	0x08011211
 80111ac:	0801118d 	.word	0x0801118d
 80111b0:	0801118d 	.word	0x0801118d
 80111b4:	0801118d 	.word	0x0801118d
 80111b8:	0801118d 	.word	0x0801118d
 80111bc:	08011211 	.word	0x08011211
 80111c0:	0801118d 	.word	0x0801118d
 80111c4:	0801118d 	.word	0x0801118d
 80111c8:	0801118d 	.word	0x0801118d
 80111cc:	0801118d 	.word	0x0801118d
 80111d0:	0801130f 	.word	0x0801130f
 80111d4:	0801123b 	.word	0x0801123b
 80111d8:	080112c9 	.word	0x080112c9
 80111dc:	0801118d 	.word	0x0801118d
 80111e0:	0801118d 	.word	0x0801118d
 80111e4:	08011331 	.word	0x08011331
 80111e8:	0801118d 	.word	0x0801118d
 80111ec:	0801123b 	.word	0x0801123b
 80111f0:	0801118d 	.word	0x0801118d
 80111f4:	0801118d 	.word	0x0801118d
 80111f8:	080112d1 	.word	0x080112d1
 80111fc:	6833      	ldr	r3, [r6, #0]
 80111fe:	1d1a      	adds	r2, r3, #4
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	6032      	str	r2, [r6, #0]
 8011204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011208:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801120c:	2301      	movs	r3, #1
 801120e:	e09c      	b.n	801134a <_printf_i+0x1e6>
 8011210:	6833      	ldr	r3, [r6, #0]
 8011212:	6820      	ldr	r0, [r4, #0]
 8011214:	1d19      	adds	r1, r3, #4
 8011216:	6031      	str	r1, [r6, #0]
 8011218:	0606      	lsls	r6, r0, #24
 801121a:	d501      	bpl.n	8011220 <_printf_i+0xbc>
 801121c:	681d      	ldr	r5, [r3, #0]
 801121e:	e003      	b.n	8011228 <_printf_i+0xc4>
 8011220:	0645      	lsls	r5, r0, #25
 8011222:	d5fb      	bpl.n	801121c <_printf_i+0xb8>
 8011224:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011228:	2d00      	cmp	r5, #0
 801122a:	da03      	bge.n	8011234 <_printf_i+0xd0>
 801122c:	232d      	movs	r3, #45	@ 0x2d
 801122e:	426d      	negs	r5, r5
 8011230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011234:	4858      	ldr	r0, [pc, #352]	@ (8011398 <_printf_i+0x234>)
 8011236:	230a      	movs	r3, #10
 8011238:	e011      	b.n	801125e <_printf_i+0xfa>
 801123a:	6821      	ldr	r1, [r4, #0]
 801123c:	6833      	ldr	r3, [r6, #0]
 801123e:	0608      	lsls	r0, r1, #24
 8011240:	f853 5b04 	ldr.w	r5, [r3], #4
 8011244:	d402      	bmi.n	801124c <_printf_i+0xe8>
 8011246:	0649      	lsls	r1, r1, #25
 8011248:	bf48      	it	mi
 801124a:	b2ad      	uxthmi	r5, r5
 801124c:	2f6f      	cmp	r7, #111	@ 0x6f
 801124e:	4852      	ldr	r0, [pc, #328]	@ (8011398 <_printf_i+0x234>)
 8011250:	6033      	str	r3, [r6, #0]
 8011252:	bf14      	ite	ne
 8011254:	230a      	movne	r3, #10
 8011256:	2308      	moveq	r3, #8
 8011258:	2100      	movs	r1, #0
 801125a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801125e:	6866      	ldr	r6, [r4, #4]
 8011260:	60a6      	str	r6, [r4, #8]
 8011262:	2e00      	cmp	r6, #0
 8011264:	db05      	blt.n	8011272 <_printf_i+0x10e>
 8011266:	6821      	ldr	r1, [r4, #0]
 8011268:	432e      	orrs	r6, r5
 801126a:	f021 0104 	bic.w	r1, r1, #4
 801126e:	6021      	str	r1, [r4, #0]
 8011270:	d04b      	beq.n	801130a <_printf_i+0x1a6>
 8011272:	4616      	mov	r6, r2
 8011274:	fbb5 f1f3 	udiv	r1, r5, r3
 8011278:	fb03 5711 	mls	r7, r3, r1, r5
 801127c:	5dc7      	ldrb	r7, [r0, r7]
 801127e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011282:	462f      	mov	r7, r5
 8011284:	42bb      	cmp	r3, r7
 8011286:	460d      	mov	r5, r1
 8011288:	d9f4      	bls.n	8011274 <_printf_i+0x110>
 801128a:	2b08      	cmp	r3, #8
 801128c:	d10b      	bne.n	80112a6 <_printf_i+0x142>
 801128e:	6823      	ldr	r3, [r4, #0]
 8011290:	07df      	lsls	r7, r3, #31
 8011292:	d508      	bpl.n	80112a6 <_printf_i+0x142>
 8011294:	6923      	ldr	r3, [r4, #16]
 8011296:	6861      	ldr	r1, [r4, #4]
 8011298:	4299      	cmp	r1, r3
 801129a:	bfde      	ittt	le
 801129c:	2330      	movle	r3, #48	@ 0x30
 801129e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80112a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80112a6:	1b92      	subs	r2, r2, r6
 80112a8:	6122      	str	r2, [r4, #16]
 80112aa:	f8cd a000 	str.w	sl, [sp]
 80112ae:	464b      	mov	r3, r9
 80112b0:	aa03      	add	r2, sp, #12
 80112b2:	4621      	mov	r1, r4
 80112b4:	4640      	mov	r0, r8
 80112b6:	f7ff fee7 	bl	8011088 <_printf_common>
 80112ba:	3001      	adds	r0, #1
 80112bc:	d14a      	bne.n	8011354 <_printf_i+0x1f0>
 80112be:	f04f 30ff 	mov.w	r0, #4294967295
 80112c2:	b004      	add	sp, #16
 80112c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112c8:	6823      	ldr	r3, [r4, #0]
 80112ca:	f043 0320 	orr.w	r3, r3, #32
 80112ce:	6023      	str	r3, [r4, #0]
 80112d0:	4832      	ldr	r0, [pc, #200]	@ (801139c <_printf_i+0x238>)
 80112d2:	2778      	movs	r7, #120	@ 0x78
 80112d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80112d8:	6823      	ldr	r3, [r4, #0]
 80112da:	6831      	ldr	r1, [r6, #0]
 80112dc:	061f      	lsls	r7, r3, #24
 80112de:	f851 5b04 	ldr.w	r5, [r1], #4
 80112e2:	d402      	bmi.n	80112ea <_printf_i+0x186>
 80112e4:	065f      	lsls	r7, r3, #25
 80112e6:	bf48      	it	mi
 80112e8:	b2ad      	uxthmi	r5, r5
 80112ea:	6031      	str	r1, [r6, #0]
 80112ec:	07d9      	lsls	r1, r3, #31
 80112ee:	bf44      	itt	mi
 80112f0:	f043 0320 	orrmi.w	r3, r3, #32
 80112f4:	6023      	strmi	r3, [r4, #0]
 80112f6:	b11d      	cbz	r5, 8011300 <_printf_i+0x19c>
 80112f8:	2310      	movs	r3, #16
 80112fa:	e7ad      	b.n	8011258 <_printf_i+0xf4>
 80112fc:	4826      	ldr	r0, [pc, #152]	@ (8011398 <_printf_i+0x234>)
 80112fe:	e7e9      	b.n	80112d4 <_printf_i+0x170>
 8011300:	6823      	ldr	r3, [r4, #0]
 8011302:	f023 0320 	bic.w	r3, r3, #32
 8011306:	6023      	str	r3, [r4, #0]
 8011308:	e7f6      	b.n	80112f8 <_printf_i+0x194>
 801130a:	4616      	mov	r6, r2
 801130c:	e7bd      	b.n	801128a <_printf_i+0x126>
 801130e:	6833      	ldr	r3, [r6, #0]
 8011310:	6825      	ldr	r5, [r4, #0]
 8011312:	6961      	ldr	r1, [r4, #20]
 8011314:	1d18      	adds	r0, r3, #4
 8011316:	6030      	str	r0, [r6, #0]
 8011318:	062e      	lsls	r6, r5, #24
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	d501      	bpl.n	8011322 <_printf_i+0x1be>
 801131e:	6019      	str	r1, [r3, #0]
 8011320:	e002      	b.n	8011328 <_printf_i+0x1c4>
 8011322:	0668      	lsls	r0, r5, #25
 8011324:	d5fb      	bpl.n	801131e <_printf_i+0x1ba>
 8011326:	8019      	strh	r1, [r3, #0]
 8011328:	2300      	movs	r3, #0
 801132a:	6123      	str	r3, [r4, #16]
 801132c:	4616      	mov	r6, r2
 801132e:	e7bc      	b.n	80112aa <_printf_i+0x146>
 8011330:	6833      	ldr	r3, [r6, #0]
 8011332:	1d1a      	adds	r2, r3, #4
 8011334:	6032      	str	r2, [r6, #0]
 8011336:	681e      	ldr	r6, [r3, #0]
 8011338:	6862      	ldr	r2, [r4, #4]
 801133a:	2100      	movs	r1, #0
 801133c:	4630      	mov	r0, r6
 801133e:	f7ee ff47 	bl	80001d0 <memchr>
 8011342:	b108      	cbz	r0, 8011348 <_printf_i+0x1e4>
 8011344:	1b80      	subs	r0, r0, r6
 8011346:	6060      	str	r0, [r4, #4]
 8011348:	6863      	ldr	r3, [r4, #4]
 801134a:	6123      	str	r3, [r4, #16]
 801134c:	2300      	movs	r3, #0
 801134e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011352:	e7aa      	b.n	80112aa <_printf_i+0x146>
 8011354:	6923      	ldr	r3, [r4, #16]
 8011356:	4632      	mov	r2, r6
 8011358:	4649      	mov	r1, r9
 801135a:	4640      	mov	r0, r8
 801135c:	47d0      	blx	sl
 801135e:	3001      	adds	r0, #1
 8011360:	d0ad      	beq.n	80112be <_printf_i+0x15a>
 8011362:	6823      	ldr	r3, [r4, #0]
 8011364:	079b      	lsls	r3, r3, #30
 8011366:	d413      	bmi.n	8011390 <_printf_i+0x22c>
 8011368:	68e0      	ldr	r0, [r4, #12]
 801136a:	9b03      	ldr	r3, [sp, #12]
 801136c:	4298      	cmp	r0, r3
 801136e:	bfb8      	it	lt
 8011370:	4618      	movlt	r0, r3
 8011372:	e7a6      	b.n	80112c2 <_printf_i+0x15e>
 8011374:	2301      	movs	r3, #1
 8011376:	4632      	mov	r2, r6
 8011378:	4649      	mov	r1, r9
 801137a:	4640      	mov	r0, r8
 801137c:	47d0      	blx	sl
 801137e:	3001      	adds	r0, #1
 8011380:	d09d      	beq.n	80112be <_printf_i+0x15a>
 8011382:	3501      	adds	r5, #1
 8011384:	68e3      	ldr	r3, [r4, #12]
 8011386:	9903      	ldr	r1, [sp, #12]
 8011388:	1a5b      	subs	r3, r3, r1
 801138a:	42ab      	cmp	r3, r5
 801138c:	dcf2      	bgt.n	8011374 <_printf_i+0x210>
 801138e:	e7eb      	b.n	8011368 <_printf_i+0x204>
 8011390:	2500      	movs	r5, #0
 8011392:	f104 0619 	add.w	r6, r4, #25
 8011396:	e7f5      	b.n	8011384 <_printf_i+0x220>
 8011398:	08011fe9 	.word	0x08011fe9
 801139c:	08011ffa 	.word	0x08011ffa

080113a0 <__sflush_r>:
 80113a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80113a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113a8:	0716      	lsls	r6, r2, #28
 80113aa:	4605      	mov	r5, r0
 80113ac:	460c      	mov	r4, r1
 80113ae:	d454      	bmi.n	801145a <__sflush_r+0xba>
 80113b0:	684b      	ldr	r3, [r1, #4]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	dc02      	bgt.n	80113bc <__sflush_r+0x1c>
 80113b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	dd48      	ble.n	801144e <__sflush_r+0xae>
 80113bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113be:	2e00      	cmp	r6, #0
 80113c0:	d045      	beq.n	801144e <__sflush_r+0xae>
 80113c2:	2300      	movs	r3, #0
 80113c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80113c8:	682f      	ldr	r7, [r5, #0]
 80113ca:	6a21      	ldr	r1, [r4, #32]
 80113cc:	602b      	str	r3, [r5, #0]
 80113ce:	d030      	beq.n	8011432 <__sflush_r+0x92>
 80113d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80113d2:	89a3      	ldrh	r3, [r4, #12]
 80113d4:	0759      	lsls	r1, r3, #29
 80113d6:	d505      	bpl.n	80113e4 <__sflush_r+0x44>
 80113d8:	6863      	ldr	r3, [r4, #4]
 80113da:	1ad2      	subs	r2, r2, r3
 80113dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80113de:	b10b      	cbz	r3, 80113e4 <__sflush_r+0x44>
 80113e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113e2:	1ad2      	subs	r2, r2, r3
 80113e4:	2300      	movs	r3, #0
 80113e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113e8:	6a21      	ldr	r1, [r4, #32]
 80113ea:	4628      	mov	r0, r5
 80113ec:	47b0      	blx	r6
 80113ee:	1c43      	adds	r3, r0, #1
 80113f0:	89a3      	ldrh	r3, [r4, #12]
 80113f2:	d106      	bne.n	8011402 <__sflush_r+0x62>
 80113f4:	6829      	ldr	r1, [r5, #0]
 80113f6:	291d      	cmp	r1, #29
 80113f8:	d82b      	bhi.n	8011452 <__sflush_r+0xb2>
 80113fa:	4a2a      	ldr	r2, [pc, #168]	@ (80114a4 <__sflush_r+0x104>)
 80113fc:	40ca      	lsrs	r2, r1
 80113fe:	07d6      	lsls	r6, r2, #31
 8011400:	d527      	bpl.n	8011452 <__sflush_r+0xb2>
 8011402:	2200      	movs	r2, #0
 8011404:	6062      	str	r2, [r4, #4]
 8011406:	04d9      	lsls	r1, r3, #19
 8011408:	6922      	ldr	r2, [r4, #16]
 801140a:	6022      	str	r2, [r4, #0]
 801140c:	d504      	bpl.n	8011418 <__sflush_r+0x78>
 801140e:	1c42      	adds	r2, r0, #1
 8011410:	d101      	bne.n	8011416 <__sflush_r+0x76>
 8011412:	682b      	ldr	r3, [r5, #0]
 8011414:	b903      	cbnz	r3, 8011418 <__sflush_r+0x78>
 8011416:	6560      	str	r0, [r4, #84]	@ 0x54
 8011418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801141a:	602f      	str	r7, [r5, #0]
 801141c:	b1b9      	cbz	r1, 801144e <__sflush_r+0xae>
 801141e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011422:	4299      	cmp	r1, r3
 8011424:	d002      	beq.n	801142c <__sflush_r+0x8c>
 8011426:	4628      	mov	r0, r5
 8011428:	f7ff fb4a 	bl	8010ac0 <_free_r>
 801142c:	2300      	movs	r3, #0
 801142e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011430:	e00d      	b.n	801144e <__sflush_r+0xae>
 8011432:	2301      	movs	r3, #1
 8011434:	4628      	mov	r0, r5
 8011436:	47b0      	blx	r6
 8011438:	4602      	mov	r2, r0
 801143a:	1c50      	adds	r0, r2, #1
 801143c:	d1c9      	bne.n	80113d2 <__sflush_r+0x32>
 801143e:	682b      	ldr	r3, [r5, #0]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d0c6      	beq.n	80113d2 <__sflush_r+0x32>
 8011444:	2b1d      	cmp	r3, #29
 8011446:	d001      	beq.n	801144c <__sflush_r+0xac>
 8011448:	2b16      	cmp	r3, #22
 801144a:	d11e      	bne.n	801148a <__sflush_r+0xea>
 801144c:	602f      	str	r7, [r5, #0]
 801144e:	2000      	movs	r0, #0
 8011450:	e022      	b.n	8011498 <__sflush_r+0xf8>
 8011452:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011456:	b21b      	sxth	r3, r3
 8011458:	e01b      	b.n	8011492 <__sflush_r+0xf2>
 801145a:	690f      	ldr	r7, [r1, #16]
 801145c:	2f00      	cmp	r7, #0
 801145e:	d0f6      	beq.n	801144e <__sflush_r+0xae>
 8011460:	0793      	lsls	r3, r2, #30
 8011462:	680e      	ldr	r6, [r1, #0]
 8011464:	bf08      	it	eq
 8011466:	694b      	ldreq	r3, [r1, #20]
 8011468:	600f      	str	r7, [r1, #0]
 801146a:	bf18      	it	ne
 801146c:	2300      	movne	r3, #0
 801146e:	eba6 0807 	sub.w	r8, r6, r7
 8011472:	608b      	str	r3, [r1, #8]
 8011474:	f1b8 0f00 	cmp.w	r8, #0
 8011478:	dde9      	ble.n	801144e <__sflush_r+0xae>
 801147a:	6a21      	ldr	r1, [r4, #32]
 801147c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801147e:	4643      	mov	r3, r8
 8011480:	463a      	mov	r2, r7
 8011482:	4628      	mov	r0, r5
 8011484:	47b0      	blx	r6
 8011486:	2800      	cmp	r0, #0
 8011488:	dc08      	bgt.n	801149c <__sflush_r+0xfc>
 801148a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801148e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011492:	81a3      	strh	r3, [r4, #12]
 8011494:	f04f 30ff 	mov.w	r0, #4294967295
 8011498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801149c:	4407      	add	r7, r0
 801149e:	eba8 0800 	sub.w	r8, r8, r0
 80114a2:	e7e7      	b.n	8011474 <__sflush_r+0xd4>
 80114a4:	20400001 	.word	0x20400001

080114a8 <_fflush_r>:
 80114a8:	b538      	push	{r3, r4, r5, lr}
 80114aa:	690b      	ldr	r3, [r1, #16]
 80114ac:	4605      	mov	r5, r0
 80114ae:	460c      	mov	r4, r1
 80114b0:	b913      	cbnz	r3, 80114b8 <_fflush_r+0x10>
 80114b2:	2500      	movs	r5, #0
 80114b4:	4628      	mov	r0, r5
 80114b6:	bd38      	pop	{r3, r4, r5, pc}
 80114b8:	b118      	cbz	r0, 80114c2 <_fflush_r+0x1a>
 80114ba:	6a03      	ldr	r3, [r0, #32]
 80114bc:	b90b      	cbnz	r3, 80114c2 <_fflush_r+0x1a>
 80114be:	f7fe fff7 	bl	80104b0 <__sinit>
 80114c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d0f3      	beq.n	80114b2 <_fflush_r+0xa>
 80114ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80114cc:	07d0      	lsls	r0, r2, #31
 80114ce:	d404      	bmi.n	80114da <_fflush_r+0x32>
 80114d0:	0599      	lsls	r1, r3, #22
 80114d2:	d402      	bmi.n	80114da <_fflush_r+0x32>
 80114d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114d6:	f7ff fae2 	bl	8010a9e <__retarget_lock_acquire_recursive>
 80114da:	4628      	mov	r0, r5
 80114dc:	4621      	mov	r1, r4
 80114de:	f7ff ff5f 	bl	80113a0 <__sflush_r>
 80114e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80114e4:	07da      	lsls	r2, r3, #31
 80114e6:	4605      	mov	r5, r0
 80114e8:	d4e4      	bmi.n	80114b4 <_fflush_r+0xc>
 80114ea:	89a3      	ldrh	r3, [r4, #12]
 80114ec:	059b      	lsls	r3, r3, #22
 80114ee:	d4e1      	bmi.n	80114b4 <_fflush_r+0xc>
 80114f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114f2:	f7ff fad5 	bl	8010aa0 <__retarget_lock_release_recursive>
 80114f6:	e7dd      	b.n	80114b4 <_fflush_r+0xc>

080114f8 <__swhatbuf_r>:
 80114f8:	b570      	push	{r4, r5, r6, lr}
 80114fa:	460c      	mov	r4, r1
 80114fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011500:	2900      	cmp	r1, #0
 8011502:	b096      	sub	sp, #88	@ 0x58
 8011504:	4615      	mov	r5, r2
 8011506:	461e      	mov	r6, r3
 8011508:	da0d      	bge.n	8011526 <__swhatbuf_r+0x2e>
 801150a:	89a3      	ldrh	r3, [r4, #12]
 801150c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011510:	f04f 0100 	mov.w	r1, #0
 8011514:	bf14      	ite	ne
 8011516:	2340      	movne	r3, #64	@ 0x40
 8011518:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801151c:	2000      	movs	r0, #0
 801151e:	6031      	str	r1, [r6, #0]
 8011520:	602b      	str	r3, [r5, #0]
 8011522:	b016      	add	sp, #88	@ 0x58
 8011524:	bd70      	pop	{r4, r5, r6, pc}
 8011526:	466a      	mov	r2, sp
 8011528:	f000 f862 	bl	80115f0 <_fstat_r>
 801152c:	2800      	cmp	r0, #0
 801152e:	dbec      	blt.n	801150a <__swhatbuf_r+0x12>
 8011530:	9901      	ldr	r1, [sp, #4]
 8011532:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011536:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801153a:	4259      	negs	r1, r3
 801153c:	4159      	adcs	r1, r3
 801153e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011542:	e7eb      	b.n	801151c <__swhatbuf_r+0x24>

08011544 <__smakebuf_r>:
 8011544:	898b      	ldrh	r3, [r1, #12]
 8011546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011548:	079d      	lsls	r5, r3, #30
 801154a:	4606      	mov	r6, r0
 801154c:	460c      	mov	r4, r1
 801154e:	d507      	bpl.n	8011560 <__smakebuf_r+0x1c>
 8011550:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011554:	6023      	str	r3, [r4, #0]
 8011556:	6123      	str	r3, [r4, #16]
 8011558:	2301      	movs	r3, #1
 801155a:	6163      	str	r3, [r4, #20]
 801155c:	b003      	add	sp, #12
 801155e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011560:	ab01      	add	r3, sp, #4
 8011562:	466a      	mov	r2, sp
 8011564:	f7ff ffc8 	bl	80114f8 <__swhatbuf_r>
 8011568:	9f00      	ldr	r7, [sp, #0]
 801156a:	4605      	mov	r5, r0
 801156c:	4639      	mov	r1, r7
 801156e:	4630      	mov	r0, r6
 8011570:	f7fe fe86 	bl	8010280 <_malloc_r>
 8011574:	b948      	cbnz	r0, 801158a <__smakebuf_r+0x46>
 8011576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801157a:	059a      	lsls	r2, r3, #22
 801157c:	d4ee      	bmi.n	801155c <__smakebuf_r+0x18>
 801157e:	f023 0303 	bic.w	r3, r3, #3
 8011582:	f043 0302 	orr.w	r3, r3, #2
 8011586:	81a3      	strh	r3, [r4, #12]
 8011588:	e7e2      	b.n	8011550 <__smakebuf_r+0xc>
 801158a:	89a3      	ldrh	r3, [r4, #12]
 801158c:	6020      	str	r0, [r4, #0]
 801158e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011592:	81a3      	strh	r3, [r4, #12]
 8011594:	9b01      	ldr	r3, [sp, #4]
 8011596:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801159a:	b15b      	cbz	r3, 80115b4 <__smakebuf_r+0x70>
 801159c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80115a0:	4630      	mov	r0, r6
 80115a2:	f000 f837 	bl	8011614 <_isatty_r>
 80115a6:	b128      	cbz	r0, 80115b4 <__smakebuf_r+0x70>
 80115a8:	89a3      	ldrh	r3, [r4, #12]
 80115aa:	f023 0303 	bic.w	r3, r3, #3
 80115ae:	f043 0301 	orr.w	r3, r3, #1
 80115b2:	81a3      	strh	r3, [r4, #12]
 80115b4:	89a3      	ldrh	r3, [r4, #12]
 80115b6:	431d      	orrs	r5, r3
 80115b8:	81a5      	strh	r5, [r4, #12]
 80115ba:	e7cf      	b.n	801155c <__smakebuf_r+0x18>

080115bc <memmove>:
 80115bc:	4288      	cmp	r0, r1
 80115be:	b510      	push	{r4, lr}
 80115c0:	eb01 0402 	add.w	r4, r1, r2
 80115c4:	d902      	bls.n	80115cc <memmove+0x10>
 80115c6:	4284      	cmp	r4, r0
 80115c8:	4623      	mov	r3, r4
 80115ca:	d807      	bhi.n	80115dc <memmove+0x20>
 80115cc:	1e43      	subs	r3, r0, #1
 80115ce:	42a1      	cmp	r1, r4
 80115d0:	d008      	beq.n	80115e4 <memmove+0x28>
 80115d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80115d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80115da:	e7f8      	b.n	80115ce <memmove+0x12>
 80115dc:	4402      	add	r2, r0
 80115de:	4601      	mov	r1, r0
 80115e0:	428a      	cmp	r2, r1
 80115e2:	d100      	bne.n	80115e6 <memmove+0x2a>
 80115e4:	bd10      	pop	{r4, pc}
 80115e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80115ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80115ee:	e7f7      	b.n	80115e0 <memmove+0x24>

080115f0 <_fstat_r>:
 80115f0:	b538      	push	{r3, r4, r5, lr}
 80115f2:	4d07      	ldr	r5, [pc, #28]	@ (8011610 <_fstat_r+0x20>)
 80115f4:	2300      	movs	r3, #0
 80115f6:	4604      	mov	r4, r0
 80115f8:	4608      	mov	r0, r1
 80115fa:	4611      	mov	r1, r2
 80115fc:	602b      	str	r3, [r5, #0]
 80115fe:	f7f5 fea7 	bl	8007350 <_fstat>
 8011602:	1c43      	adds	r3, r0, #1
 8011604:	d102      	bne.n	801160c <_fstat_r+0x1c>
 8011606:	682b      	ldr	r3, [r5, #0]
 8011608:	b103      	cbz	r3, 801160c <_fstat_r+0x1c>
 801160a:	6023      	str	r3, [r4, #0]
 801160c:	bd38      	pop	{r3, r4, r5, pc}
 801160e:	bf00      	nop
 8011610:	200033fc 	.word	0x200033fc

08011614 <_isatty_r>:
 8011614:	b538      	push	{r3, r4, r5, lr}
 8011616:	4d06      	ldr	r5, [pc, #24]	@ (8011630 <_isatty_r+0x1c>)
 8011618:	2300      	movs	r3, #0
 801161a:	4604      	mov	r4, r0
 801161c:	4608      	mov	r0, r1
 801161e:	602b      	str	r3, [r5, #0]
 8011620:	f7f5 fea6 	bl	8007370 <_isatty>
 8011624:	1c43      	adds	r3, r0, #1
 8011626:	d102      	bne.n	801162e <_isatty_r+0x1a>
 8011628:	682b      	ldr	r3, [r5, #0]
 801162a:	b103      	cbz	r3, 801162e <_isatty_r+0x1a>
 801162c:	6023      	str	r3, [r4, #0]
 801162e:	bd38      	pop	{r3, r4, r5, pc}
 8011630:	200033fc 	.word	0x200033fc

08011634 <_realloc_r>:
 8011634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011638:	4607      	mov	r7, r0
 801163a:	4614      	mov	r4, r2
 801163c:	460d      	mov	r5, r1
 801163e:	b921      	cbnz	r1, 801164a <_realloc_r+0x16>
 8011640:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011644:	4611      	mov	r1, r2
 8011646:	f7fe be1b 	b.w	8010280 <_malloc_r>
 801164a:	b92a      	cbnz	r2, 8011658 <_realloc_r+0x24>
 801164c:	f7ff fa38 	bl	8010ac0 <_free_r>
 8011650:	4625      	mov	r5, r4
 8011652:	4628      	mov	r0, r5
 8011654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011658:	f000 f81a 	bl	8011690 <_malloc_usable_size_r>
 801165c:	4284      	cmp	r4, r0
 801165e:	4606      	mov	r6, r0
 8011660:	d802      	bhi.n	8011668 <_realloc_r+0x34>
 8011662:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011666:	d8f4      	bhi.n	8011652 <_realloc_r+0x1e>
 8011668:	4621      	mov	r1, r4
 801166a:	4638      	mov	r0, r7
 801166c:	f7fe fe08 	bl	8010280 <_malloc_r>
 8011670:	4680      	mov	r8, r0
 8011672:	b908      	cbnz	r0, 8011678 <_realloc_r+0x44>
 8011674:	4645      	mov	r5, r8
 8011676:	e7ec      	b.n	8011652 <_realloc_r+0x1e>
 8011678:	42b4      	cmp	r4, r6
 801167a:	4622      	mov	r2, r4
 801167c:	4629      	mov	r1, r5
 801167e:	bf28      	it	cs
 8011680:	4632      	movcs	r2, r6
 8011682:	f7ff fa0e 	bl	8010aa2 <memcpy>
 8011686:	4629      	mov	r1, r5
 8011688:	4638      	mov	r0, r7
 801168a:	f7ff fa19 	bl	8010ac0 <_free_r>
 801168e:	e7f1      	b.n	8011674 <_realloc_r+0x40>

08011690 <_malloc_usable_size_r>:
 8011690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011694:	1f18      	subs	r0, r3, #4
 8011696:	2b00      	cmp	r3, #0
 8011698:	bfbc      	itt	lt
 801169a:	580b      	ldrlt	r3, [r1, r0]
 801169c:	18c0      	addlt	r0, r0, r3
 801169e:	4770      	bx	lr

080116a0 <_init>:
 80116a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116a2:	bf00      	nop
 80116a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116a6:	bc08      	pop	{r3}
 80116a8:	469e      	mov	lr, r3
 80116aa:	4770      	bx	lr

080116ac <_fini>:
 80116ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116ae:	bf00      	nop
 80116b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116b2:	bc08      	pop	{r3}
 80116b4:	469e      	mov	lr, r3
 80116b6:	4770      	bx	lr
