{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 09:46:05 2014 " "Info: Processing started: Wed Dec 24 09:46:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program/alter/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\cnt:nclr register state.c 169.26 MHz 5.908 ns Internal " "Info: Clock \"clk\" has Internal fmax of 169.26 MHz between source register \"\\cnt:nclr\" and destination register \"state.c\" (period= 5.908 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.647 ns + Longest register register " "Info: + Longest register to register delay is 5.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\cnt:nclr 1 REG LC_X55_Y22_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.575 ns) 1.384 ns Add0~14COUT1_36 2 COMB LC_X55_Y22_N5 2 " "Info: 2: + IC(0.809 ns) + CELL(0.575 ns) = 1.384 ns; Loc. = LC_X55_Y22_N5; Fanout = 2; COMB Node = 'Add0~14COUT1_36'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { \cnt:nclr Add0~14COUT1_36 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.464 ns Add0~20COUT1_38 3 COMB LC_X55_Y22_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.464 ns; Loc. = LC_X55_Y22_N6; Fanout = 2; COMB Node = 'Add0~20COUT1_38'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~14COUT1_36 Add0~20COUT1_38 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.072 ns Add0~24 4 COMB LC_X55_Y22_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 2.072 ns; Loc. = LC_X55_Y22_N7; Fanout = 3; COMB Node = 'Add0~24'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~20COUT1_38 Add0~24 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.114 ns) 2.889 ns Add0~29 5 COMB LC_X56_Y22_N5 1 " "Info: 5: + IC(0.703 ns) + CELL(0.114 ns) = 2.889 ns; Loc. = LC_X56_Y22_N5; Fanout = 1; COMB Node = 'Add0~29'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Add0~24 Add0~29 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 3.421 ns Equal0~3 6 COMB LC_X56_Y22_N0 1 " "Info: 6: + IC(0.418 ns) + CELL(0.114 ns) = 3.421 ns; Loc. = LC_X56_Y22_N0; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Add0~29 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.442 ns) 4.548 ns Equal0~4 7 COMB LC_X55_Y22_N4 5 " "Info: 7: + IC(0.685 ns) + CELL(0.442 ns) = 4.548 ns; Loc. = LC_X55_Y22_N4; Fanout = 5; COMB Node = 'Equal0~4'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.309 ns) 5.647 ns state.c 8 REG LC_X54_Y22_N6 4 " "Info: 8: + IC(0.790 ns) + CELL(0.309 ns) = 5.647 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Equal0~4 state.c } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.242 ns ( 39.70 % ) " "Info: Total cell delay = 2.242 ns ( 39.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.405 ns ( 60.30 % ) " "Info: Total interconnect delay = 3.405 ns ( 60.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.647 ns" { \cnt:nclr Add0~14COUT1_36 Add0~20COUT1_38 Add0~24 Add0~29 Equal0~3 Equal0~4 state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "5.647 ns" { \cnt:nclr {} Add0~14COUT1_36 {} Add0~20COUT1_38 {} Add0~24 {} Add0~29 {} Equal0~3 {} Equal0~4 {} state.c {} } { 0.000ns 0.809ns 0.000ns 0.000ns 0.703ns 0.418ns 0.685ns 0.790ns } { 0.000ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns state.c 2 REG LC_X54_Y22_N6 4 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk state.c } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.c {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:nclr 2 REG LC_X55_Y22_N0 14 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.c {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.647 ns" { \cnt:nclr Add0~14COUT1_36 Add0~20COUT1_38 Add0~24 Add0~29 Equal0~3 Equal0~4 state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "5.647 ns" { \cnt:nclr {} Add0~14COUT1_36 {} Add0~20COUT1_38 {} Add0~24 {} Add0~29 {} Equal0~3 {} Equal0~4 {} state.c {} } { 0.000ns 0.809ns 0.000ns 0.000ns 0.703ns 0.418ns 0.685ns 0.790ns } { 0.000ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.442ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.c {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.c k clk 8.996 ns register " "Info: tsu for register \"state.c\" (data pin = \"k\", clock pin = \"clk\") is 8.996 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.075 ns + Longest pin register " "Info: + Longest pin to register delay is 12.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns k 1 PIN PIN_M16 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M16; Fanout = 4; PIN Node = 'k'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.593 ns) + CELL(0.590 ns) 9.652 ns Equal0~1 2 COMB LC_X54_Y22_N3 1 " "Info: 2: + IC(7.593 ns) + CELL(0.590 ns) = 9.652 ns; Loc. = LC_X54_Y22_N3; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.183 ns" { k Equal0~1 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.292 ns) 10.680 ns Equal0~2 3 COMB LC_X55_Y22_N3 1 " "Info: 3: + IC(0.736 ns) + CELL(0.292 ns) = 10.680 ns; Loc. = LC_X55_Y22_N3; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.976 ns Equal0~4 4 COMB LC_X55_Y22_N4 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 10.976 ns; Loc. = LC_X55_Y22_N4; Fanout = 5; COMB Node = 'Equal0~4'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal0~2 Equal0~4 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.309 ns) 12.075 ns state.c 5 REG LC_X54_Y22_N6 4 " "Info: 5: + IC(0.790 ns) + CELL(0.309 ns) = 12.075 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Equal0~4 state.c } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.774 ns ( 22.97 % ) " "Info: Total cell delay = 2.774 ns ( 22.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.301 ns ( 77.03 % ) " "Info: Total interconnect delay = 9.301 ns ( 77.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "12.075 ns" { k Equal0~1 Equal0~2 Equal0~4 state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "12.075 ns" { k {} k~out0 {} Equal0~1 {} Equal0~2 {} Equal0~4 {} state.c {} } { 0.000ns 0.000ns 7.593ns 0.736ns 0.182ns 0.790ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns state.c 2 REG LC_X54_Y22_N6 4 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk state.c } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.c {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "12.075 ns" { k Equal0~1 Equal0~2 Equal0~4 state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "12.075 ns" { k {} k~out0 {} Equal0~1 {} Equal0~2 {} Equal0~4 {} state.c {} } { 0.000ns 0.000ns 7.593ns 0.736ns 0.182ns 0.790ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.c } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.c {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ym ym~reg0 9.371 ns register " "Info: tco from clock \"clk\" to destination pin \"ym\" through register \"ym~reg0\" is 9.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns ym~reg0 2 REG LC_X39_Y21_N5 1 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X39_Y21_N5; Fanout = 1; REG Node = 'ym~reg0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk ym~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk ym~reg0 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} ym~reg0 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.031 ns + Longest register pin " "Info: + Longest register to pin delay is 6.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ym~reg0 1 REG LC_X39_Y21_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N5; Fanout = 1; REG Node = 'ym~reg0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ym~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.923 ns) + CELL(2.108 ns) 6.031 ns ym 2 PIN PIN_Y12 0 " "Info: 2: + IC(3.923 ns) + CELL(2.108 ns) = 6.031 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'ym'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { ym~reg0 ym } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 34.95 % ) " "Info: Total cell delay = 2.108 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.923 ns ( 65.05 % ) " "Info: Total interconnect delay = 3.923 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { ym~reg0 ym } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.031 ns" { ym~reg0 {} ym {} } { 0.000ns 3.923ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk ym~reg0 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} ym~reg0 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { ym~reg0 ym } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.031 ns" { ym~reg0 {} ym {} } { 0.000ns 3.923ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "\\cnt:nclr j clk -6.850 ns register " "Info: th for register \"\\cnt:nclr\" (data pin = \"j\", clock pin = \"clk\") is -6.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:nclr 2 REG LC_X55_Y22_N0 14 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns j 1 PIN PIN_F14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_F14; Fanout = 4; PIN Node = 'j'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.698 ns) + CELL(0.292 ns) 8.465 ns Equal0~0 2 COMB LC_X55_Y22_N2 1 " "Info: 2: + IC(6.698 ns) + CELL(0.292 ns) = 8.465 ns; Loc. = LC_X55_Y22_N2; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.990 ns" { j Equal0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.761 ns Equal0~2 3 COMB LC_X55_Y22_N3 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 8.761 ns; Loc. = LC_X55_Y22_N3; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.057 ns Equal0~4 4 COMB LC_X55_Y22_N4 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 9.057 ns; Loc. = LC_X55_Y22_N4; Fanout = 5; COMB Node = 'Equal0~4'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal0~2 Equal0~4 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.478 ns) 9.981 ns \\cnt:nclr 5 REG LC_X55_Y22_N0 14 " "Info: 5: + IC(0.446 ns) + CELL(0.478 ns) = 9.981 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { Equal0~4 \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 24.78 % ) " "Info: Total cell delay = 2.473 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.508 ns ( 75.22 % ) " "Info: Total interconnect delay = 7.508 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.981 ns" { j Equal0~0 Equal0~2 Equal0~4 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.981 ns" { j {} j~out0 {} Equal0~0 {} Equal0~2 {} Equal0~4 {} \cnt:nclr {} } { 0.000ns 0.000ns 6.698ns 0.182ns 0.182ns 0.446ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.981 ns" { j Equal0~0 Equal0~2 Equal0~4 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.981 ns" { j {} j~out0 {} Equal0~0 {} Equal0~2 {} Equal0~4 {} \cnt:nclr {} } { 0.000ns 0.000ns 6.698ns 0.182ns 0.182ns 0.446ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 09:46:06 2014 " "Info: Processing ended: Wed Dec 24 09:46:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
