// Seed: 3359372070
module module_0;
  wire id_1;
  assign module_2.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd3
) (
    output wire id_0,
    output uwire id_1,
    output wor id_2,
    input tri1 id_3,
    output supply0 _id_4,
    output tri1 id_5
);
  wire [-1 : -1] id_7;
  module_0 modCall_1 ();
  wire id_8[1 'b0 : id_4];
endmodule
module module_2 #(
    parameter id_6 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  assign id_4 = id_3[id_6];
endmodule
