module partsel_00174(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [4:29] x4;
  wire signed [7:27] x5;
  wire signed [6:30] x6;
  wire signed [3:25] x7;
  wire [2:31] x8;
  wire signed [0:25] x9;
  wire signed [5:26] x10;
  wire signed [26:5] x11;
  wire signed [26:7] x12;
  wire signed [4:26] x13;
  wire [30:5] x14;
  wire [26:0] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:29] p0 = 517560940;
  localparam [6:25] p1 = 883172854;
  localparam [6:30] p2 = 231210791;
  localparam signed [30:7] p3 = 88238798;
  assign x4 = p2[2 + s0 -: 5];
  assign x5 = x2;
  assign x6 = x2;
  assign x7 = (p3 + x0);
  assign x8 = {2{p1[26 + s0 -: 2]}};
  assign x9 = ((x3 - (({x1[3 + s1 -: 3], x3[6 + s2]} | {p0[19 + s3], x1}) - (!ctrl[1] || ctrl[0] && ctrl[0] ? p3 : ((x7[11 + s1] & p3) - x1[2 + s0 -: 2])))) ^ p3);
  assign x10 = x9[5 + s3];
  assign x11 = (x7[28 + s2 +: 2] ^ (p0 ^ ((ctrl[1] && !ctrl[3] && ctrl[1] ? x1[23] : (p2[15] | p2[15 + s1 +: 8])) & {x2[17 + s1 +: 1], (p0 + p0)})));
  assign x12 = {{2{p0[18 -: 2]}}, {p0, ((p0[5 + s3 -: 4] ^ {p2[12 + s1], x9[19 + s2 +: 1]}) | p1[16 +: 4])}};
  assign x13 = p0[27 + s3 -: 7];
  assign x14 = {2{p0[23 -: 3]}};
  assign x15 = ((!ctrl[3] && !ctrl[3] || !ctrl[2] ? (p3 - ({2{x7[18 + s3 -: 6]}} - {p3[19 -: 4], x1[13 -: 4]})) : ((x4 ^ (p2[16 +: 1] & p3[4 + s3])) & (p1[14 +: 3] + x1[15 + s0]))) | p0[18 +: 2]);
  assign y0 = (ctrl[2] && !ctrl[0] || !ctrl[3] ? x1[29 + s1 +: 6] : ({x15[19 +: 1], {2{{2{x6[14 -: 2]}}}}} + (((x11 | x15[1 + s1 +: 1]) | (x10[16 + s0 +: 3] & x9[27 + s1 -: 6])) ^ {2{(x0 | p0[17 +: 1])}})));
  assign y1 = x0[17 +: 1];
  assign y2 = {2{p3[6 + s2]}};
  assign y3 = {({2{((x10 - x12) - x9[19 -: 3])}} & x1[21]), p2[12 + s2 -: 6]};
endmodule
