
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
A_reg_0_/D
A_reg_1_/D
A_reg_2_/D
A_reg_3_/D
A_reg_4_/D
A_reg_5_/D
A_reg_6_/D
A_reg_7_/D
A_reg_8_/D
A_reg_9_/D
A_reg_10_/D
A_reg_11_/D
A_reg_12_/D
A_reg_13_/D
A_reg_14_/D
A_reg_15_/D
A_reg_16_/D
A_reg_17_/D
A_reg_18_/D
A_reg_19_/D
A_reg_20_/D
A_reg_21_/D
A_reg_22_/D
A_reg_23_/D
A_reg_24_/D
A_reg_25_/D
A_reg_26_/D
A_reg_27_/D
A_reg_28_/D
A_reg_29_/D
A_reg_30_/D
A_reg_31_/D
B_reg_0_/D
B_reg_1_/D
B_reg_2_/D
B_reg_3_/D
B_reg_4_/D
B_reg_5_/D
B_reg_6_/D
B_reg_7_/D
B_reg_8_/D
B_reg_9_/D
B_reg_10_/D
B_reg_11_/D
B_reg_12_/D
B_reg_13_/D
B_reg_14_/D
B_reg_15_/D
B_reg_16_/D
B_reg_17_/D
B_reg_18_/D
B_reg_19_/D
B_reg_20_/D
B_reg_21_/D
B_reg_22_/D
B_reg_23_/D
B_reg_24_/D
B_reg_25_/D
B_reg_26_/D
B_reg_27_/D
B_reg_28_/D
B_reg_29_/D
B_reg_30_/D
B_reg_31_/D
NS_reg_0_/D
NS_reg_1_/D
PS_reg_0_/D
PS_reg_1_/D
cout
cout_reg/D
high_output_reg_0_/D
high_output_reg_1_/D
high_output_reg_2_/D
high_output_reg_3_/D
high_output_reg_4_/D
high_output_reg_5_/D
high_output_reg_6_/D
high_output_reg_7_/D
high_output_reg_8_/D
high_output_reg_9_/D
high_output_reg_10_/D
high_output_reg_11_/D
high_output_reg_12_/D
high_output_reg_13_/D
high_output_reg_14_/D
high_output_reg_15_/D
high_output_reg_16_/D
high_output_reg_17_/D
high_output_reg_18_/D
high_output_reg_19_/D
high_output_reg_20_/D
high_output_reg_21_/D
high_output_reg_22_/D
high_output_reg_23_/D
high_output_reg_24_/D
high_output_reg_25_/D
high_output_reg_26_/D
high_output_reg_27_/D
high_output_reg_28_/D
high_output_reg_29_/D
high_output_reg_30_/D
high_output_reg_31_/D
low_output_reg_0_/D
low_output_reg_1_/D
low_output_reg_2_/D
low_output_reg_3_/D
low_output_reg_4_/D
low_output_reg_5_/D
low_output_reg_6_/D
low_output_reg_7_/D
low_output_reg_8_/D
low_output_reg_9_/D
low_output_reg_10_/D
low_output_reg_11_/D
low_output_reg_12_/D
low_output_reg_13_/D
low_output_reg_14_/D
low_output_reg_15_/D
low_output_reg_16_/D
low_output_reg_17_/D
low_output_reg_18_/D
low_output_reg_19_/D
low_output_reg_20_/D
low_output_reg_21_/D
low_output_reg_22_/D
low_output_reg_23_/D
low_output_reg_24_/D
low_output_reg_25_/D
low_output_reg_26_/D
low_output_reg_27_/D
low_output_reg_28_/D
low_output_reg_29_/D
low_output_reg_30_/D
low_output_reg_31_/D
sum[0]
sum[1]
sum[2]
sum[3]
sum[4]
sum[5]
sum[6]
sum[7]
sum[8]
sum[9]
sum[10]
sum[11]
sum[12]
sum[13]
sum[14]
sum[15]
sum[16]
sum[17]
sum[18]
sum[19]
sum[20]
sum[21]
sum[22]
sum[23]
sum[24]
sum[25]
sum[26]
sum[27]
sum[28]
sum[29]
sum[30]
sum[31]
sum[32]
sum[33]
sum[34]
sum[35]
sum[36]
sum[37]
sum[38]
sum[39]
sum[40]
sum[41]
sum[42]
sum[43]
sum[44]
sum[45]
sum[46]
sum[47]
sum[48]
sum[49]
sum[50]
sum[51]
sum[52]
sum[53]
sum[54]
sum[55]
sum[56]
sum[57]
sum[58]
sum[59]
sum[60]
sum[61]
sum[62]
sum[63]
sum_reg_0_/D
sum_reg_1_/D
sum_reg_2_/D
sum_reg_3_/D
sum_reg_4_/D
sum_reg_5_/D
sum_reg_6_/D
sum_reg_7_/D
sum_reg_8_/D
sum_reg_9_/D
sum_reg_10_/D
sum_reg_11_/D
sum_reg_12_/D
sum_reg_13_/D
sum_reg_14_/D
sum_reg_15_/D
sum_reg_16_/D
sum_reg_17_/D
sum_reg_18_/D
sum_reg_19_/D
sum_reg_20_/D
sum_reg_21_/D
sum_reg_22_/D
sum_reg_23_/D
sum_reg_24_/D
sum_reg_25_/D
sum_reg_26_/D
sum_reg_27_/D
sum_reg_28_/D
sum_reg_29_/D
sum_reg_30_/D
sum_reg_31_/D
sum_reg_32_/D
sum_reg_33_/D
sum_reg_34_/D
sum_reg_35_/D
sum_reg_36_/D
sum_reg_37_/D
sum_reg_38_/D
sum_reg_39_/D
sum_reg_40_/D
sum_reg_41_/D
sum_reg_42_/D
sum_reg_43_/D
sum_reg_44_/D
sum_reg_45_/D
sum_reg_46_/D
sum_reg_47_/D
sum_reg_48_/D
sum_reg_49_/D
sum_reg_50_/D
sum_reg_51_/D
sum_reg_52_/D
sum_reg_53_/D
sum_reg_54_/D
sum_reg_55_/D
sum_reg_56_/D
sum_reg_57_/D
sum_reg_58_/D
sum_reg_59_/D
sum_reg_60_/D
sum_reg_61_/D
sum_reg_62_/D
sum_reg_63_/D
temp_c_reg/D
temp_cin_reg/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
