
             Lattice Mapping Report File for Design Module 'mul8'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Industrial
     mult8_mult8.ngd -o mult8_mult8_map.ncd -pr mult8_mult8.prf -mp
     mult8_mult8.mrp -lpf
     C:/CursoArqui/multiplicador8bit/mult8/mult8_mult8_synplify.lpf -lpf
     C:/CursoArqui/multiplicador8bit/mult8.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  09/24/18  09:28:19

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        44 out of  3432 (1%)
      SLICEs as Logic/ROM:     44 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         39 out of  3432 (1%)
   Number of LUT4s:         88 out of  6864 (1%)
      Number used as logic LUTs:         10
      Number used as distributed RAM:     0
      Number used as ripple logic:       78
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0

                                    Page 1




Design:  mul8                                          Date:  09/24/18  09:28:19

Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
     Net Bi_c[0]: 13 loads
     Net Bi_c[1]: 12 loads
     Net Ai_c[2]: 10 loads
     Net Ai_c[0]: 9 loads
     Net Ai_c[1]: 9 loads
     Net Ai_c[3]: 9 loads
     Net Ai_c[4]: 9 loads
     Net Ai_c[5]: 9 loads
     Net Ai_c[6]: 9 loads
     Net Ai_c[7]: 9 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Ri[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[5]               | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  mul8                                          Date:  09/24/18  09:28:19

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| Ri[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ri[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal Ri_madd_s_11_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_s_11_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_5_cry_2_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_5_cry_2_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal Ri_madd_5_s_11_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_5_s_11_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_4_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_4_cry_0_0_S0 undriven or does not drive anything - clipped.

                                    Page 3




Design:  mul8                                          Date:  09/24/18  09:28:19

Removed logic (cont)
--------------------
Signal N_3 undriven or does not drive anything - clipped.
Signal Ri_madd_4_cry_9_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_3_cry_1_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_3_cry_1_0_S0 undriven or does not drive anything - clipped.
Signal N_4 undriven or does not drive anything - clipped.
Signal Ri_madd_3_cry_8_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_2_cry_1_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_2_cry_1_0_S0 undriven or does not drive anything - clipped.
Signal N_5 undriven or does not drive anything - clipped.
Signal Ri_madd_2_cry_8_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_1_cry_1_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_1_cry_1_0_S0 undriven or does not drive anything - clipped.
Signal N_6 undriven or does not drive anything - clipped.
Signal Ri_madd_1_cry_8_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_0_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_0_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_7 undriven or does not drive anything - clipped.
Signal Ri_madd_0_cry_7_0_COUT undriven or does not drive anything - clipped.
Signal Ri_madd_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal Ri_madd_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block GND was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        





















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
