$date
	Sun Mar 10 15:34:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_41_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$var wire 1 ( m2 $end
$var wire 1 ) m1 $end
$scope module mux1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 & s $end
$var reg 1 ) y $end
$upscope $end
$scope module mux2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & s $end
$var reg 1 ( y $end
$upscope $end
$scope module mux3 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 ' s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
#2
0%
1(
1$
#3
1%
#4
0%
0(
0$
1#
#5
1%
#6
0%
1(
1$
#7
1%
#8
0%
0(
0$
0#
1!
1)
1"
#9
1%
#10
0%
1(
1$
#11
1%
#12
0%
0(
0$
1#
#13
1%
#14
0%
1(
1$
#15
1%
#16
0%
0(
0$
0#
0!
0)
0"
1'
#17
1%
#18
0%
1!
1(
1$
#19
1%
#20
0%
0!
0(
0$
1#
#21
1%
#22
0%
1!
1(
1$
#23
1%
#24
0%
0!
0(
0$
0#
1)
1"
#25
1%
#26
0%
1!
1(
1$
#27
1%
#28
0%
0!
0(
0$
1#
#29
1%
#30
0%
1!
1(
1$
#31
1%
#32
0%
0!
0(
0$
0#
0)
0"
0'
1&
#33
1(
1%
#34
0(
0%
1$
#35
1(
1%
#36
0(
0%
0$
1!
1)
1#
#37
1(
1%
#38
0(
0%
1$
#39
1(
1%
#40
0(
0%
0$
0!
0)
0#
1"
#41
1(
1%
#42
0(
0%
1$
#43
1(
1%
#44
0(
0%
0$
1!
1)
1#
#45
1(
1%
#46
0(
0%
1$
#47
1(
1%
#48
0(
0%
0$
0!
0)
0#
0"
1'
#49
1!
1(
1%
#50
0!
0(
0%
1$
#51
1!
1(
1%
#52
0!
0(
0%
0$
1)
1#
#53
1!
1(
1%
#54
0!
0(
0%
1$
#55
1!
1(
1%
#56
0!
0(
0%
0$
0)
0#
1"
#57
1!
1(
1%
#58
0!
0(
0%
1$
#59
1!
1(
1%
#60
0!
0(
0%
0$
1)
1#
#61
1!
1(
1%
#62
0!
0(
0%
1$
#63
1!
1(
1%
