<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Mon Jul 17 10:59:06 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   36.508MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "tenmegclock_c" 10.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 372.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.654ns  (49.5% logic, 50.5% route), 17 logic levels.

 Constraint Details:

     22.654ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.609ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF0_DE  ---     0.585     R8C12D.FCI to      R8C12D.F0 POPtimers/SLICE_27
ROUTE         2     1.427      R8C12D.F0 to      R8C10D.B0 POPtimers/Endof2ndMWpulse_6
C0TOFCO_DE  ---     1.023      R8C10D.B0 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF1_DE  ---     0.643      R8C9A.FCI to       R8C9A.F1 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F1 to       R8C7C.A0 POPtimers/Startopticalsample_12
C0TOFCO_DE  ---     1.023       R8C7C.A0 to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF0_DE  ---     0.585      R8C7D.FCI to       R8C7D.F0 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F0 to       R9C7D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C7D.A0 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.654   (49.5% logic, 50.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.624ns  (49.4% logic, 50.6% route), 18 logic levels.

 Constraint Details:

     22.624ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.639ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF0_DE  ---     0.585     R8C12D.FCI to      R8C12D.F0 POPtimers/SLICE_27
ROUTE         2     1.427      R8C12D.F0 to      R8C10D.B0 POPtimers/Endof2ndMWpulse_6
C0TOFCO_DE  ---     1.023      R8C10D.B0 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F0 to       R8C7B.A1 POPtimers/Startopticalsample_11
C1TOFCO_DE  ---     0.889       R8C7B.A1 to      R8C7B.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R8C7B.FCO to      R8C7C.FCI POPtimers/n1748
FCITOFCO_D  ---     0.162      R8C7C.FCI to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF0_DE  ---     0.585      R8C7D.FCI to       R8C7D.F0 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F0 to       R9C7D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C7D.A0 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.624   (49.4% logic, 50.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.624ns  (49.4% logic, 50.6% route), 18 logic levels.

 Constraint Details:

     22.624ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.639ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF0_DE  ---     0.585     R8C12D.FCI to      R8C12D.F0 POPtimers/SLICE_27
ROUTE         2     1.427      R8C12D.F0 to      R8C10D.B0 POPtimers/Endof2ndMWpulse_6
C0TOFCO_DE  ---     1.023      R8C10D.B0 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F0 to       R8C7B.A1 POPtimers/Startopticalsample_11
C1TOFCO_DE  ---     0.889       R8C7B.A1 to      R8C7B.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R8C7B.FCO to      R8C7C.FCI POPtimers/n1748
FCITOF0_DE  ---     0.585      R8C7C.FCI to       R8C7C.F0 POPtimers/SLICE_14
ROUTE         1     1.383       R8C7C.F0 to       R9C7C.A0 POPtimers/Endofopticalsample_12
C0TOFCO_DE  ---     1.023       R9C7C.A0 to      R9C7C.FCO POPtimers/sample2/SLICE_82
ROUTE         1     0.000      R9C7C.FCO to      R9C7D.FCI POPtimers/sample2/n1769
FCITOFCO_D  ---     0.162      R9C7D.FCI to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.624   (49.4% logic, 50.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.646ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.617ns  (49.5% logic, 50.5% route), 17 logic levels.

 Constraint Details:

     22.617ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.646ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_27
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/n1724
FCITOF0_DE  ---     0.585     R8C13A.FCI to      R8C13A.F0 POPtimers/SLICE_26
ROUTE         2     1.390      R8C13A.F0 to      R8C11A.A0 POPtimers/Endof2ndMWpulse_8
C0TOFCO_DE  ---     1.023      R8C11A.A0 to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF1_DE  ---     0.643      R8C9A.FCI to       R8C9A.F1 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F1 to       R8C7C.A0 POPtimers/Startopticalsample_12
C0TOFCO_DE  ---     1.023       R8C7C.A0 to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF0_DE  ---     0.585      R8C7D.FCI to       R8C7D.F0 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F0 to       R9C7D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C7D.A0 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.617   (49.5% logic, 50.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.587ns  (49.5% logic, 50.5% route), 18 logic levels.

 Constraint Details:

     22.587ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.676ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_27
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/n1724
FCITOF0_DE  ---     0.585     R8C13A.FCI to      R8C13A.F0 POPtimers/SLICE_26
ROUTE         2     1.390      R8C13A.F0 to      R8C11A.A0 POPtimers/Endof2ndMWpulse_8
C0TOFCO_DE  ---     1.023      R8C11A.A0 to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F0 to       R8C7B.A1 POPtimers/Startopticalsample_11
C1TOFCO_DE  ---     0.889       R8C7B.A1 to      R8C7B.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R8C7B.FCO to      R8C7C.FCI POPtimers/n1748
FCITOF0_DE  ---     0.585      R8C7C.FCI to       R8C7C.F0 POPtimers/SLICE_14
ROUTE         1     1.383       R8C7C.F0 to       R9C7C.A0 POPtimers/Endofopticalsample_12
C0TOFCO_DE  ---     1.023       R9C7C.A0 to      R9C7C.FCO POPtimers/sample2/SLICE_82
ROUTE         1     0.000      R9C7C.FCO to      R9C7D.FCI POPtimers/sample2/n1769
FCITOFCO_D  ---     0.162      R9C7D.FCI to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.587   (49.5% logic, 50.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.587ns  (49.5% logic, 50.5% route), 18 logic levels.

 Constraint Details:

     22.587ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.676ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_27
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/n1724
FCITOF0_DE  ---     0.585     R8C13A.FCI to      R8C13A.F0 POPtimers/SLICE_26
ROUTE         2     1.390      R8C13A.F0 to      R8C11A.A0 POPtimers/Endof2ndMWpulse_8
C0TOFCO_DE  ---     1.023      R8C11A.A0 to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F0 to       R8C7B.A1 POPtimers/Startopticalsample_11
C1TOFCO_DE  ---     0.889       R8C7B.A1 to      R8C7B.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R8C7B.FCO to      R8C7C.FCI POPtimers/n1748
FCITOFCO_D  ---     0.162      R8C7C.FCI to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF0_DE  ---     0.585      R8C7D.FCI to       R8C7D.F0 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F0 to       R9C7D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C7D.A0 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.587   (49.5% logic, 50.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.683ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.580ns  (49.3% logic, 50.7% route), 17 logic levels.

 Constraint Details:

     22.580ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.683ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF1_DE  ---     0.643     R8C12D.FCI to      R8C12D.F1 POPtimers/SLICE_27
ROUTE         2     1.429      R8C12D.F1 to      R8C10D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R8C10D.B1 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF1_DE  ---     0.643      R8C9A.FCI to       R8C9A.F1 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F1 to       R8C7C.A0 POPtimers/Startopticalsample_12
C0TOFCO_DE  ---     1.023       R8C7C.A0 to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF0_DE  ---     0.585      R8C7D.FCI to       R8C7D.F0 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F0 to       R9C7D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C7D.A0 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.580   (49.3% logic, 50.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.685ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.578ns  (49.3% logic, 50.7% route), 17 logic levels.

 Constraint Details:

     22.578ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.685ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF1_DE  ---     0.643     R9C14C.FCI to      R9C14C.F1 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F1 to      R8C12C.A1 POPtimers/Endof1stMWpulse_5
C1TOFCO_DE  ---     0.889      R8C12C.A1 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF0_DE  ---     0.585     R8C12D.FCI to      R8C12D.F0 POPtimers/SLICE_27
ROUTE         2     1.427      R8C12D.F0 to      R8C10D.B0 POPtimers/Endof2ndMWpulse_6
C0TOFCO_DE  ---     1.023      R8C10D.B0 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF1_DE  ---     0.643      R8C9A.FCI to       R8C9A.F1 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F1 to       R8C7C.A0 POPtimers/Startopticalsample_12
C0TOFCO_DE  ---     1.023       R8C7C.A0 to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF0_DE  ---     0.585      R8C7D.FCI to       R8C7D.F0 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F0 to       R9C7D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C7D.A0 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.578   (49.3% logic, 50.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.685ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.578ns  (49.3% logic, 50.7% route), 17 logic levels.

 Constraint Details:

     22.578ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.685ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF0_DE  ---     0.585     R8C12D.FCI to      R8C12D.F0 POPtimers/SLICE_27
ROUTE         2     1.427      R8C12D.F0 to      R8C10D.B0 POPtimers/Endof2ndMWpulse_6
C0TOFCO_DE  ---     1.023      R8C10D.B0 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF1_DE  ---     0.643      R8C9A.FCI to       R8C9A.F1 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F1 to       R8C7C.A0 POPtimers/Startopticalsample_12
C0TOFCO_DE  ---     1.023       R8C7C.A0 to      R8C7C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R8C7C.FCO to      R8C7D.FCI POPtimers/n1749
FCITOF1_DE  ---     0.643      R8C7D.FCI to       R8C7D.F1 POPtimers/SLICE_13
ROUTE         1     1.383       R8C7D.F1 to       R9C7D.A1 POPtimers/Endofopticalsample_15
C1TOFCO_DE  ---     0.889       R9C7D.A1 to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.578   (49.3% logic, 50.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 372.713ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        sample_output_82  (to clk_2M5 +)

   Delay:              22.550ns  (49.2% logic, 50.8% route), 18 logic levels.

 Constraint Details:

     22.550ns physical path delay POPtimers/piecounter/SLICE_118 to SLICE_215 meets
    400.000ns delay constraint less
      4.571ns skew and
      0.166ns DIN_SET requirement (totaling 395.263ns) by 372.713ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_118 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C16B.CLK to      R8C16B.Q0 POPtimers/piecounter/SLICE_118 (from POPtimers/piecounter/trigger)
ROUTE         3     1.777      R8C16B.Q0 to      R9C14A.B1 POPtimers/AdjustablePieOverTwo_1
C1TOFCO_DE  ---     0.889      R9C14A.B1 to     R9C14A.FCO POPtimers/SLICE_40
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI POPtimers/n1705
FCITOFCO_D  ---     0.162     R9C14B.FCI to     R9C14B.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI POPtimers/n1706
FCITOF0_DE  ---     0.585     R9C14C.FCI to      R9C14C.F0 POPtimers/SLICE_15
ROUTE         3     2.251      R9C14C.F0 to      R8C12C.A0 POPtimers/Endof1stMWpulse_4
C0TOFCO_DE  ---     1.023      R8C12C.A0 to     R8C12C.FCO POPtimers/SLICE_38
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/n1723
FCITOF1_DE  ---     0.643     R8C12D.FCI to      R8C12D.F1 POPtimers/SLICE_27
ROUTE         2     1.429      R8C12D.F1 to      R8C10D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R8C10D.B1 to     R8C10D.FCO POPtimers/SLICE_34
ROUTE         1     0.000     R8C10D.FCO to     R8C11A.FCI POPtimers/n1738
FCITOFCO_D  ---     0.162     R8C11A.FCI to     R8C11A.FCO POPtimers/SLICE_33
ROUTE         1     0.000     R8C11A.FCO to     R8C11B.FCI POPtimers/n1739
FCITOF0_DE  ---     0.585     R8C11B.FCI to      R8C11B.F0 POPtimers/SLICE_32
ROUTE         3     1.810      R8C11B.F0 to       R8C8D.A1 POPtimers/Startofprobepulse_10
C1TOFCO_DE  ---     0.889       R8C8D.A1 to      R8C8D.FCO POPtimers/SLICE_48
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/n1732
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/SLICE_47
ROUTE         2     1.390       R8C9A.F0 to       R8C7B.A1 POPtimers/Startopticalsample_11
C1TOFCO_DE  ---     0.889       R8C7B.A1 to      R8C7B.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R8C7B.FCO to      R8C7C.FCI POPtimers/n1748
FCITOF0_DE  ---     0.585      R8C7C.FCI to       R8C7C.F0 POPtimers/SLICE_14
ROUTE         1     1.383       R8C7C.F0 to       R9C7C.A0 POPtimers/Endofopticalsample_12
C0TOFCO_DE  ---     1.023       R9C7C.A0 to      R9C7C.FCO POPtimers/sample2/SLICE_82
ROUTE         1     0.000      R9C7C.FCO to      R9C7D.FCI POPtimers/sample2/n1769
FCITOFCO_D  ---     0.162      R9C7D.FCI to      R9C7D.FCO POPtimers/sample2/SLICE_83
ROUTE         1     0.000      R9C7D.FCO to      R9C8A.FCI POPtimers/sample2/n1770
FCITOF0_DE  ---     0.585      R9C8A.FCI to       R9C8A.F0 POPtimers/sample2/SLICE_84
ROUTE         2     0.976       R9C8A.F0 to       R9C8C.A1 POPtimers/sample2/n475
CTOF_DEL    ---     0.495       R9C8C.A1 to       R9C8C.F1 SLICE_215
ROUTE         1     0.436       R9C8C.F1 to       R9C8C.C0 n1981
CTOF_DEL    ---     0.495       R9C8C.C0 to       R9C8C.F0 SLICE_215
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 sample_output_N_39 (to clk_2M5)
                  --------
                   22.550   (49.2% logic, 50.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R7C10A.CLK clk_2M5
REG_DEL     ---     0.452     R7C10A.CLK to      R7C10A.Q0 POPtimers/SLICE_111
ROUTE         1     1.193      R7C10A.Q0 to      R7C14B.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.C1 to      R7C14B.F1 SLICE_211
ROUTE         9     2.431      R7C14B.F1 to     R8C16B.CLK POPtimers/piecounter/trigger
                  --------
                   12.605   (25.2% logic, 74.8% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C8C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.

Report:   36.508MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "tenmegclock_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   36.508 MHz|  17  
                                        |             |             |
FREQUENCY NET "tenmegclock_c" 10.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: tenmegclock_c   Source: tenmegclock.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sampled_modebutton   Source: SLICE_216.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_216.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 294112 paths, 3 nets, and 818 connections (78.73% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Mon Jul 17 10:59:07 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "tenmegclock_c" 10.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_183 to slowclocks/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_183 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5B.CLK to      R10C5B.Q0 slowclocks/SLICE_183 (from clk_2M5)
ROUTE         1     0.130      R10C5B.Q0 to      R10C5B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R10C5B.A0 to      R10C5B.F0 slowclocks/SLICE_183
ROUTE         1     0.000      R10C5B.F0 to     R10C5B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_185 to slowclocks/SLICE_185 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_185 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4D.CLK to      R10C4D.Q0 slowclocks/SLICE_185 (from clk_2M5)
ROUTE         1     0.130      R10C4D.Q0 to      R10C4D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R10C4D.A0 to      R10C4D.F0 slowclocks/SLICE_185
ROUTE         1     0.000      R10C4D.F0 to     R10C4D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_187 to slowclocks/SLICE_187 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_187 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4B.CLK to      R10C4B.Q0 slowclocks/SLICE_187 (from clk_2M5)
ROUTE         1     0.130      R10C4B.Q0 to      R10C4B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R10C4B.A0 to      R10C4B.F0 slowclocks/SLICE_187
ROUTE         1     0.000      R10C4B.F0 to     R10C4B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_190 to slowclocks/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_190 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3C.CLK to      R10C3C.Q0 slowclocks/SLICE_190 (from clk_2M5)
ROUTE         1     0.130      R10C3C.Q0 to      R10C3C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R10C3C.A0 to      R10C3C.F0 slowclocks/SLICE_190
ROUTE         1     0.000      R10C3C.F0 to     R10C3C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_182 to slowclocks/SLICE_182 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_182 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5C.CLK to      R10C5C.Q1 slowclocks/SLICE_182 (from clk_2M5)
ROUTE         1     0.130      R10C5C.Q1 to      R10C5C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R10C5C.A1 to      R10C5C.F1 slowclocks/SLICE_182
ROUTE         1     0.000      R10C5C.F1 to     R10C5C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C5C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C5C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_191 to slowclocks/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_191 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3B.CLK to      R10C3B.Q1 slowclocks/SLICE_191 (from clk_2M5)
ROUTE         1     0.130      R10C3B.Q1 to      R10C3B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R10C3B.A1 to      R10C3B.F1 slowclocks/SLICE_191
ROUTE         1     0.000      R10C3B.F1 to     R10C3B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_186 to slowclocks/SLICE_186 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_186 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4C.CLK to      R10C4C.Q0 slowclocks/SLICE_186 (from clk_2M5)
ROUTE         1     0.130      R10C4C.Q0 to      R10C4C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R10C4C.A0 to      R10C4C.F0 slowclocks/SLICE_186
ROUTE         1     0.000      R10C4C.F0 to     R10C4C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_184 to slowclocks/SLICE_184 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_184 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5A.CLK to      R10C5A.Q0 slowclocks/SLICE_184 (from clk_2M5)
ROUTE         1     0.130      R10C5A.Q0 to      R10C5A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R10C5A.A0 to      R10C5A.F0 slowclocks/SLICE_184
ROUTE         1     0.000      R10C5A.F0 to     R10C5A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C5A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C5A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_191 to slowclocks/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_191 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3B.CLK to      R10C3B.Q0 slowclocks/SLICE_191 (from clk_2M5)
ROUTE         1     0.130      R10C3B.Q0 to      R10C3B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R10C3B.A0 to      R10C3B.F0 slowclocks/SLICE_191
ROUTE         1     0.000      R10C3B.F0 to     R10C3B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_263__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_263__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3D.CLK to      R10C3D.Q0 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130      R10C3D.Q0 to      R10C3D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R10C3D.A0 to      R10C3D.F0 slowclocks/SLICE_189
ROUTE         1     0.000      R10C3D.F0 to     R10C3D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "tenmegclock_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "tenmegclock_c" 10.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: tenmegclock_c   Source: tenmegclock.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sampled_modebutton   Source: SLICE_216.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_216.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 294112 paths, 3 nets, and 818 connections (78.73% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
