[2025-09-18 02:10:48] START suite=qualcomm_srv trace=srv294_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv294_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2646790 heartbeat IPC: 3.778 cumulative IPC: 3.778 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5071699 heartbeat IPC: 4.124 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5071699 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5071699 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13480812 heartbeat IPC: 1.189 cumulative IPC: 1.189 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22008753 heartbeat IPC: 1.173 cumulative IPC: 1.181 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 30685860 heartbeat IPC: 1.152 cumulative IPC: 1.171 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39356660 heartbeat IPC: 1.153 cumulative IPC: 1.167 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 47892037 heartbeat IPC: 1.172 cumulative IPC: 1.168 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 56369217 heartbeat IPC: 1.18 cumulative IPC: 1.17 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 65005964 heartbeat IPC: 1.158 cumulative IPC: 1.168 (Simulation time: 00 hr 06 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv294_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 73529782 heartbeat IPC: 1.173 cumulative IPC: 1.169 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 82105048 heartbeat IPC: 1.166 cumulative IPC: 1.168 (Simulation time: 00 hr 07 min 45 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85429021 cumulative IPC: 1.171 (Simulation time: 00 hr 08 min 25 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85429021 cumulative IPC: 1.171 (Simulation time: 00 hr 08 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv294_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.171 instructions: 100000004 cycles: 85429021
CPU 0 Branch Prediction Accuracy: 91.41% MPKI: 15.15 Average ROB Occupancy at Mispredict: 27.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2863
BRANCH_INDIRECT: 0.4176
BRANCH_CONDITIONAL: 12.74
BRANCH_DIRECT_CALL: 0.7249
BRANCH_INDIRECT_CALL: 0.5115
BRANCH_RETURN: 0.4692


====Backend Stall Breakdown====
ROB_STALL: 171986
LQ_STALL: 0
SQ_STALL: 574485


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 111.22523
REPLAY_LOAD: 75.66418
NON_REPLAY_LOAD: 16.25541

== Total ==
ADDR_TRANS: 12346
REPLAY_LOAD: 10139
NON_REPLAY_LOAD: 149501

== Counts ==
ADDR_TRANS: 111
REPLAY_LOAD: 134
NON_REPLAY_LOAD: 9197

cpu0->cpu0_STLB TOTAL        ACCESS:    1759596 HIT:    1753669 MISS:       5927 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1759596 HIT:    1753669 MISS:       5927 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 191.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7995595 HIT:    6906728 MISS:    1088867 MSHR_MERGE:      79141
cpu0->cpu0_L2C LOAD         ACCESS:    6211834 HIT:    5412382 MISS:     799452 MSHR_MERGE:      13515
cpu0->cpu0_L2C RFO          ACCESS:     540214 HIT:     391922 MISS:     148292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     311216 HIT:     197507 MISS:     113709 MSHR_MERGE:      65626
cpu0->cpu0_L2C WRITE        ACCESS:     921595 HIT:     902899 MISS:      18696 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10736 HIT:       2018 MISS:       8718 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     377962 ISSUED:     193434 USEFUL:      11722 USELESS:       8710
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14438075 HIT:    8078730 MISS:    6359345 MSHR_MERGE:    1523101
cpu0->cpu0_L1I LOAD         ACCESS:   14438075 HIT:    8078730 MISS:    6359345 MSHR_MERGE:    1523101
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30526090 HIT:   26964903 MISS:    3561187 MSHR_MERGE:    1485836
cpu0->cpu0_L1D LOAD         ACCESS:   16920284 HIT:   15185260 MISS:    1735024 MSHR_MERGE:     359429
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     576784 HIT:     345409 MISS:     231375 MSHR_MERGE:      82570
cpu0->cpu0_L1D WRITE        ACCESS:   13016833 HIT:   11432799 MISS:    1584034 MSHR_MERGE:    1043819
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12189 HIT:       1435 MISS:      10754 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:     818944 ISSUED:     576776 USEFUL:      30228 USELESS:      43813
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12080560 HIT:   10361270 MISS:    1719290 MSHR_MERGE:     863578
cpu0->cpu0_ITLB LOAD         ACCESS:   12080560 HIT:   10361270 MISS:    1719290 MSHR_MERGE:     863578
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.134 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28330808 HIT:   27125421 MISS:    1205387 MSHR_MERGE:     301503
cpu0->cpu0_DTLB LOAD         ACCESS:   28330808 HIT:   27125421 MISS:    1205387 MSHR_MERGE:     301503
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.133 cycles
cpu0->LLC TOTAL        ACCESS:    1223487 HIT:    1142474 MISS:      81013 MSHR_MERGE:       2583
cpu0->LLC LOAD         ACCESS:     785937 HIT:     760997 MISS:      24940 MSHR_MERGE:        391
cpu0->LLC RFO          ACCESS:     148292 HIT:     111457 MISS:      36835 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48083 HIT:      33502 MISS:      14581 MSHR_MERGE:       2192
cpu0->LLC WRITE        ACCESS:     232457 HIT:     232147 MISS:        310 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8718 HIT:       4371 MISS:       4347 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3386
  ROW_BUFFER_MISS:      74730
  AVG DBUS CONGESTED CYCLE: 3.653
Channel 0 WQ ROW_BUFFER_HIT:       1889
  ROW_BUFFER_MISS:      36110
  FULL:          0
Channel 0 REFRESHES ISSUED:       7119

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527736       410614        76219         4874
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          424          348          190
  STLB miss resolved @ L2C                0          466         1150          552          184
  STLB miss resolved @ LLC                0          152          768         2090          825
  STLB miss resolved @ MEM                0            2          346         1957         2384

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154317        46748      1144625       115462          673
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          221          207           37
  STLB miss resolved @ L2C                0           62          138          143            5
  STLB miss resolved @ LLC                0          279          336          682           52
  STLB miss resolved @ MEM                0            1           90          284          131
[2025-09-18 02:19:13] END   suite=qualcomm_srv trace=srv294_ap (rc=0)
