chip soc/intel/alderlake

	device domain 0 on end
end
