Description ,URL
Xilinx PCI Express Gen3 Link Training Debugging Guide for UltraScale and UltraScale+ Devices,https://www.xilinx.com/support/answers/73361.html
UltraScale+ FPGA Gen3 Integrated Block for PCI Express (Vivado 2019.1) - Integrated Debugging Features and Usage Guide,https://www.xilinx.com/support/answers/72471.html
7 Series Integrated Block for PCI Express - Link Training Debug Guide,https://www.xilinx.com/support/answers/56616.html
Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3,https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Demystifying-PIPE-interface-packets-using-the-in-built/ba-p/980246
