
../repos/coreutils/src/env:     file format elf32-littlearm


Disassembly of section .init:

00010f18 <.init>:
   10f18:	push	{r3, lr}
   10f1c:	bl	123a0 <strspn@plt+0x1168>
   10f20:	pop	{r3, pc}

Disassembly of section .plt:

00010f24 <calloc@plt-0x14>:
   10f24:	push	{lr}		; (str lr, [sp, #-4]!)
   10f28:	ldr	lr, [pc, #4]	; 10f34 <calloc@plt-0x4>
   10f2c:	add	lr, pc, lr
   10f30:	ldr	pc, [lr, #8]!
   10f34:	andeq	r9, r1, ip, asr #1

00010f38 <calloc@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #102400	; 0x19000
   10f40:	ldr	pc, [ip, #204]!	; 0xcc

00010f44 <fputs_unlocked@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #102400	; 0x19000
   10f4c:	ldr	pc, [ip, #196]!	; 0xc4

00010f50 <raise@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #102400	; 0x19000
   10f58:	ldr	pc, [ip, #188]!	; 0xbc

00010f5c <strcmp@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #102400	; 0x19000
   10f64:	ldr	pc, [ip, #180]!	; 0xb4

00010f68 <strtol@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #102400	; 0x19000
   10f70:	ldr	pc, [ip, #172]!	; 0xac

00010f74 <fflush@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #102400	; 0x19000
   10f7c:	ldr	pc, [ip, #164]!	; 0xa4

00010f80 <sigprocmask@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #102400	; 0x19000
   10f88:	ldr	pc, [ip, #156]!	; 0x9c

00010f8c <memmove@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #102400	; 0x19000
   10f94:	ldr	pc, [ip, #148]!	; 0x94

00010f98 <free@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #102400	; 0x19000
   10fa0:	ldr	pc, [ip, #140]!	; 0x8c

00010fa4 <_exit@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #102400	; 0x19000
   10fac:	ldr	pc, [ip, #132]!	; 0x84

00010fb0 <memcpy@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #102400	; 0x19000
   10fb8:	ldr	pc, [ip, #124]!	; 0x7c

00010fbc <execvp@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #102400	; 0x19000
   10fc4:	ldr	pc, [ip, #116]!	; 0x74

00010fc8 <mbsinit@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #102400	; 0x19000
   10fd0:	ldr	pc, [ip, #108]!	; 0x6c

00010fd4 <memcmp@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #102400	; 0x19000
   10fdc:	ldr	pc, [ip, #100]!	; 0x64

00010fe0 <fputc_unlocked@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #102400	; 0x19000
   10fe8:	ldr	pc, [ip, #92]!	; 0x5c

00010fec <dcgettext@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #102400	; 0x19000
   10ff4:	ldr	pc, [ip, #84]!	; 0x54

00010ff8 <realloc@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #102400	; 0x19000
   11000:	ldr	pc, [ip, #76]!	; 0x4c

00011004 <sigismember@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #102400	; 0x19000
   1100c:	ldr	pc, [ip, #68]!	; 0x44

00011010 <textdomain@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #102400	; 0x19000
   11018:	ldr	pc, [ip, #60]!	; 0x3c

0001101c <chdir@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #102400	; 0x19000
   11024:	ldr	pc, [ip, #52]!	; 0x34

00011028 <iswprint@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #102400	; 0x19000
   11030:	ldr	pc, [ip, #44]!	; 0x2c

00011034 <sigaction@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #102400	; 0x19000
   1103c:	ldr	pc, [ip, #36]!	; 0x24

00011040 <fwrite@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #102400	; 0x19000
   11048:	ldr	pc, [ip, #28]!

0001104c <lseek64@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #102400	; 0x19000
   11054:	ldr	pc, [ip, #20]!

00011058 <__ctype_get_mb_cur_max@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #102400	; 0x19000
   11060:	ldr	pc, [ip, #12]!

00011064 <strcpy@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #102400	; 0x19000
   1106c:	ldr	pc, [ip, #4]!

00011070 <__fpending@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #24, 20	; 0x18000
   11078:	ldr	pc, [ip, #4092]!	; 0xffc

0001107c <mbrtowc@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #24, 20	; 0x18000
   11084:	ldr	pc, [ip, #4084]!	; 0xff4

00011088 <error@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #24, 20	; 0x18000
   11090:	ldr	pc, [ip, #4076]!	; 0xfec

00011094 <getenv@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #24, 20	; 0x18000
   1109c:	ldr	pc, [ip, #4068]!	; 0xfe4

000110a0 <malloc@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #24, 20	; 0x18000
   110a8:	ldr	pc, [ip, #4060]!	; 0xfdc

000110ac <sigaddset@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #24, 20	; 0x18000
   110b4:	ldr	pc, [ip, #4052]!	; 0xfd4

000110b8 <__libc_start_main@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #24, 20	; 0x18000
   110c0:	ldr	pc, [ip, #4044]!	; 0xfcc

000110c4 <__freading@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #24, 20	; 0x18000
   110cc:	ldr	pc, [ip, #4036]!	; 0xfc4

000110d0 <__gmon_start__@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #24, 20	; 0x18000
   110d8:	ldr	pc, [ip, #4028]!	; 0xfbc

000110dc <getopt_long@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #24, 20	; 0x18000
   110e4:	ldr	pc, [ip, #4020]!	; 0xfb4

000110e8 <__ctype_b_loc@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #24, 20	; 0x18000
   110f0:	ldr	pc, [ip, #4012]!	; 0xfac

000110f4 <exit@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #24, 20	; 0x18000
   110fc:	ldr	pc, [ip, #4004]!	; 0xfa4

00011100 <strlen@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #24, 20	; 0x18000
   11108:	ldr	pc, [ip, #3996]!	; 0xf9c

0001110c <__libc_current_sigrtmax@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #24, 20	; 0x18000
   11114:	ldr	pc, [ip, #3988]!	; 0xf94

00011118 <strchr@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #24, 20	; 0x18000
   11120:	ldr	pc, [ip, #3980]!	; 0xf8c

00011124 <sigfillset@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #24, 20	; 0x18000
   1112c:	ldr	pc, [ip, #3972]!	; 0xf84

00011130 <__errno_location@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #24, 20	; 0x18000
   11138:	ldr	pc, [ip, #3964]!	; 0xf7c

0001113c <__sprintf_chk@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #24, 20	; 0x18000
   11144:	ldr	pc, [ip, #3956]!	; 0xf74

00011148 <__cxa_atexit@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #24, 20	; 0x18000
   11150:	ldr	pc, [ip, #3948]!	; 0xf6c

00011154 <memset@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #24, 20	; 0x18000
   1115c:	ldr	pc, [ip, #3940]!	; 0xf64

00011160 <__printf_chk@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #24, 20	; 0x18000
   11168:	ldr	pc, [ip, #3932]!	; 0xf5c

0001116c <sigdelset@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #24, 20	; 0x18000
   11174:	ldr	pc, [ip, #3924]!	; 0xf54

00011178 <fileno@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #24, 20	; 0x18000
   11180:	ldr	pc, [ip, #3916]!	; 0xf4c

00011184 <__fprintf_chk@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #24, 20	; 0x18000
   1118c:	ldr	pc, [ip, #3908]!	; 0xf44

00011190 <fclose@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #24, 20	; 0x18000
   11198:	ldr	pc, [ip, #3900]!	; 0xf3c

0001119c <fseeko64@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #24, 20	; 0x18000
   111a4:	ldr	pc, [ip, #3892]!	; 0xf34

000111a8 <strtok@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #24, 20	; 0x18000
   111b0:	ldr	pc, [ip, #3884]!	; 0xf2c

000111b4 <setlocale@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #24, 20	; 0x18000
   111bc:	ldr	pc, [ip, #3876]!	; 0xf24

000111c0 <sigemptyset@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #24, 20	; 0x18000
   111c8:	ldr	pc, [ip, #3868]!	; 0xf1c

000111cc <putenv@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #24, 20	; 0x18000
   111d4:	ldr	pc, [ip, #3860]!	; 0xf14

000111d8 <strrchr@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #24, 20	; 0x18000
   111e0:	ldr	pc, [ip, #3852]!	; 0xf0c

000111e4 <nl_langinfo@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #24, 20	; 0x18000
   111ec:	ldr	pc, [ip, #3844]!	; 0xf04

000111f0 <strpbrk@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #24, 20	; 0x18000
   111f8:	ldr	pc, [ip, #3836]!	; 0xefc

000111fc <bindtextdomain@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #24, 20	; 0x18000
   11204:	ldr	pc, [ip, #3828]!	; 0xef4

00011208 <__libc_current_sigrtmin@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #24, 20	; 0x18000
   11210:	ldr	pc, [ip, #3820]!	; 0xeec

00011214 <unsetenv@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #24, 20	; 0x18000
   1121c:	ldr	pc, [ip, #3812]!	; 0xee4

00011220 <strncmp@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #24, 20	; 0x18000
   11228:	ldr	pc, [ip, #3804]!	; 0xedc

0001122c <abort@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #24, 20	; 0x18000
   11234:	ldr	pc, [ip, #3796]!	; 0xed4

00011238 <strspn@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #24, 20	; 0x18000
   11240:	ldr	pc, [ip, #3788]!	; 0xecc

Disassembly of section .text:

00011244 <.text>:
   11244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11248:	mov	r4, r0
   1124c:	sub	sp, sp, #212	; 0xd4
   11250:	ldr	r0, [r1]
   11254:	mov	sl, r1
   11258:	bl	1306c <strspn@plt+0x1e34>
   1125c:	ldr	r1, [pc, #4056]	; 1223c <strspn@plt+0x1004>
   11260:	mov	r0, #6
   11264:	bl	111b4 <setlocale@plt>
   11268:	ldr	r1, [pc, #4048]	; 12240 <strspn@plt+0x1008>
   1126c:	ldr	r0, [pc, #4048]	; 12244 <strspn@plt+0x100c>
   11270:	bl	111fc <bindtextdomain@plt>
   11274:	ldr	r0, [pc, #4040]	; 12244 <strspn@plt+0x100c>
   11278:	bl	11010 <textdomain@plt>
   1127c:	ldr	r3, [pc, #4036]	; 12248 <strspn@plt+0x1010>
   11280:	mov	r2, #125	; 0x7d
   11284:	ldr	r0, [pc, #4032]	; 1224c <strspn@plt+0x1014>
   11288:	str	r2, [r3]
   1128c:	bl	18d5c <strspn@plt+0x7b24>
   11290:	mov	r0, #260	; 0x104
   11294:	bl	17d60 <strspn@plt+0x6b28>
   11298:	ldr	r8, [pc, #4016]	; 12250 <strspn@plt+0x1018>
   1129c:	mov	r1, #0
   112a0:	mov	r2, #260	; 0x104
   112a4:	str	r1, [sp, #24]
   112a8:	str	r1, [sp, #32]
   112ac:	str	r1, [sp, #28]
   112b0:	str	r0, [r8]
   112b4:	bl	11154 <memset@plt>
   112b8:	ldr	r3, [pc, #3988]	; 12254 <strspn@plt+0x101c>
   112bc:	mov	r6, #0
   112c0:	add	r2, r3, #208	; 0xd0
   112c4:	str	r6, [sp]
   112c8:	mov	r1, sl
   112cc:	mov	r0, r4
   112d0:	bl	110dc <getopt_long@plt>
   112d4:	cmn	r0, #1
   112d8:	beq	11a7c <strspn@plt+0x844>
   112dc:	cmp	r0, #83	; 0x53
   112e0:	beq	114b4 <strspn@plt+0x27c>
   112e4:	ble	11314 <strspn@plt+0xdc>
   112e8:	cmp	r0, #256	; 0x100
   112ec:	beq	11420 <strspn@plt+0x1e8>
   112f0:	bgt	11340 <strspn@plt+0x108>
   112f4:	cmp	r0, #117	; 0x75
   112f8:	beq	113c4 <strspn@plt+0x18c>
   112fc:	cmp	r0, #118	; 0x76
   11300:	beq	114a8 <strspn@plt+0x270>
   11304:	cmp	r0, #105	; 0x69
   11308:	beq	11414 <strspn@plt+0x1dc>
   1130c:	mov	r0, #125	; 0x7d
   11310:	bl	126a0 <strspn@plt+0x1468>
   11314:	cmp	r0, #13
   11318:	bgt	11368 <strspn@plt+0x130>
   1131c:	cmp	r0, #9
   11320:	mov	r5, r0
   11324:	bge	1144c <strspn@plt+0x214>
   11328:	cmn	r0, #3
   1132c:	beq	11388 <strspn@plt+0x150>
   11330:	cmn	r0, #2
   11334:	bne	1130c <strspn@plt+0xd4>
   11338:	mov	r0, r6
   1133c:	bl	126a0 <strspn@plt+0x1468>
   11340:	ldr	r3, [pc, #3856]	; 12258 <strspn@plt+0x1020>
   11344:	cmp	r0, r3
   11348:	beq	113f4 <strspn@plt+0x1bc>
   1134c:	blt	11494 <strspn@plt+0x25c>
   11350:	add	r3, r3, #1
   11354:	cmp	r0, r3
   11358:	bne	1130c <strspn@plt+0xd4>
   1135c:	mov	r3, #1
   11360:	strb	r3, [r8, #277]	; 0x115
   11364:	b	112b8 <strspn@plt+0x80>
   11368:	cmp	r0, #48	; 0x30
   1136c:	beq	11408 <strspn@plt+0x1d0>
   11370:	cmp	r0, #67	; 0x43
   11374:	bne	11440 <strspn@plt+0x208>
   11378:	ldr	r3, [pc, #3804]	; 1225c <strspn@plt+0x1024>
   1137c:	ldr	r3, [r3]
   11380:	str	r3, [sp, #24]
   11384:	b	112b8 <strspn@plt+0x80>
   11388:	ldr	ip, [pc, #3792]	; 12260 <strspn@plt+0x1028>
   1138c:	ldr	r1, [pc, #3792]	; 12264 <strspn@plt+0x102c>
   11390:	ldr	r3, [pc, #3792]	; 12268 <strspn@plt+0x1030>
   11394:	ldr	r0, [pc, #3792]	; 1226c <strspn@plt+0x1034>
   11398:	ldr	r2, [pc, #3792]	; 12270 <strspn@plt+0x1038>
   1139c:	str	r6, [sp, #12]
   113a0:	ldr	r0, [r0]
   113a4:	ldr	r3, [r3]
   113a8:	stmib	sp, {r1, ip}
   113ac:	str	r2, [sp]
   113b0:	ldr	r1, [pc, #3772]	; 12274 <strspn@plt+0x103c>
   113b4:	ldr	r2, [pc, #3772]	; 12278 <strspn@plt+0x1040>
   113b8:	bl	17b78 <strspn@plt+0x6940>
   113bc:	mov	r0, r6
   113c0:	bl	110f4 <exit@plt>
   113c4:	ldr	r1, [pc, #3728]	; 1225c <strspn@plt+0x1024>
   113c8:	ldr	r2, [r8, #264]	; 0x108
   113cc:	ldr	r3, [r8, #268]	; 0x10c
   113d0:	ldr	r5, [r1]
   113d4:	cmp	r2, r3
   113d8:	beq	11b64 <strspn@plt+0x92c>
   113dc:	ldr	r3, [r8, #264]	; 0x108
   113e0:	ldr	r2, [r8, #272]	; 0x110
   113e4:	add	r1, r3, #1
   113e8:	str	r1, [r8, #264]	; 0x108
   113ec:	str	r5, [r2, r3, lsl #2]
   113f0:	b	112b8 <strspn@plt+0x80>
   113f4:	ldr	r3, [pc, #3680]	; 1225c <strspn@plt+0x1024>
   113f8:	mov	r1, #1
   113fc:	ldr	r0, [r3]
   11400:	bl	12bb8 <strspn@plt+0x1980>
   11404:	b	112b8 <strspn@plt+0x80>
   11408:	mov	r3, #1
   1140c:	str	r3, [sp, #32]
   11410:	b	112b8 <strspn@plt+0x80>
   11414:	mov	r3, #1
   11418:	str	r3, [sp, #28]
   1141c:	b	112b8 <strspn@plt+0x80>
   11420:	ldr	r5, [pc, #3636]	; 1225c <strspn@plt+0x1024>
   11424:	mov	r1, #1
   11428:	ldr	r0, [r5]
   1142c:	bl	12a9c <strspn@plt+0x1864>
   11430:	mov	r1, r6
   11434:	ldr	r0, [r5]
   11438:	bl	12bb8 <strspn@plt+0x1980>
   1143c:	b	112b8 <strspn@plt+0x80>
   11440:	cmp	r0, #32
   11444:	mov	r5, r0
   11448:	bne	1130c <strspn@plt+0xd4>
   1144c:	mov	r2, #5
   11450:	ldr	r1, [pc, #3620]	; 1227c <strspn@plt+0x1044>
   11454:	mov	r0, #0
   11458:	bl	10fec <dcgettext@plt>
   1145c:	mov	r1, #0
   11460:	mov	r3, r5
   11464:	mov	r2, r0
   11468:	mov	r0, r1
   1146c:	bl	11088 <error@plt>
   11470:	ldr	r1, [pc, #3592]	; 12280 <strspn@plt+0x1048>
   11474:	mov	r2, #5
   11478:	mov	r0, #0
   1147c:	bl	10fec <dcgettext@plt>
   11480:	mov	r1, #0
   11484:	mov	r2, r0
   11488:	mov	r0, r1
   1148c:	bl	11088 <error@plt>
   11490:	b	1130c <strspn@plt+0xd4>
   11494:	ldr	r3, [pc, #3520]	; 1225c <strspn@plt+0x1024>
   11498:	mov	r1, r6
   1149c:	ldr	r0, [r3]
   114a0:	bl	12a9c <strspn@plt+0x1864>
   114a4:	b	112b8 <strspn@plt+0x80>
   114a8:	mov	r3, #1
   114ac:	strb	r3, [r8, #276]	; 0x114
   114b0:	b	112b8 <strspn@plt+0x80>
   114b4:	ldr	r3, [pc, #3528]	; 12284 <strspn@plt+0x104c>
   114b8:	ldr	r2, [pc, #3484]	; 1225c <strspn@plt+0x1024>
   114bc:	str	r3, [sp, #40]	; 0x28
   114c0:	ldr	r3, [r3]
   114c4:	ldr	r2, [r2]
   114c8:	sub	r3, r4, r3
   114cc:	add	r4, r3, #2
   114d0:	mov	r1, #8
   114d4:	mov	r0, r4
   114d8:	mov	r5, r3
   114dc:	mov	fp, r2
   114e0:	str	r2, [sp, #44]	; 0x2c
   114e4:	str	r3, [sp, #36]	; 0x24
   114e8:	bl	17e44 <strspn@plt+0x6c0c>
   114ec:	mov	r7, r6
   114f0:	mov	r2, r5
   114f4:	mov	r3, #1
   114f8:	str	r4, [sp, #76]	; 0x4c
   114fc:	str	r5, [sp, #80]	; 0x50
   11500:	str	r6, [sp, #20]
   11504:	str	r3, [sp, #72]	; 0x48
   11508:	strb	r3, [sp, #84]	; 0x54
   1150c:	str	r0, [sp, #68]	; 0x44
   11510:	str	r6, [r0, #4]
   11514:	ldrb	r9, [fp]
   11518:	cmp	r9, #0
   1151c:	beq	115f4 <strspn@plt+0x3bc>
   11520:	cmp	r9, #34	; 0x22
   11524:	beq	11834 <strspn@plt+0x5fc>
   11528:	bls	11734 <strspn@plt+0x4fc>
   1152c:	cmp	r9, #36	; 0x24
   11530:	beq	11790 <strspn@plt+0x558>
   11534:	bcc	11780 <strspn@plt+0x548>
   11538:	cmp	r9, #39	; 0x27
   1153c:	beq	1180c <strspn@plt+0x5d4>
   11540:	cmp	r9, #92	; 0x5c
   11544:	bne	11560 <strspn@plt+0x328>
   11548:	cmp	r7, #0
   1154c:	ldrb	r4, [fp, #1]
   11550:	beq	11864 <strspn@plt+0x62c>
   11554:	cmp	r4, #92	; 0x5c
   11558:	cmpne	r4, #39	; 0x27
   1155c:	beq	11864 <strspn@plt+0x62c>
   11560:	ldrb	r3, [sp, #84]	; 0x54
   11564:	cmp	r3, #0
   11568:	beq	11574 <strspn@plt+0x33c>
   1156c:	add	r0, sp, #68	; 0x44
   11570:	bl	125ac <strspn@plt+0x1374>
   11574:	add	r0, sp, #68	; 0x44
   11578:	ldm	r0, {r0, r3, r4}
   1157c:	ldr	r5, [r0, r3, lsl #2]
   11580:	lsl	r4, r4, #2
   11584:	cmp	r4, r5
   11588:	bhi	115cc <strspn@plt+0x394>
   1158c:	mov	r3, #8
   11590:	str	r3, [sp]
   11594:	mov	r2, #1
   11598:	mvn	r3, #-2147483648	; 0x80000000
   1159c:	add	r1, sp, #76	; 0x4c
   115a0:	bl	17fa4 <strspn@plt+0x6d6c>
   115a4:	mov	r2, r5
   115a8:	mov	r3, r0
   115ac:	ldr	r0, [sp, #76]	; 0x4c
   115b0:	add	r1, r3, r4
   115b4:	str	r3, [sp, #68]	; 0x44
   115b8:	add	r0, r3, r0, lsl #2
   115bc:	bl	10f8c <memmove@plt>
   115c0:	ldr	r4, [sp, #76]	; 0x4c
   115c4:	ldr	r0, [sp, #68]	; 0x44
   115c8:	lsl	r4, r4, #2
   115cc:	add	r0, r0, r4
   115d0:	add	fp, fp, #1
   115d4:	strb	r9, [r0, r5]
   115d8:	ldr	r2, [sp, #72]	; 0x48
   115dc:	ldr	r3, [sp, #68]	; 0x44
   115e0:	add	r5, r5, #1
   115e4:	str	r5, [r3, r2, lsl #2]
   115e8:	ldrb	r9, [fp]
   115ec:	cmp	r9, #0
   115f0:	bne	11520 <strspn@plt+0x2e8>
   115f4:	ldr	r3, [sp, #20]
   115f8:	orr	r3, r3, r7
   115fc:	tst	r3, #255	; 0xff
   11600:	bne	121c0 <strspn@plt+0xf88>
   11604:	add	r0, sp, #68	; 0x44
   11608:	ldm	r0, {r0, r2, r3}
   1160c:	ldr	r6, [r0, r2, lsl #2]
   11610:	lsl	r4, r3, #2
   11614:	cmp	r4, r6
   11618:	bhi	11658 <strspn@plt+0x420>
   1161c:	mov	r3, #8
   11620:	str	r3, [sp]
   11624:	mov	r2, #1
   11628:	mvn	r3, #-2147483648	; 0x80000000
   1162c:	add	r1, sp, #76	; 0x4c
   11630:	bl	17fa4 <strspn@plt+0x6d6c>
   11634:	mov	r2, r6
   11638:	mov	r3, r0
   1163c:	ldr	r0, [sp, #76]	; 0x4c
   11640:	add	r1, r3, r4
   11644:	str	r3, [sp, #68]	; 0x44
   11648:	add	r0, r3, r0, lsl #2
   1164c:	bl	10f8c <memmove@plt>
   11650:	ldr	r0, [sp, #68]	; 0x44
   11654:	ldr	r3, [sp, #76]	; 0x4c
   11658:	add	r0, r0, r3, lsl #2
   1165c:	mov	r3, #0
   11660:	strb	r3, [r0, r6]
   11664:	ldr	r4, [sp, #72]	; 0x48
   11668:	ldr	r5, [sp, #68]	; 0x44
   1166c:	ldr	r1, [sp, #76]	; 0x4c
   11670:	add	r6, r6, #1
   11674:	cmp	r4, #1
   11678:	str	r6, [r5, r4, lsl #2]
   1167c:	add	r7, r5, r4, lsl #2
   11680:	lsl	r1, r1, #2
   11684:	ble	11908 <strspn@plt+0x6d0>
   11688:	add	r2, r5, #4
   1168c:	ldr	r3, [r2]
   11690:	add	r3, r3, r1
   11694:	add	r3, r5, r3
   11698:	str	r3, [r2], #4
   1169c:	cmp	r2, r7
   116a0:	bne	1168c <strspn@plt+0x454>
   116a4:	ldrb	r2, [r8, #276]	; 0x114
   116a8:	ldr	r3, [sl]
   116ac:	cmp	r2, #0
   116b0:	str	r3, [r5]
   116b4:	beq	11910 <strspn@plt+0x6d8>
   116b8:	ldr	r3, [pc, #3016]	; 12288 <strspn@plt+0x1050>
   116bc:	ldr	r0, [sp, #44]	; 0x2c
   116c0:	ldr	r6, [r3]
   116c4:	bl	16f38 <strspn@plt+0x5d00>
   116c8:	ldr	r2, [pc, #3004]	; 1228c <strspn@plt+0x1054>
   116cc:	mov	r1, #1
   116d0:	mov	r3, r0
   116d4:	mov	r0, r6
   116d8:	bl	11184 <__fprintf_chk@plt>
   116dc:	ldrb	r3, [r8, #276]	; 0x114
   116e0:	cmp	r3, #0
   116e4:	bne	11c08 <strspn@plt+0x9d0>
   116e8:	mov	r6, #2
   116ec:	mov	fp, #1
   116f0:	b	116f8 <strspn@plt+0x4c0>
   116f4:	add	r6, r6, #1
   116f8:	cmp	r6, r4
   116fc:	beq	11910 <strspn@plt+0x6d8>
   11700:	ldrb	r3, [r8, #276]	; 0x114
   11704:	cmp	r3, #0
   11708:	beq	116f4 <strspn@plt+0x4bc>
   1170c:	ldr	r3, [pc, #2932]	; 12288 <strspn@plt+0x1050>
   11710:	ldr	r0, [r5, r6, lsl #2]
   11714:	ldr	r9, [r3]
   11718:	bl	16f38 <strspn@plt+0x5d00>
   1171c:	ldr	r2, [pc, #2924]	; 12290 <strspn@plt+0x1058>
   11720:	mov	r1, fp
   11724:	mov	r3, r0
   11728:	mov	r0, r9
   1172c:	bl	11184 <__fprintf_chk@plt>
   11730:	b	116f4 <strspn@plt+0x4bc>
   11734:	cmp	r9, #9
   11738:	bcc	11560 <strspn@plt+0x328>
   1173c:	cmp	r9, #13
   11740:	bls	1174c <strspn@plt+0x514>
   11744:	cmp	r9, #32
   11748:	bne	11560 <strspn@plt+0x328>
   1174c:	ldr	r3, [sp, #20]
   11750:	orr	r3, r3, r7
   11754:	tst	r3, #255	; 0xff
   11758:	bne	11560 <strspn@plt+0x328>
   1175c:	mov	r3, #1
   11760:	mov	r0, fp
   11764:	ldr	r1, [pc, #2856]	; 12294 <strspn@plt+0x105c>
   11768:	strb	r3, [sp, #84]	; 0x54
   1176c:	bl	11238 <strspn@plt>
   11770:	mov	r7, #0
   11774:	str	r7, [sp, #20]
   11778:	add	fp, fp, r0
   1177c:	b	11514 <strspn@plt+0x2dc>
   11780:	ldrb	r3, [sp, #84]	; 0x54
   11784:	cmp	r3, #0
   11788:	beq	11574 <strspn@plt+0x33c>
   1178c:	b	11604 <strspn@plt+0x3cc>
   11790:	cmp	r7, #0
   11794:	bne	11560 <strspn@plt+0x328>
   11798:	ldrb	r3, [fp, #1]
   1179c:	cmp	r3, #123	; 0x7b
   117a0:	bne	118e4 <strspn@plt+0x6ac>
   117a4:	ldrb	r3, [fp, #2]
   117a8:	cmp	r3, #65	; 0x41
   117ac:	bcc	118dc <strspn@plt+0x6a4>
   117b0:	cmp	r3, #90	; 0x5a
   117b4:	bls	117c4 <strspn@plt+0x58c>
   117b8:	sub	r2, r3, #97	; 0x61
   117bc:	cmp	r2, #25
   117c0:	bhi	118dc <strspn@plt+0x6a4>
   117c4:	add	r1, fp, #3
   117c8:	b	117ec <strspn@plt+0x5b4>
   117cc:	cmp	r3, #65	; 0x41
   117d0:	bcs	117e8 <strspn@plt+0x5b0>
   117d4:	sub	r0, r3, #48	; 0x30
   117d8:	cmp	r0, #9
   117dc:	bls	117e8 <strspn@plt+0x5b0>
   117e0:	cmp	r3, #95	; 0x5f
   117e4:	bne	11944 <strspn@plt+0x70c>
   117e8:	mov	r1, r2
   117ec:	mov	r2, r1
   117f0:	ldrb	r3, [r2], #1
   117f4:	cmp	r3, #90	; 0x5a
   117f8:	bls	117cc <strspn@plt+0x594>
   117fc:	sub	r0, r3, #97	; 0x61
   11800:	cmp	r0, #25
   11804:	bhi	117e0 <strspn@plt+0x5a8>
   11808:	b	117e8 <strspn@plt+0x5b0>
   1180c:	ldr	r3, [sp, #20]
   11810:	cmp	r3, #0
   11814:	bne	11560 <strspn@plt+0x328>
   11818:	ldrb	r3, [sp, #84]	; 0x54
   1181c:	eor	r7, r7, #1
   11820:	cmp	r3, #0
   11824:	uxtb	r7, r7
   11828:	bne	11858 <strspn@plt+0x620>
   1182c:	add	fp, fp, #1
   11830:	b	11514 <strspn@plt+0x2dc>
   11834:	cmp	r7, #0
   11838:	bne	11560 <strspn@plt+0x328>
   1183c:	ldr	r3, [sp, #20]
   11840:	ldrb	r2, [sp, #84]	; 0x54
   11844:	eor	r3, r3, #1
   11848:	cmp	r2, #0
   1184c:	uxtb	r3, r3
   11850:	str	r3, [sp, #20]
   11854:	beq	1182c <strspn@plt+0x5f4>
   11858:	add	r0, sp, #68	; 0x44
   1185c:	bl	125ac <strspn@plt+0x1374>
   11860:	b	1182c <strspn@plt+0x5f4>
   11864:	cmp	r4, #95	; 0x5f
   11868:	add	r3, fp, #1
   1186c:	mov	r9, r4
   11870:	beq	11ca4 <strspn@plt+0xa6c>
   11874:	bls	11a44 <strspn@plt+0x80c>
   11878:	cmp	r4, #110	; 0x6e
   1187c:	beq	11cc0 <strspn@plt+0xa88>
   11880:	bls	118c0 <strspn@plt+0x688>
   11884:	cmp	r4, #116	; 0x74
   11888:	beq	11c98 <strspn@plt+0xa60>
   1188c:	cmp	r4, #118	; 0x76
   11890:	beq	11ccc <strspn@plt+0xa94>
   11894:	cmp	r4, #114	; 0x72
   11898:	beq	11b7c <strspn@plt+0x944>
   1189c:	mov	r2, #5
   118a0:	ldr	r1, [pc, #2544]	; 12298 <strspn@plt+0x1060>
   118a4:	mov	r0, #0
   118a8:	bl	10fec <dcgettext@plt>
   118ac:	mov	r3, r4
   118b0:	mov	r1, #0
   118b4:	mov	r2, r0
   118b8:	mov	r0, #125	; 0x7d
   118bc:	bl	11088 <error@plt>
   118c0:	cmp	r4, #99	; 0x63
   118c4:	beq	11c80 <strspn@plt+0xa48>
   118c8:	cmp	r4, #102	; 0x66
   118cc:	bne	1189c <strspn@plt+0x664>
   118d0:	mov	fp, r3
   118d4:	mov	r9, #12
   118d8:	b	11560 <strspn@plt+0x328>
   118dc:	cmp	r3, #95	; 0x5f
   118e0:	beq	117c4 <strspn@plt+0x58c>
   118e4:	mov	r2, #5
   118e8:	ldr	r1, [pc, #2476]	; 1229c <strspn@plt+0x1064>
   118ec:	mov	r0, #0
   118f0:	bl	10fec <dcgettext@plt>
   118f4:	mov	r3, fp
   118f8:	mov	r1, #0
   118fc:	mov	r2, r0
   11900:	mov	r0, #125	; 0x7d
   11904:	bl	11088 <error@plt>
   11908:	ldr	r3, [sl]
   1190c:	str	r3, [r5]
   11910:	ldr	r6, [sp, #40]	; 0x28
   11914:	ldr	r9, [sp, #36]	; 0x24
   11918:	mov	r0, r7
   1191c:	ldr	r1, [r6]
   11920:	add	r2, r9, #1
   11924:	add	r4, r9, r4
   11928:	add	r1, sl, r1, lsl #2
   1192c:	lsl	r2, r2, #2
   11930:	bl	10fb0 <memcpy@plt>
   11934:	mov	r3, #0
   11938:	mov	sl, r5
   1193c:	str	r3, [r6]
   11940:	b	112b8 <strspn@plt+0x80>
   11944:	cmp	r3, #125	; 0x7d
   11948:	bne	118e4 <strspn@plt+0x6ac>
   1194c:	sub	r1, r1, fp
   11950:	ldr	r3, [r8, #280]	; 0x118
   11954:	sub	r5, r1, #2
   11958:	cmp	r5, r3
   1195c:	bge	11b48 <strspn@plt+0x910>
   11960:	ldr	r4, [r8, #284]	; 0x11c
   11964:	mov	r2, r5
   11968:	add	r1, fp, #2
   1196c:	mov	r0, r4
   11970:	bl	10fb0 <memcpy@plt>
   11974:	mov	r3, #0
   11978:	strb	r3, [r4, r5]
   1197c:	mov	r0, r4
   11980:	bl	11094 <getenv@plt>
   11984:	subs	r9, r0, #0
   11988:	beq	11e04 <strspn@plt+0xbcc>
   1198c:	ldrb	r3, [sp, #84]	; 0x54
   11990:	cmp	r3, #0
   11994:	bne	11c74 <strspn@plt+0xa3c>
   11998:	ldrb	r3, [r8, #276]	; 0x114
   1199c:	cmp	r3, #0
   119a0:	bne	11c48 <strspn@plt+0xa10>
   119a4:	ldrb	r6, [r9]
   119a8:	cmp	r6, #0
   119ac:	beq	11a30 <strspn@plt+0x7f8>
   119b0:	ldr	r0, [sp, #68]	; 0x44
   119b4:	ldr	r3, [sp, #72]	; 0x48
   119b8:	ldr	r5, [r0, r3, lsl #2]
   119bc:	ldr	r4, [sp, #76]	; 0x4c
   119c0:	lsl	r4, r4, #2
   119c4:	cmp	r4, r5
   119c8:	bhi	11a0c <strspn@plt+0x7d4>
   119cc:	mov	r3, #8
   119d0:	str	r3, [sp]
   119d4:	mov	r2, #1
   119d8:	mvn	r3, #-2147483648	; 0x80000000
   119dc:	add	r1, sp, #76	; 0x4c
   119e0:	bl	17fa4 <strspn@plt+0x6d6c>
   119e4:	mov	r2, r5
   119e8:	mov	r3, r0
   119ec:	ldr	r0, [sp, #76]	; 0x4c
   119f0:	add	r1, r3, r4
   119f4:	str	r3, [sp, #68]	; 0x44
   119f8:	add	r0, r3, r0, lsl #2
   119fc:	bl	10f8c <memmove@plt>
   11a00:	ldr	r4, [sp, #76]	; 0x4c
   11a04:	ldr	r0, [sp, #68]	; 0x44
   11a08:	lsl	r4, r4, #2
   11a0c:	add	r0, r0, r4
   11a10:	strb	r6, [r5, r0]
   11a14:	ldr	r0, [sp, #68]	; 0x44
   11a18:	ldr	r3, [sp, #72]	; 0x48
   11a1c:	add	r5, r5, #1
   11a20:	str	r5, [r0, r3, lsl #2]
   11a24:	ldrb	r6, [r9, #1]!
   11a28:	cmp	r6, #0
   11a2c:	bne	119bc <strspn@plt+0x784>
   11a30:	mov	r0, fp
   11a34:	mov	r1, #125	; 0x7d
   11a38:	bl	11118 <strchr@plt>
   11a3c:	add	fp, r0, #1
   11a40:	b	11514 <strspn@plt+0x2dc>
   11a44:	cmp	r4, #36	; 0x24
   11a48:	bhi	11c30 <strspn@plt+0x9f8>
   11a4c:	cmp	r4, #34	; 0x22
   11a50:	bcs	11c40 <strspn@plt+0xa08>
   11a54:	cmp	r4, #0
   11a58:	moveq	r2, #5
   11a5c:	ldreq	r1, [pc, #2108]	; 122a0 <strspn@plt+0x1068>
   11a60:	bne	1189c <strspn@plt+0x664>
   11a64:	mov	r0, #0
   11a68:	bl	10fec <dcgettext@plt>
   11a6c:	mov	r1, #0
   11a70:	mov	r2, r0
   11a74:	mov	r0, #125	; 0x7d
   11a78:	bl	11088 <error@plt>
   11a7c:	ldr	r6, [pc, #2048]	; 12284 <strspn@plt+0x104c>
   11a80:	ldr	r5, [r6]
   11a84:	cmp	r5, r4
   11a88:	bge	11aa8 <strspn@plt+0x870>
   11a8c:	ldr	r0, [sl, r5, lsl #2]
   11a90:	ldr	r1, [pc, #2060]	; 122a4 <strspn@plt+0x106c>
   11a94:	bl	10f5c <strcmp@plt>
   11a98:	cmp	r0, #0
   11a9c:	addeq	r5, r5, #1
   11aa0:	streq	r5, [r6]
   11aa4:	beq	11ab4 <strspn@plt+0x87c>
   11aa8:	ldr	r3, [sp, #28]
   11aac:	cmp	r3, #0
   11ab0:	beq	11b88 <strspn@plt+0x950>
   11ab4:	ldrb	r3, [r8, #276]	; 0x114
   11ab8:	cmp	r3, #0
   11abc:	bne	11bec <strspn@plt+0x9b4>
   11ac0:	ldr	r3, [pc, #2016]	; 122a8 <strspn@plt+0x1070>
   11ac4:	ldr	r2, [pc, #2016]	; 122ac <strspn@plt+0x1074>
   11ac8:	str	r2, [r3]
   11acc:	ldr	fp, [r6]
   11ad0:	cmp	fp, r4
   11ad4:	movlt	r7, #61	; 0x3d
   11ad8:	blt	11b04 <strspn@plt+0x8cc>
   11adc:	b	11e2c <strspn@plt+0xbf4>
   11ae0:	ldr	r0, [sl, fp, lsl #2]
   11ae4:	bl	111cc <putenv@plt>
   11ae8:	cmp	r0, #0
   11aec:	bne	121f8 <strspn@plt+0xfc0>
   11af0:	ldr	fp, [r6]
   11af4:	add	fp, fp, #1
   11af8:	cmp	fp, r4
   11afc:	str	fp, [r6]
   11b00:	bge	11e2c <strspn@plt+0xbf4>
   11b04:	ldr	r9, [sl, fp, lsl #2]
   11b08:	mov	r1, r7
   11b0c:	mov	r0, r9
   11b10:	bl	11118 <strchr@plt>
   11b14:	subs	r5, r0, #0
   11b18:	beq	11cd8 <strspn@plt+0xaa0>
   11b1c:	ldrb	r3, [r8, #276]	; 0x114
   11b20:	cmp	r3, #0
   11b24:	beq	11ae0 <strspn@plt+0x8a8>
   11b28:	ldr	r0, [pc, #1880]	; 12288 <strspn@plt+0x1050>
   11b2c:	mov	r3, r9
   11b30:	ldr	r2, [pc, #1912]	; 122b0 <strspn@plt+0x1078>
   11b34:	mov	r1, #1
   11b38:	ldr	r0, [r0]
   11b3c:	bl	11184 <__fprintf_chk@plt>
   11b40:	ldr	fp, [r6]
   11b44:	b	11ae0 <strspn@plt+0x8a8>
   11b48:	sub	r3, r1, #1
   11b4c:	mov	r1, r3
   11b50:	ldr	r0, [r8, #284]	; 0x11c
   11b54:	str	r3, [r8, #280]	; 0x118
   11b58:	bl	17d9c <strspn@plt+0x6b64>
   11b5c:	str	r0, [r8, #284]	; 0x11c
   11b60:	b	11960 <strspn@plt+0x728>
   11b64:	mov	r2, #4
   11b68:	ldr	r1, [pc, #1860]	; 122b4 <strspn@plt+0x107c>
   11b6c:	ldr	r0, [r8, #272]	; 0x110
   11b70:	bl	17f10 <strspn@plt+0x6cd8>
   11b74:	str	r0, [r8, #272]	; 0x110
   11b78:	b	113dc <strspn@plt+0x1a4>
   11b7c:	mov	fp, r3
   11b80:	mov	r9, #13
   11b84:	b	11560 <strspn@plt+0x328>
   11b88:	mov	r5, r3
   11b8c:	ldr	r9, [pc, #1828]	; 122b8 <strspn@plt+0x1080>
   11b90:	mov	fp, #1
   11b94:	b	11bb4 <strspn@plt+0x97c>
   11b98:	ldr	r3, [r8, #272]	; 0x110
   11b9c:	add	r7, r3, r5, lsl #2
   11ba0:	ldr	r0, [r3, r5, lsl #2]
   11ba4:	bl	11214 <unsetenv@plt>
   11ba8:	cmp	r0, #0
   11bac:	bne	12330 <strspn@plt+0x10f8>
   11bb0:	add	r5, r5, #1
   11bb4:	ldr	r3, [r8, #264]	; 0x108
   11bb8:	cmp	r5, r3
   11bbc:	bge	11acc <strspn@plt+0x894>
   11bc0:	ldrb	r3, [r8, #276]	; 0x114
   11bc4:	cmp	r3, #0
   11bc8:	beq	11b98 <strspn@plt+0x960>
   11bcc:	ldr	r3, [r8, #272]	; 0x110
   11bd0:	ldr	r0, [pc, #1712]	; 12288 <strspn@plt+0x1050>
   11bd4:	mov	r2, r9
   11bd8:	mov	r1, fp
   11bdc:	ldr	r3, [r3, r5, lsl #2]
   11be0:	ldr	r0, [r0]
   11be4:	bl	11184 <__fprintf_chk@plt>
   11be8:	b	11b98 <strspn@plt+0x960>
   11bec:	ldr	r3, [pc, #1684]	; 12288 <strspn@plt+0x1050>
   11bf0:	mov	r2, #17
   11bf4:	mov	r1, #1
   11bf8:	ldr	r3, [r3]
   11bfc:	ldr	r0, [pc, #1720]	; 122bc <strspn@plt+0x1084>
   11c00:	bl	11040 <fwrite@plt>
   11c04:	b	11ac0 <strspn@plt+0x888>
   11c08:	ldr	r3, [pc, #1656]	; 12288 <strspn@plt+0x1050>
   11c0c:	ldr	r0, [r5, #4]
   11c10:	ldr	r6, [r3]
   11c14:	bl	16f38 <strspn@plt+0x5d00>
   11c18:	ldr	r2, [pc, #1696]	; 122c0 <strspn@plt+0x1088>
   11c1c:	mov	r1, #1
   11c20:	mov	r3, r0
   11c24:	mov	r0, r6
   11c28:	bl	11184 <__fprintf_chk@plt>
   11c2c:	b	116e8 <strspn@plt+0x4b0>
   11c30:	cmp	r4, #39	; 0x27
   11c34:	beq	11c40 <strspn@plt+0xa08>
   11c38:	cmp	r4, #92	; 0x5c
   11c3c:	bne	1189c <strspn@plt+0x664>
   11c40:	mov	fp, r3
   11c44:	b	11560 <strspn@plt+0x328>
   11c48:	ldr	r3, [pc, #1592]	; 12288 <strspn@plt+0x1050>
   11c4c:	mov	r0, r9
   11c50:	ldr	r5, [r3]
   11c54:	bl	16f38 <strspn@plt+0x5d00>
   11c58:	mov	r3, r4
   11c5c:	ldr	r2, [pc, #1632]	; 122c4 <strspn@plt+0x108c>
   11c60:	mov	r1, #1
   11c64:	str	r0, [sp]
   11c68:	mov	r0, r5
   11c6c:	bl	11184 <__fprintf_chk@plt>
   11c70:	b	119a4 <strspn@plt+0x76c>
   11c74:	add	r0, sp, #68	; 0x44
   11c78:	bl	125ac <strspn@plt+0x1374>
   11c7c:	b	11998 <strspn@plt+0x760>
   11c80:	ldr	r3, [sp, #20]
   11c84:	cmp	r3, #0
   11c88:	beq	11604 <strspn@plt+0x3cc>
   11c8c:	mov	r2, #5
   11c90:	ldr	r1, [pc, #1584]	; 122c8 <strspn@plt+0x1090>
   11c94:	b	11a64 <strspn@plt+0x82c>
   11c98:	mov	fp, r3
   11c9c:	mov	r9, #9
   11ca0:	b	11560 <strspn@plt+0x328>
   11ca4:	ldr	r2, [sp, #20]
   11ca8:	cmp	r2, #0
   11cac:	bne	11f60 <strspn@plt+0xd28>
   11cb0:	mov	r3, #1
   11cb4:	add	fp, fp, #2
   11cb8:	strb	r3, [sp, #84]	; 0x54
   11cbc:	b	11514 <strspn@plt+0x2dc>
   11cc0:	mov	fp, r3
   11cc4:	mov	r9, #10
   11cc8:	b	11560 <strspn@plt+0x328>
   11ccc:	mov	fp, r3
   11cd0:	mov	r9, #11
   11cd4:	b	11560 <strspn@plt+0x328>
   11cd8:	ldr	r3, [sp, #32]
   11cdc:	cmp	fp, r4
   11ce0:	movge	r3, #0
   11ce4:	andlt	r3, r3, #1
   11ce8:	cmp	r3, #0
   11cec:	mov	fp, r3
   11cf0:	bne	121cc <strspn@plt+0xf94>
   11cf4:	mov	r5, #1
   11cf8:	str	r4, [sp, #20]
   11cfc:	b	11d0c <strspn@plt+0xad4>
   11d00:	add	r5, r5, #1
   11d04:	cmp	r5, #65	; 0x41
   11d08:	beq	11e9c <strspn@plt+0xc64>
   11d0c:	ldr	r3, [r8]
   11d10:	ldr	r7, [r3, r5, lsl #2]
   11d14:	cmp	r7, #0
   11d18:	beq	11d00 <strspn@plt+0xac8>
   11d1c:	add	r2, sp, #68	; 0x44
   11d20:	mov	r1, #0
   11d24:	mov	r0, r5
   11d28:	bl	11034 <sigaction@plt>
   11d2c:	sub	r3, r7, #2
   11d30:	bics	r3, r3, #2
   11d34:	movne	fp, #1
   11d38:	moveq	fp, #0
   11d3c:	sub	r7, r7, #1
   11d40:	cmp	r0, #0
   11d44:	moveq	r4, #0
   11d48:	andne	r4, fp, #1
   11d4c:	cmp	r4, #0
   11d50:	mov	r9, r0
   11d54:	bne	12194 <strspn@plt+0xf5c>
   11d58:	cmp	r0, #0
   11d5c:	bne	11d98 <strspn@plt+0xb60>
   11d60:	cmp	r7, #1
   11d64:	movls	ip, #0
   11d68:	movhi	ip, #1
   11d6c:	mov	r2, r0
   11d70:	add	r1, sp, #68	; 0x44
   11d74:	mov	r0, r5
   11d78:	str	ip, [sp, #68]	; 0x44
   11d7c:	bl	11034 <sigaction@plt>
   11d80:	cmp	r0, #0
   11d84:	moveq	fp, #0
   11d88:	andne	fp, fp, #1
   11d8c:	cmp	fp, #0
   11d90:	mov	r9, r0
   11d94:	bne	121d8 <strspn@plt+0xfa0>
   11d98:	ldrb	r3, [r8, #276]	; 0x114
   11d9c:	cmp	r3, #0
   11da0:	beq	11d00 <strspn@plt+0xac8>
   11da4:	add	r1, sp, #48	; 0x30
   11da8:	mov	r0, r5
   11dac:	bl	17234 <strspn@plt+0x5ffc>
   11db0:	ldrb	r3, [r8, #276]	; 0x114
   11db4:	cmp	r3, #0
   11db8:	beq	11d00 <strspn@plt+0xac8>
   11dbc:	ldr	r2, [pc, #1220]	; 12288 <strspn@plt+0x1050>
   11dc0:	ldr	r1, [pc, #1284]	; 122cc <strspn@plt+0x1094>
   11dc4:	cmp	r7, #1
   11dc8:	ldr	r0, [r2]
   11dcc:	ldr	r2, [pc, #1276]	; 122d0 <strspn@plt+0x1098>
   11dd0:	ldr	r3, [pc, #1276]	; 122d4 <strspn@plt+0x109c>
   11dd4:	movls	r2, r1
   11dd8:	mov	r7, r2
   11ddc:	cmp	r9, #0
   11de0:	ldr	r2, [pc, #1108]	; 1223c <strspn@plt+0x1004>
   11de4:	movne	r2, r3
   11de8:	mov	r9, r2
   11dec:	add	r3, sp, #48	; 0x30
   11df0:	stm	sp, {r5, r7, r9}
   11df4:	mov	r1, #1
   11df8:	ldr	r2, [pc, #1240]	; 122d8 <strspn@plt+0x10a0>
   11dfc:	bl	11184 <__fprintf_chk@plt>
   11e00:	b	11d00 <strspn@plt+0xac8>
   11e04:	ldrb	r3, [r8, #276]	; 0x114
   11e08:	cmp	r3, #0
   11e0c:	beq	11a30 <strspn@plt+0x7f8>
   11e10:	ldr	r0, [pc, #1136]	; 12288 <strspn@plt+0x1050>
   11e14:	mov	r3, r4
   11e18:	ldr	r2, [pc, #1212]	; 122dc <strspn@plt+0x10a4>
   11e1c:	mov	r1, #1
   11e20:	ldr	r0, [r0]
   11e24:	bl	11184 <__fprintf_chk@plt>
   11e28:	b	11a30 <strspn@plt+0x7f8>
   11e2c:	ldr	r3, [sp, #24]
   11e30:	cmp	r4, fp
   11e34:	movgt	r4, #0
   11e38:	movle	r4, #1
   11e3c:	cmp	r3, #0
   11e40:	moveq	r4, #0
   11e44:	cmp	r4, #0
   11e48:	bne	12358 <strspn@plt+0x1120>
   11e4c:	ldr	r3, [pc, #1108]	; 122a8 <strspn@plt+0x1070>
   11e50:	ldr	r2, [sp, #32]
   11e54:	ldr	r6, [pc, #1156]	; 122e0 <strspn@plt+0x10a8>
   11e58:	ldr	r4, [r3]
   11e5c:	cmp	r2, #0
   11e60:	moveq	r7, #10
   11e64:	movne	r7, #0
   11e68:	mov	r5, #1
   11e6c:	sub	r4, r4, #4
   11e70:	b	11e84 <strspn@plt+0xc4c>
   11e74:	mov	r3, r7
   11e78:	mov	r1, r6
   11e7c:	mov	r0, r5
   11e80:	bl	11160 <__printf_chk@plt>
   11e84:	ldr	r2, [r4, #4]!
   11e88:	cmp	r2, #0
   11e8c:	bne	11e74 <strspn@plt+0xc3c>
   11e90:	mov	r0, r2
   11e94:	add	sp, sp, #212	; 0xd4
   11e98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e9c:	ldrb	r3, [r8, #260]	; 0x104
   11ea0:	ldr	r4, [sp, #20]
   11ea4:	cmp	r3, #0
   11ea8:	bne	11f6c <strspn@plt+0xd34>
   11eac:	ldrb	r3, [r8, #277]	; 0x115
   11eb0:	cmp	r3, #0
   11eb4:	beq	11ebc <strspn@plt+0xc84>
   11eb8:	bl	1248c <strspn@plt+0x1254>
   11ebc:	ldr	r3, [sp, #24]
   11ec0:	cmp	r3, #0
   11ec4:	beq	11f0c <strspn@plt+0xcd4>
   11ec8:	ldrb	r3, [r8, #276]	; 0x114
   11ecc:	cmp	r3, #0
   11ed0:	beq	11efc <strspn@plt+0xcc4>
   11ed4:	ldr	r3, [pc, #940]	; 12288 <strspn@plt+0x1050>
   11ed8:	ldr	r1, [sp, #24]
   11edc:	mov	r0, #4
   11ee0:	ldr	r5, [r3]
   11ee4:	bl	155c8 <strspn@plt+0x4390>
   11ee8:	ldr	r2, [pc, #1012]	; 122e4 <strspn@plt+0x10ac>
   11eec:	mov	r1, #1
   11ef0:	mov	r3, r0
   11ef4:	mov	r0, r5
   11ef8:	bl	11184 <__fprintf_chk@plt>
   11efc:	ldr	r0, [sp, #24]
   11f00:	bl	1101c <chdir@plt>
   11f04:	cmp	r0, #0
   11f08:	bne	12084 <strspn@plt+0xe4c>
   11f0c:	ldrb	r3, [r8, #276]	; 0x114
   11f10:	cmp	r3, #0
   11f14:	bne	12120 <strspn@plt+0xee8>
   11f18:	ldr	r3, [r6]
   11f1c:	add	r1, sl, r3, lsl #2
   11f20:	ldr	r0, [sl, r3, lsl #2]
   11f24:	bl	10fbc <execvp@plt>
   11f28:	bl	11130 <__errno_location@plt>
   11f2c:	ldr	r4, [r0]
   11f30:	cmp	r4, #2
   11f34:	beq	120c0 <strspn@plt+0xe88>
   11f38:	ldr	r3, [r6]
   11f3c:	ldr	r0, [sl, r3, lsl #2]
   11f40:	bl	16f38 <strspn@plt+0x5d00>
   11f44:	mov	r1, r4
   11f48:	ldr	r2, [pc, #920]	; 122e8 <strspn@plt+0x10b0>
   11f4c:	mov	r3, r0
   11f50:	mov	r0, #0
   11f54:	bl	11088 <error@plt>
   11f58:	mov	r0, #126	; 0x7e
   11f5c:	bl	110f4 <exit@plt>
   11f60:	mov	fp, r3
   11f64:	mov	r9, #32
   11f68:	b	11560 <strspn@plt+0x328>
   11f6c:	add	r0, sp, #68	; 0x44
   11f70:	bl	111c0 <sigemptyset@plt>
   11f74:	mov	r1, #0
   11f78:	add	r2, sp, #68	; 0x44
   11f7c:	mov	r0, r1
   11f80:	bl	10f80 <sigprocmask@plt>
   11f84:	cmp	r0, #0
   11f88:	bne	121e8 <strspn@plt+0xfb0>
   11f8c:	ldr	r7, [pc, #856]	; 122ec <strspn@plt+0x10b4>
   11f90:	ldr	fp, [pc, #856]	; 122f0 <strspn@plt+0x10b8>
   11f94:	ldr	r9, [pc, #856]	; 122f4 <strspn@plt+0x10bc>
   11f98:	mov	r5, #1
   11f9c:	b	11fe4 <strspn@plt+0xdac>
   11fa0:	add	r0, sp, #68	; 0x44
   11fa4:	bl	110ac <sigaddset@plt>
   11fa8:	mov	r2, r9
   11fac:	ldrb	r3, [r8, #276]	; 0x114
   11fb0:	cmp	r3, #0
   11fb4:	beq	11fd8 <strspn@plt+0xda0>
   11fb8:	add	r1, sp, #48	; 0x30
   11fbc:	mov	r0, r5
   11fc0:	str	r2, [sp, #20]
   11fc4:	bl	17234 <strspn@plt+0x5ffc>
   11fc8:	ldrb	r3, [r8, #276]	; 0x114
   11fcc:	ldr	r2, [sp, #20]
   11fd0:	cmp	r3, #0
   11fd4:	bne	12020 <strspn@plt+0xde8>
   11fd8:	add	r5, r5, #1
   11fdc:	cmp	r5, #65	; 0x41
   11fe0:	beq	12044 <strspn@plt+0xe0c>
   11fe4:	mov	r1, r5
   11fe8:	mov	r0, r7
   11fec:	bl	11004 <sigismember@plt>
   11ff0:	mov	r1, r5
   11ff4:	cmp	r0, #0
   11ff8:	bne	11fa0 <strspn@plt+0xd68>
   11ffc:	ldr	r0, [pc, #756]	; 122f8 <strspn@plt+0x10c0>
   12000:	bl	11004 <sigismember@plt>
   12004:	cmp	r0, #0
   12008:	beq	11fd8 <strspn@plt+0xda0>
   1200c:	mov	r1, r5
   12010:	add	r0, sp, #68	; 0x44
   12014:	bl	1116c <sigdelset@plt>
   12018:	mov	r2, fp
   1201c:	b	11fac <strspn@plt+0xd74>
   12020:	ldr	r0, [pc, #608]	; 12288 <strspn@plt+0x1050>
   12024:	str	r2, [sp, #4]
   12028:	str	r5, [sp]
   1202c:	add	r3, sp, #48	; 0x30
   12030:	ldr	r2, [pc, #708]	; 122fc <strspn@plt+0x10c4>
   12034:	mov	r1, #1
   12038:	ldr	r0, [r0]
   1203c:	bl	11184 <__fprintf_chk@plt>
   12040:	b	11fd8 <strspn@plt+0xda0>
   12044:	add	r1, sp, #68	; 0x44
   12048:	mov	r2, #0
   1204c:	mov	r0, #2
   12050:	bl	10f80 <sigprocmask@plt>
   12054:	cmp	r0, #0
   12058:	beq	11eac <strspn@plt+0xc74>
   1205c:	bl	11130 <__errno_location@plt>
   12060:	ldr	r1, [pc, #664]	; 12300 <strspn@plt+0x10c8>
   12064:	mov	r2, #5
   12068:	ldr	r4, [r0]
   1206c:	mov	r0, #0
   12070:	bl	10fec <dcgettext@plt>
   12074:	mov	r1, r4
   12078:	mov	r2, r0
   1207c:	mov	r0, #125	; 0x7d
   12080:	bl	11088 <error@plt>
   12084:	bl	11130 <__errno_location@plt>
   12088:	ldr	r1, [pc, #628]	; 12304 <strspn@plt+0x10cc>
   1208c:	mov	r2, #5
   12090:	ldr	r4, [r0]
   12094:	mov	r0, #0
   12098:	bl	10fec <dcgettext@plt>
   1209c:	ldr	r1, [sp, #24]
   120a0:	mov	r5, r0
   120a4:	mov	r0, #4
   120a8:	bl	155c8 <strspn@plt+0x4390>
   120ac:	mov	r3, r0
   120b0:	mov	r2, r5
   120b4:	mov	r1, r4
   120b8:	mov	r0, #125	; 0x7d
   120bc:	bl	11088 <error@plt>
   120c0:	ldr	r3, [r6]
   120c4:	ldr	r0, [sl, r3, lsl #2]
   120c8:	bl	16f38 <strspn@plt+0x5d00>
   120cc:	mov	r1, r4
   120d0:	ldr	r2, [pc, #528]	; 122e8 <strspn@plt+0x10b0>
   120d4:	mov	r3, r0
   120d8:	mov	r0, #0
   120dc:	bl	11088 <error@plt>
   120e0:	ldr	r3, [r6]
   120e4:	ldr	r1, [pc, #424]	; 12294 <strspn@plt+0x105c>
   120e8:	ldr	r0, [sl, r3, lsl #2]
   120ec:	bl	111f0 <strpbrk@plt>
   120f0:	cmp	r0, #0
   120f4:	beq	12118 <strspn@plt+0xee0>
   120f8:	mov	r2, #5
   120fc:	ldr	r1, [pc, #380]	; 12280 <strspn@plt+0x1048>
   12100:	mov	r0, #0
   12104:	bl	10fec <dcgettext@plt>
   12108:	mov	r1, #0
   1210c:	mov	r2, r0
   12110:	mov	r0, r1
   12114:	bl	11088 <error@plt>
   12118:	mov	r0, #127	; 0x7f
   1211c:	b	11f5c <strspn@plt+0xd24>
   12120:	ldr	r3, [r6]
   12124:	ldr	r7, [pc, #348]	; 12288 <strspn@plt+0x1050>
   12128:	ldr	r2, [pc, #472]	; 12308 <strspn@plt+0x10d0>
   1212c:	ldr	r3, [sl, r3, lsl #2]
   12130:	ldr	r0, [r7]
   12134:	mov	r1, #1
   12138:	bl	11184 <__fprintf_chk@plt>
   1213c:	ldr	r9, [pc, #456]	; 1230c <strspn@plt+0x10d4>
   12140:	ldr	r5, [r6]
   12144:	b	12188 <strspn@plt+0xf50>
   12148:	ldrb	r3, [r8, #276]	; 0x114
   1214c:	cmp	r3, #0
   12150:	beq	12184 <strspn@plt+0xf4c>
   12154:	ldr	r3, [r6]
   12158:	ldr	r0, [sl, r5, lsl #2]
   1215c:	sub	r3, r5, r3
   12160:	str	r3, [sp, #20]
   12164:	ldr	fp, [r7]
   12168:	bl	16f38 <strspn@plt+0x5d00>
   1216c:	ldr	r3, [sp, #20]
   12170:	mov	r2, r9
   12174:	mov	r1, #1
   12178:	str	r0, [sp]
   1217c:	mov	r0, fp
   12180:	bl	11184 <__fprintf_chk@plt>
   12184:	add	r5, r5, #1
   12188:	cmp	r5, r4
   1218c:	blt	12148 <strspn@plt+0xf10>
   12190:	b	11f18 <strspn@plt+0xce0>
   12194:	bl	11130 <__errno_location@plt>
   12198:	ldr	r1, [pc, #368]	; 12310 <strspn@plt+0x10d8>
   1219c:	mov	r2, #5
   121a0:	ldr	r4, [r0]
   121a4:	mov	r0, #0
   121a8:	bl	10fec <dcgettext@plt>
   121ac:	mov	r3, r5
   121b0:	mov	r1, r4
   121b4:	mov	r2, r0
   121b8:	mov	r0, #125	; 0x7d
   121bc:	bl	11088 <error@plt>
   121c0:	mov	r2, #5
   121c4:	ldr	r1, [pc, #328]	; 12314 <strspn@plt+0x10dc>
   121c8:	b	11a64 <strspn@plt+0x82c>
   121cc:	mov	r2, #5
   121d0:	ldr	r1, [pc, #320]	; 12318 <strspn@plt+0x10e0>
   121d4:	b	1147c <strspn@plt+0x244>
   121d8:	bl	11130 <__errno_location@plt>
   121dc:	mov	r2, #5
   121e0:	ldr	r1, [pc, #308]	; 1231c <strspn@plt+0x10e4>
   121e4:	b	121a0 <strspn@plt+0xf68>
   121e8:	bl	11130 <__errno_location@plt>
   121ec:	mov	r2, #5
   121f0:	ldr	r1, [pc, #296]	; 12320 <strspn@plt+0x10e8>
   121f4:	b	12068 <strspn@plt+0xe30>
   121f8:	mov	r4, #0
   121fc:	strb	r4, [r5]
   12200:	bl	11130 <__errno_location@plt>
   12204:	mov	r2, #5
   12208:	ldr	r1, [pc, #276]	; 12324 <strspn@plt+0x10ec>
   1220c:	ldr	r5, [r0]
   12210:	mov	r0, r4
   12214:	bl	10fec <dcgettext@plt>
   12218:	ldr	r3, [r6]
   1221c:	mov	r4, r0
   12220:	ldr	r0, [sl, r3, lsl #2]
   12224:	bl	16f38 <strspn@plt+0x5d00>
   12228:	mov	r2, r4
   1222c:	mov	r1, r5
   12230:	mov	r3, r0
   12234:	mov	r0, #125	; 0x7d
   12238:	bl	11088 <error@plt>
   1223c:	andeq	r9, r1, r0, lsr r4
   12240:	andeq	r9, r1, r8, asr r5
   12244:	andeq	r9, r1, r8, ror r4
   12248:	andeq	sl, r2, r0, lsr #2
   1224c:	andeq	r2, r1, r0, lsr pc
   12250:	andeq	sl, r2, r0, lsr r3
   12254:			; <UNDEFINED> instruction: 0x00018db8
   12258:	andeq	r0, r0, r2, lsl #2
   1225c:	andeq	sl, r2, r8, lsr #6
   12260:	andeq	r9, r1, r4, lsl #14
   12264:	andeq	r9, r1, r4, lsl r7
   12268:	andeq	sl, r2, ip, lsl r1
   1226c:	andeq	sl, r2, r4, lsr #6
   12270:	andeq	r9, r1, r4, lsr #14
   12274:	andeq	r8, r1, ip, ror #29
   12278:	andeq	r9, r1, r4, ror r4
   1227c:	andeq	r9, r1, r0, asr #13
   12280:	ldrdeq	r9, [r1], -r8
   12284:	andeq	sl, r2, r8, lsl r3
   12288:	andeq	sl, r2, r0, lsr #6
   1228c:	muleq	r1, r0, r6
   12290:			; <UNDEFINED> instruction: 0x000196b0
   12294:	andeq	r9, r1, r0, ror r5
   12298:	ldrdeq	r9, [r1], -r4
   1229c:	strdeq	r9, [r1], -r4
   122a0:	andeq	r9, r1, r8, lsr #11
   122a4:	andeq	r9, r1, r8, lsr r7
   122a8:	andeq	sl, r2, ip, lsl #6
   122ac:	andeq	sl, r2, r0, asr r4
   122b0:	andeq	r9, r1, r0, ror r7
   122b4:	andeq	sl, r2, ip, lsr r4
   122b8:	andeq	r9, r1, r0, asr r7
   122bc:	andeq	r9, r1, ip, lsr r7
   122c0:	andeq	r9, r1, r0, lsr #13
   122c4:	andeq	r9, r1, ip, lsr #12
   122c8:	andeq	r9, r1, r8, ror r5
   122cc:	andeq	r9, r1, r4, lsr r5
   122d0:	muleq	r1, ip, lr
   122d4:	andeq	r9, r1, ip, lsr r5
   122d8:	andeq	r9, r1, r0, asr #16
   122dc:	andeq	r9, r1, r8, asr #12
   122e0:	andeq	r9, r1, r0, ror #15
   122e4:	andeq	r9, r1, r4, lsr #17
   122e8:	andeq	r9, r1, r8, lsr sl
   122ec:			; <UNDEFINED> instruction: 0x0002a3b4
   122f0:	andeq	r9, r1, r0, asr r5
   122f4:	andeq	r8, r1, r4, lsr #29
   122f8:	andeq	sl, r2, r4, lsr r3
   122fc:	andeq	r9, r1, r0, ror #16
   12300:	andeq	r9, r1, r0, lsl #17
   12304:			; <UNDEFINED> instruction: 0x000198b4
   12308:	ldrdeq	r9, [r1], -r4
   1230c:	andeq	r9, r1, r4, ror #17
   12310:	andeq	r9, r1, r8, ror #15
   12314:	andeq	r9, r1, ip, ror #12
   12318:	muleq	r1, r0, r7
   1231c:	andeq	r9, r1, r4, lsl r8
   12320:			; <UNDEFINED> instruction: 0x00018eb0
   12324:	andeq	r9, r1, r0, lsl #15
   12328:	andeq	r9, r1, r0, ror #14
   1232c:			; <UNDEFINED> instruction: 0x000197b8
   12330:	bl	11130 <__errno_location@plt>
   12334:	mov	r2, #5
   12338:	ldr	r1, [pc, #-24]	; 12328 <strspn@plt+0x10f0>
   1233c:	ldr	r4, [r0]
   12340:	mov	r0, #0
   12344:	bl	10fec <dcgettext@plt>
   12348:	mov	r5, r0
   1234c:	ldr	r0, [r7]
   12350:	bl	16f38 <strspn@plt+0x5d00>
   12354:	b	120ac <strspn@plt+0xe74>
   12358:	mov	r2, #5
   1235c:	ldr	r1, [pc, #-56]	; 1232c <strspn@plt+0x10f4>
   12360:	b	11478 <strspn@plt+0x240>
   12364:	mov	fp, #0
   12368:	mov	lr, #0
   1236c:	pop	{r1}		; (ldr r1, [sp], #4)
   12370:	mov	r2, sp
   12374:	push	{r2}		; (str r2, [sp, #-4]!)
   12378:	push	{r0}		; (str r0, [sp, #-4]!)
   1237c:	ldr	ip, [pc, #16]	; 12394 <strspn@plt+0x115c>
   12380:	push	{ip}		; (str ip, [sp, #-4]!)
   12384:	ldr	r0, [pc, #12]	; 12398 <strspn@plt+0x1160>
   12388:	ldr	r3, [pc, #12]	; 1239c <strspn@plt+0x1164>
   1238c:	bl	110b8 <__libc_start_main@plt>
   12390:	bl	1122c <abort@plt>
   12394:	andeq	r8, r1, r8, asr sp
   12398:	andeq	r1, r1, r4, asr #4
   1239c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   123a0:	ldr	r3, [pc, #20]	; 123bc <strspn@plt+0x1184>
   123a4:	ldr	r2, [pc, #20]	; 123c0 <strspn@plt+0x1188>
   123a8:	add	r3, pc, r3
   123ac:	ldr	r2, [r3, r2]
   123b0:	cmp	r2, #0
   123b4:	bxeq	lr
   123b8:	b	110d0 <__gmon_start__@plt>
   123bc:	andeq	r7, r1, r0, asr ip
   123c0:	andeq	r0, r0, r0, lsl r1
   123c4:	ldr	r3, [pc, #28]	; 123e8 <strspn@plt+0x11b0>
   123c8:	ldr	r0, [pc, #28]	; 123ec <strspn@plt+0x11b4>
   123cc:	sub	r3, r3, r0
   123d0:	cmp	r3, #6
   123d4:	bxls	lr
   123d8:	ldr	r3, [pc, #16]	; 123f0 <strspn@plt+0x11b8>
   123dc:	cmp	r3, #0
   123e0:	bxeq	lr
   123e4:	bx	r3
   123e8:	andeq	sl, r2, fp, lsl #6
   123ec:	andeq	sl, r2, r8, lsl #6
   123f0:	andeq	r0, r0, r0
   123f4:	ldr	r1, [pc, #36]	; 12420 <strspn@plt+0x11e8>
   123f8:	ldr	r0, [pc, #36]	; 12424 <strspn@plt+0x11ec>
   123fc:	sub	r1, r1, r0
   12400:	asr	r1, r1, #2
   12404:	add	r1, r1, r1, lsr #31
   12408:	asrs	r1, r1, #1
   1240c:	bxeq	lr
   12410:	ldr	r3, [pc, #16]	; 12428 <strspn@plt+0x11f0>
   12414:	cmp	r3, #0
   12418:	bxeq	lr
   1241c:	bx	r3
   12420:	andeq	sl, r2, r8, lsl #6
   12424:	andeq	sl, r2, r8, lsl #6
   12428:	andeq	r0, r0, r0
   1242c:	push	{r4, lr}
   12430:	ldr	r4, [pc, #24]	; 12450 <strspn@plt+0x1218>
   12434:	ldrb	r3, [r4]
   12438:	cmp	r3, #0
   1243c:	popne	{r4, pc}
   12440:	bl	123c4 <strspn@plt+0x118c>
   12444:	mov	r3, #1
   12448:	strb	r3, [r4]
   1244c:	pop	{r4, pc}
   12450:	andeq	sl, r2, ip, lsr #6
   12454:	ldr	r0, [pc, #40]	; 12484 <strspn@plt+0x124c>
   12458:	ldr	r3, [r0]
   1245c:	cmp	r3, #0
   12460:	bne	12468 <strspn@plt+0x1230>
   12464:	b	123f4 <strspn@plt+0x11bc>
   12468:	ldr	r3, [pc, #24]	; 12488 <strspn@plt+0x1250>
   1246c:	cmp	r3, #0
   12470:	beq	12464 <strspn@plt+0x122c>
   12474:	push	{r4, lr}
   12478:	blx	r3
   1247c:	pop	{r4, lr}
   12480:	b	123f4 <strspn@plt+0x11bc>
   12484:	andeq	r9, r2, r4, lsl pc
   12488:	andeq	r0, r0, r0
   1248c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12490:	sub	sp, sp, #308	; 0x134
   12494:	add	r0, sp, #36	; 0x24
   12498:	bl	111c0 <sigemptyset@plt>
   1249c:	mov	r1, #0
   124a0:	add	r2, sp, #36	; 0x24
   124a4:	mov	r0, r1
   124a8:	bl	10f80 <sigprocmask@plt>
   124ac:	cmp	r0, #0
   124b0:	bne	12568 <strspn@plt+0x1330>
   124b4:	ldr	fp, [pc, #212]	; 12590 <strspn@plt+0x1358>
   124b8:	ldr	sl, [pc, #212]	; 12594 <strspn@plt+0x135c>
   124bc:	ldr	r9, [pc, #212]	; 12598 <strspn@plt+0x1360>
   124c0:	ldr	r8, [pc, #212]	; 1259c <strspn@plt+0x1364>
   124c4:	mov	r4, #1
   124c8:	b	12514 <strspn@plt+0x12dc>
   124cc:	bl	11004 <sigismember@plt>
   124d0:	cmp	r0, #0
   124d4:	beq	12508 <strspn@plt+0x12d0>
   124d8:	ldr	r7, [pc, #176]	; 12590 <strspn@plt+0x1358>
   124dc:	mov	r6, fp
   124e0:	mov	r5, sl
   124e4:	add	r1, sp, #16
   124e8:	mov	r0, r4
   124ec:	bl	17234 <strspn@plt+0x5ffc>
   124f0:	ldr	r0, [r9]
   124f4:	add	r3, sp, #16
   124f8:	stm	sp, {r4, r5, r6, r7}
   124fc:	mov	r2, r8
   12500:	mov	r1, #1
   12504:	bl	11184 <__fprintf_chk@plt>
   12508:	add	r4, r4, #1
   1250c:	cmp	r4, #65	; 0x41
   12510:	beq	12560 <strspn@plt+0x1328>
   12514:	add	r2, sp, #164	; 0xa4
   12518:	mov	r1, #0
   1251c:	mov	r0, r4
   12520:	bl	11034 <sigaction@plt>
   12524:	cmp	r0, #0
   12528:	bne	12508 <strspn@plt+0x12d0>
   1252c:	ldr	r3, [sp, #164]	; 0xa4
   12530:	mov	r1, r4
   12534:	cmp	r3, #1
   12538:	add	r0, sp, #36	; 0x24
   1253c:	bne	124cc <strspn@plt+0x1294>
   12540:	bl	11004 <sigismember@plt>
   12544:	ldr	r7, [pc, #84]	; 125a0 <strspn@plt+0x1368>
   12548:	cmp	r0, #0
   1254c:	movne	r5, sl
   12550:	ldrne	r6, [pc, #76]	; 125a4 <strspn@plt+0x136c>
   12554:	moveq	r6, fp
   12558:	ldreq	r5, [pc, #48]	; 12590 <strspn@plt+0x1358>
   1255c:	b	124e4 <strspn@plt+0x12ac>
   12560:	add	sp, sp, #308	; 0x134
   12564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12568:	bl	11130 <__errno_location@plt>
   1256c:	mov	r2, #5
   12570:	ldr	r1, [pc, #48]	; 125a8 <strspn@plt+0x1370>
   12574:	ldr	r4, [r0]
   12578:	mov	r0, #0
   1257c:	bl	10fec <dcgettext@plt>
   12580:	mov	r1, r4
   12584:	mov	r2, r0
   12588:	mov	r0, #125	; 0x7d
   1258c:	bl	11088 <error@plt>
   12590:	andeq	r9, r1, r0, lsr r4
   12594:	andeq	r8, r1, r4, lsr #29
   12598:	andeq	sl, r2, r0, lsr #6
   1259c:	ldrdeq	r8, [r1], -r4
   125a0:	muleq	r1, ip, lr
   125a4:	andeq	r8, r1, ip, lsr #29
   125a8:			; <UNDEFINED> instruction: 0x00018eb0
   125ac:	push	{r4, r5, r6, r7, r8, lr}
   125b0:	mov	r4, r0
   125b4:	ldr	r0, [r0]
   125b8:	ldmib	r4, {r3, r6}
   125bc:	sub	sp, sp, #8
   125c0:	ldr	r5, [r0, r3, lsl #2]
   125c4:	lsl	r6, r6, #2
   125c8:	cmp	r6, r5
   125cc:	bhi	1260c <strspn@plt+0x13d4>
   125d0:	mov	r3, #8
   125d4:	str	r3, [sp]
   125d8:	mov	r2, #1
   125dc:	mvn	r3, #-2147483648	; 0x80000000
   125e0:	add	r1, r4, #8
   125e4:	bl	17fa4 <strspn@plt+0x6d6c>
   125e8:	ldr	r3, [r4, #8]
   125ec:	mov	r2, r5
   125f0:	add	r1, r0, r6
   125f4:	str	r0, [r4]
   125f8:	add	r0, r0, r3, lsl #2
   125fc:	bl	10f8c <memmove@plt>
   12600:	ldr	r6, [r4, #8]
   12604:	ldr	r0, [r4]
   12608:	lsl	r6, r6, #2
   1260c:	add	r0, r0, r6
   12610:	mov	r3, #0
   12614:	strb	r3, [r0, r5]
   12618:	ldr	r6, [r4, #4]
   1261c:	ldr	r3, [r4, #12]
   12620:	ldr	r7, [r4, #8]
   12624:	add	r3, r6, r3
   12628:	ldr	r0, [r4]
   1262c:	add	r3, r3, #1
   12630:	add	r5, r5, #1
   12634:	cmp	r7, r3
   12638:	lsl	r8, r6, #2
   1263c:	str	r5, [r0, r6, lsl #2]
   12640:	ble	12664 <strspn@plt+0x142c>
   12644:	add	r0, r0, r8
   12648:	add	r6, r6, #1
   1264c:	mov	r3, #0
   12650:	str	r5, [r0, #4]
   12654:	str	r6, [r4, #4]
   12658:	strb	r3, [r4, #16]
   1265c:	add	sp, sp, #8
   12660:	pop	{r4, r5, r6, r7, r8, pc}
   12664:	mov	r3, #8
   12668:	str	r3, [sp]
   1266c:	mov	r2, #1
   12670:	mvn	r3, #-2147483648	; 0x80000000
   12674:	add	r1, r4, #8
   12678:	bl	17fa4 <strspn@plt+0x6d6c>
   1267c:	ldr	r3, [r4, #8]
   12680:	mov	r2, r5
   12684:	str	r0, [r4]
   12688:	add	r1, r0, r7, lsl #2
   1268c:	add	r0, r0, r3, lsl #2
   12690:	bl	10f8c <memmove@plt>
   12694:	ldr	r0, [r4]
   12698:	ldr	r5, [r0, r6, lsl #2]
   1269c:	b	12644 <strspn@plt+0x140c>
   126a0:	subs	r5, r0, #0
   126a4:	push	{r7, lr}
   126a8:	sub	sp, sp, #56	; 0x38
   126ac:	beq	126e8 <strspn@plt+0x14b0>
   126b0:	ldr	r3, [pc, #876]	; 12a24 <strspn@plt+0x17ec>
   126b4:	mov	r2, #5
   126b8:	ldr	r1, [pc, #872]	; 12a28 <strspn@plt+0x17f0>
   126bc:	mov	r0, #0
   126c0:	ldr	r4, [r3]
   126c4:	bl	10fec <dcgettext@plt>
   126c8:	ldr	r3, [pc, #860]	; 12a2c <strspn@plt+0x17f4>
   126cc:	mov	r1, #1
   126d0:	ldr	r3, [r3]
   126d4:	mov	r2, r0
   126d8:	mov	r0, r4
   126dc:	bl	11184 <__fprintf_chk@plt>
   126e0:	mov	r0, r5
   126e4:	bl	110f4 <exit@plt>
   126e8:	mov	r2, #5
   126ec:	ldr	r1, [pc, #828]	; 12a30 <strspn@plt+0x17f8>
   126f0:	bl	10fec <dcgettext@plt>
   126f4:	ldr	r3, [pc, #816]	; 12a2c <strspn@plt+0x17f4>
   126f8:	ldr	r6, [pc, #820]	; 12a34 <strspn@plt+0x17fc>
   126fc:	ldr	r4, [pc, #820]	; 12a38 <strspn@plt+0x1800>
   12700:	ldr	r2, [r3]
   12704:	mov	r1, r0
   12708:	mov	r0, #1
   1270c:	bl	11160 <__printf_chk@plt>
   12710:	mov	r2, #5
   12714:	ldr	r1, [pc, #800]	; 12a3c <strspn@plt+0x1804>
   12718:	mov	r0, r5
   1271c:	bl	10fec <dcgettext@plt>
   12720:	ldr	r1, [r6]
   12724:	bl	10f44 <fputs_unlocked@plt>
   12728:	mov	r2, #5
   1272c:	ldr	r1, [pc, #780]	; 12a40 <strspn@plt+0x1808>
   12730:	mov	r0, r5
   12734:	bl	10fec <dcgettext@plt>
   12738:	ldr	r1, [r6]
   1273c:	bl	10f44 <fputs_unlocked@plt>
   12740:	mov	r2, #5
   12744:	ldr	r1, [pc, #760]	; 12a44 <strspn@plt+0x180c>
   12748:	mov	r0, r5
   1274c:	bl	10fec <dcgettext@plt>
   12750:	ldr	r1, [r6]
   12754:	bl	10f44 <fputs_unlocked@plt>
   12758:	mov	r2, #5
   1275c:	ldr	r1, [pc, #740]	; 12a48 <strspn@plt+0x1810>
   12760:	mov	r0, r5
   12764:	bl	10fec <dcgettext@plt>
   12768:	ldr	r1, [r6]
   1276c:	bl	10f44 <fputs_unlocked@plt>
   12770:	mov	r2, #5
   12774:	ldr	r1, [pc, #720]	; 12a4c <strspn@plt+0x1814>
   12778:	mov	r0, r5
   1277c:	bl	10fec <dcgettext@plt>
   12780:	ldr	r1, [r6]
   12784:	bl	10f44 <fputs_unlocked@plt>
   12788:	mov	r2, #5
   1278c:	ldr	r1, [pc, #700]	; 12a50 <strspn@plt+0x1818>
   12790:	mov	r0, r5
   12794:	bl	10fec <dcgettext@plt>
   12798:	ldr	r1, [r6]
   1279c:	bl	10f44 <fputs_unlocked@plt>
   127a0:	mov	r2, #5
   127a4:	ldr	r1, [pc, #680]	; 12a54 <strspn@plt+0x181c>
   127a8:	mov	r0, r5
   127ac:	bl	10fec <dcgettext@plt>
   127b0:	ldr	r1, [r6]
   127b4:	bl	10f44 <fputs_unlocked@plt>
   127b8:	mov	r2, #5
   127bc:	ldr	r1, [pc, #660]	; 12a58 <strspn@plt+0x1820>
   127c0:	mov	r0, r5
   127c4:	bl	10fec <dcgettext@plt>
   127c8:	ldr	r1, [r6]
   127cc:	bl	10f44 <fputs_unlocked@plt>
   127d0:	mov	r2, #5
   127d4:	ldr	r1, [pc, #640]	; 12a5c <strspn@plt+0x1824>
   127d8:	mov	r0, r5
   127dc:	bl	10fec <dcgettext@plt>
   127e0:	ldr	r1, [r6]
   127e4:	bl	10f44 <fputs_unlocked@plt>
   127e8:	mov	r2, #5
   127ec:	ldr	r1, [pc, #620]	; 12a60 <strspn@plt+0x1828>
   127f0:	mov	r0, r5
   127f4:	bl	10fec <dcgettext@plt>
   127f8:	ldr	r1, [r6]
   127fc:	bl	10f44 <fputs_unlocked@plt>
   12800:	mov	r2, #5
   12804:	ldr	r1, [pc, #600]	; 12a64 <strspn@plt+0x182c>
   12808:	mov	r0, r5
   1280c:	bl	10fec <dcgettext@plt>
   12810:	ldr	r1, [r6]
   12814:	bl	10f44 <fputs_unlocked@plt>
   12818:	mov	r2, #5
   1281c:	ldr	r1, [pc, #580]	; 12a68 <strspn@plt+0x1830>
   12820:	mov	r0, r5
   12824:	bl	10fec <dcgettext@plt>
   12828:	ldr	r1, [r6]
   1282c:	bl	10f44 <fputs_unlocked@plt>
   12830:	mov	r2, #5
   12834:	ldr	r1, [pc, #560]	; 12a6c <strspn@plt+0x1834>
   12838:	mov	r0, r5
   1283c:	bl	10fec <dcgettext@plt>
   12840:	ldr	r1, [r6]
   12844:	bl	10f44 <fputs_unlocked@plt>
   12848:	mov	r2, #5
   1284c:	ldr	r1, [pc, #540]	; 12a70 <strspn@plt+0x1838>
   12850:	mov	r0, r5
   12854:	bl	10fec <dcgettext@plt>
   12858:	ldr	r1, [r6]
   1285c:	bl	10f44 <fputs_unlocked@plt>
   12860:	ldm	r4!, {r0, r1, r2, r3}
   12864:	mov	lr, sp
   12868:	stmia	lr!, {r0, r1, r2, r3}
   1286c:	ldm	r4!, {r0, r1, r2, r3}
   12870:	ldr	ip, [sp]
   12874:	stmia	lr!, {r0, r1, r2, r3}
   12878:	cmp	ip, #0
   1287c:	ldm	r4!, {r0, r1, r2, r3}
   12880:	stmia	lr!, {r0, r1, r2, r3}
   12884:	ldm	r4, {r0, r1}
   12888:	moveq	r4, sp
   1288c:	stm	lr, {r0, r1}
   12890:	beq	128c0 <strspn@plt+0x1688>
   12894:	ldr	r7, [pc, #472]	; 12a74 <strspn@plt+0x183c>
   12898:	mov	r4, sp
   1289c:	b	128ac <strspn@plt+0x1674>
   128a0:	ldr	ip, [r4, #8]!
   128a4:	cmp	ip, #0
   128a8:	beq	128c0 <strspn@plt+0x1688>
   128ac:	mov	r1, ip
   128b0:	mov	r0, r7
   128b4:	bl	10f5c <strcmp@plt>
   128b8:	cmp	r0, #0
   128bc:	bne	128a0 <strspn@plt+0x1668>
   128c0:	ldr	r4, [r4, #4]
   128c4:	mov	r2, #5
   128c8:	cmp	r4, #0
   128cc:	ldr	r1, [pc, #420]	; 12a78 <strspn@plt+0x1840>
   128d0:	beq	12978 <strspn@plt+0x1740>
   128d4:	mov	r0, #0
   128d8:	bl	10fec <dcgettext@plt>
   128dc:	ldr	r3, [pc, #408]	; 12a7c <strspn@plt+0x1844>
   128e0:	ldr	r2, [pc, #408]	; 12a80 <strspn@plt+0x1848>
   128e4:	mov	r1, r0
   128e8:	mov	r0, #1
   128ec:	bl	11160 <__printf_chk@plt>
   128f0:	mov	r1, #0
   128f4:	mov	r0, #5
   128f8:	bl	111b4 <setlocale@plt>
   128fc:	cmp	r0, #0
   12900:	ldreq	r7, [pc, #364]	; 12a74 <strspn@plt+0x183c>
   12904:	beq	12920 <strspn@plt+0x16e8>
   12908:	mov	r2, #3
   1290c:	ldr	r1, [pc, #368]	; 12a84 <strspn@plt+0x184c>
   12910:	bl	11220 <strncmp@plt>
   12914:	ldr	r7, [pc, #344]	; 12a74 <strspn@plt+0x183c>
   12918:	cmp	r0, #0
   1291c:	bne	12a08 <strspn@plt+0x17d0>
   12920:	mov	r2, #5
   12924:	ldr	r1, [pc, #348]	; 12a88 <strspn@plt+0x1850>
   12928:	mov	r0, #0
   1292c:	bl	10fec <dcgettext@plt>
   12930:	ldr	r3, [pc, #316]	; 12a74 <strspn@plt+0x183c>
   12934:	ldr	r2, [pc, #320]	; 12a7c <strspn@plt+0x1844>
   12938:	mov	r1, r0
   1293c:	mov	r0, #1
   12940:	bl	11160 <__printf_chk@plt>
   12944:	mov	r2, #5
   12948:	ldr	r1, [pc, #316]	; 12a8c <strspn@plt+0x1854>
   1294c:	mov	r0, #0
   12950:	bl	10fec <dcgettext@plt>
   12954:	ldr	r2, [pc, #308]	; 12a90 <strspn@plt+0x1858>
   12958:	cmp	r4, r7
   1295c:	ldr	r3, [pc, #304]	; 12a94 <strspn@plt+0x185c>
   12960:	movne	r3, r2
   12964:	mov	r1, r0
   12968:	mov	r2, r4
   1296c:	mov	r0, #1
   12970:	bl	11160 <__printf_chk@plt>
   12974:	b	126e0 <strspn@plt+0x14a8>
   12978:	mov	r0, r4
   1297c:	bl	10fec <dcgettext@plt>
   12980:	ldr	r3, [pc, #244]	; 12a7c <strspn@plt+0x1844>
   12984:	ldr	r2, [pc, #244]	; 12a80 <strspn@plt+0x1848>
   12988:	mov	r1, r0
   1298c:	mov	r0, #1
   12990:	bl	11160 <__printf_chk@plt>
   12994:	mov	r1, r4
   12998:	mov	r0, #5
   1299c:	bl	111b4 <setlocale@plt>
   129a0:	cmp	r0, #0
   129a4:	beq	129bc <strspn@plt+0x1784>
   129a8:	mov	r2, #3
   129ac:	ldr	r1, [pc, #208]	; 12a84 <strspn@plt+0x184c>
   129b0:	bl	11220 <strncmp@plt>
   129b4:	cmp	r0, #0
   129b8:	bne	12a00 <strspn@plt+0x17c8>
   129bc:	mov	r2, #5
   129c0:	ldr	r1, [pc, #192]	; 12a88 <strspn@plt+0x1850>
   129c4:	mov	r0, #0
   129c8:	bl	10fec <dcgettext@plt>
   129cc:	ldr	r3, [pc, #160]	; 12a74 <strspn@plt+0x183c>
   129d0:	ldr	r2, [pc, #164]	; 12a7c <strspn@plt+0x1844>
   129d4:	mov	r4, r3
   129d8:	mov	r1, r0
   129dc:	mov	r0, #1
   129e0:	bl	11160 <__printf_chk@plt>
   129e4:	ldr	r1, [pc, #160]	; 12a8c <strspn@plt+0x1854>
   129e8:	mov	r2, #5
   129ec:	mov	r0, #0
   129f0:	bl	10fec <dcgettext@plt>
   129f4:	ldr	r3, [pc, #152]	; 12a94 <strspn@plt+0x185c>
   129f8:	mov	r1, r0
   129fc:	b	12968 <strspn@plt+0x1730>
   12a00:	ldr	r7, [pc, #108]	; 12a74 <strspn@plt+0x183c>
   12a04:	mov	r4, r7
   12a08:	mov	r2, #5
   12a0c:	ldr	r1, [pc, #132]	; 12a98 <strspn@plt+0x1860>
   12a10:	mov	r0, #0
   12a14:	bl	10fec <dcgettext@plt>
   12a18:	ldr	r1, [r6]
   12a1c:	bl	10f44 <fputs_unlocked@plt>
   12a20:	b	12920 <strspn@plt+0x16e8>
   12a24:	andeq	sl, r2, r0, lsr #6
   12a28:	strdeq	r8, [r1], -r0
   12a2c:	andeq	sl, r2, ip, asr r4
   12a30:	andeq	r8, r1, r8, lsl pc
   12a34:	andeq	sl, r2, r4, lsr #6
   12a38:	andeq	r8, r1, r0, lsl #27
   12a3c:	andeq	r8, r1, r8, asr pc
   12a40:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   12a44:	andeq	r8, r1, r0, ror #31
   12a48:	muleq	r1, ip, r0
   12a4c:	ldrdeq	r9, [r1], -r4
   12a50:	andeq	r9, r1, r4, ror #2
   12a54:			; <UNDEFINED> instruction: 0x000191b0
   12a58:	andeq	r9, r1, r0, lsl #4
   12a5c:	andeq	r9, r1, ip, asr #4
   12a60:	muleq	r1, r8, r2
   12a64:	andeq	r9, r1, r4, ror #5
   12a68:	andeq	r9, r1, r4, lsl r3
   12a6c:	andeq	r9, r1, ip, asr #6
   12a70:	muleq	r1, r4, r3
   12a74:	andeq	r8, r1, ip, ror #29
   12a78:	andeq	r9, r1, r4, lsr r4
   12a7c:	andeq	r9, r1, ip, asr #8
   12a80:	andeq	r9, r1, r4, ror r4
   12a84:	andeq	r9, r1, r4, lsl #9
   12a88:	ldrdeq	r9, [r1], -r0
   12a8c:	andeq	r9, r1, ip, ror #9
   12a90:	andeq	r9, r1, r0, lsr r4
   12a94:	strdeq	r9, [r1], -ip
   12a98:	andeq	r9, r1, r8, lsl #9
   12a9c:	cmp	r0, #0
   12aa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12aa4:	mov	r7, r1
   12aa8:	sub	sp, sp, #28
   12aac:	beq	12b64 <strspn@plt+0x192c>
   12ab0:	bl	18370 <strspn@plt+0x7138>
   12ab4:	ldr	r1, [pc, #236]	; 12ba8 <strspn@plt+0x1970>
   12ab8:	mov	fp, r0
   12abc:	bl	111a8 <strtok@plt>
   12ac0:	subs	r4, r0, #0
   12ac4:	beq	12b54 <strspn@plt+0x191c>
   12ac8:	cmp	r7, #0
   12acc:	ldr	sl, [pc, #216]	; 12bac <strspn@plt+0x1974>
   12ad0:	ldr	r9, [pc, #208]	; 12ba8 <strspn@plt+0x1970>
   12ad4:	movne	r7, #1
   12ad8:	moveq	r7, #3
   12adc:	add	r5, sp, #4
   12ae0:	mov	r8, #0
   12ae4:	b	12b08 <strspn@plt+0x18d0>
   12ae8:	ble	12b48 <strspn@plt+0x1910>
   12aec:	ldr	r3, [sl]
   12af0:	mov	r1, r9
   12af4:	mov	r0, r8
   12af8:	str	r7, [r3, r6, lsl #2]
   12afc:	bl	111a8 <strtok@plt>
   12b00:	subs	r4, r0, #0
   12b04:	beq	12b54 <strspn@plt+0x191c>
   12b08:	mov	r1, r5
   12b0c:	mov	r0, r4
   12b10:	bl	12d74 <strspn@plt+0x1b3c>
   12b14:	subs	r6, r0, #0
   12b18:	bne	12ae8 <strspn@plt+0x18b0>
   12b1c:	mov	r2, #5
   12b20:	ldr	r1, [pc, #136]	; 12bb0 <strspn@plt+0x1978>
   12b24:	bl	10fec <dcgettext@plt>
   12b28:	mov	r5, r0
   12b2c:	mov	r0, r4
   12b30:	bl	16f38 <strspn@plt+0x5d00>
   12b34:	mov	r2, r5
   12b38:	mov	r1, r6
   12b3c:	mov	r3, r0
   12b40:	mov	r0, r6
   12b44:	bl	11088 <error@plt>
   12b48:	ldr	r3, [pc, #100]	; 12bb4 <strspn@plt+0x197c>
   12b4c:	ldr	r0, [r3]
   12b50:	bl	126a0 <strspn@plt+0x1468>
   12b54:	mov	r0, fp
   12b58:	bl	13014 <strspn@plt+0x1ddc>
   12b5c:	add	sp, sp, #28
   12b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b64:	cmp	r1, #0
   12b68:	ldr	r8, [pc, #60]	; 12bac <strspn@plt+0x1974>
   12b6c:	movne	r7, #2
   12b70:	moveq	r7, #4
   12b74:	mov	r4, #1
   12b78:	add	r5, sp, #4
   12b7c:	mov	r0, r4
   12b80:	mov	r1, r5
   12b84:	bl	17234 <strspn@plt+0x5ffc>
   12b88:	cmp	r0, #0
   12b8c:	ldreq	r3, [r8]
   12b90:	streq	r7, [r3, r4, lsl #2]
   12b94:	add	r4, r4, #1
   12b98:	cmp	r4, #65	; 0x41
   12b9c:	bne	12b7c <strspn@plt+0x1944>
   12ba0:	add	sp, sp, #28
   12ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ba8:	andeq	r8, r1, ip, lsr #29
   12bac:	andeq	sl, r2, r0, lsr r3
   12bb0:	andeq	r9, r1, r0, lsr #10
   12bb4:	andeq	sl, r2, r0, lsr #2
   12bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bbc:	subs	r5, r0, #0
   12bc0:	sub	sp, sp, #28
   12bc4:	mov	r7, r1
   12bc8:	beq	12d20 <strspn@plt+0x1ae8>
   12bcc:	ldr	r4, [pc, #392]	; 12d5c <strspn@plt+0x1b24>
   12bd0:	ldrb	r3, [r4, #260]	; 0x104
   12bd4:	cmp	r3, #0
   12bd8:	beq	12d0c <strspn@plt+0x1ad4>
   12bdc:	mov	r3, #1
   12be0:	mov	r0, r5
   12be4:	strb	r3, [r4, #260]	; 0x104
   12be8:	bl	18370 <strspn@plt+0x7138>
   12bec:	ldr	r1, [pc, #364]	; 12d60 <strspn@plt+0x1b28>
   12bf0:	mov	r9, r0
   12bf4:	bl	111a8 <strtok@plt>
   12bf8:	subs	r4, r0, #0
   12bfc:	beq	12c9c <strspn@plt+0x1a64>
   12c00:	cmp	r7, #0
   12c04:	bne	12cac <strspn@plt+0x1a74>
   12c08:	ldr	r8, [pc, #340]	; 12d64 <strspn@plt+0x1b2c>
   12c0c:	ldr	sl, [pc, #332]	; 12d60 <strspn@plt+0x1b28>
   12c10:	add	fp, r8, #128	; 0x80
   12c14:	add	r6, sp, #4
   12c18:	b	12c4c <strspn@plt+0x1a14>
   12c1c:	ble	12c90 <strspn@plt+0x1a58>
   12c20:	mov	r1, r5
   12c24:	mov	r0, r8
   12c28:	bl	110ac <sigaddset@plt>
   12c2c:	mov	r1, r5
   12c30:	mov	r0, fp
   12c34:	bl	1116c <sigdelset@plt>
   12c38:	mov	r1, sl
   12c3c:	mov	r0, r7
   12c40:	bl	111a8 <strtok@plt>
   12c44:	subs	r4, r0, #0
   12c48:	beq	12c9c <strspn@plt+0x1a64>
   12c4c:	mov	r1, r6
   12c50:	mov	r0, r4
   12c54:	bl	12d74 <strspn@plt+0x1b3c>
   12c58:	subs	r5, r0, #0
   12c5c:	bne	12c1c <strspn@plt+0x19e4>
   12c60:	mov	r2, #5
   12c64:	ldr	r1, [pc, #252]	; 12d68 <strspn@plt+0x1b30>
   12c68:	mov	r0, #0
   12c6c:	bl	10fec <dcgettext@plt>
   12c70:	mov	r5, r0
   12c74:	mov	r0, r4
   12c78:	bl	16f38 <strspn@plt+0x5d00>
   12c7c:	mov	r1, #0
   12c80:	mov	r2, r5
   12c84:	mov	r3, r0
   12c88:	mov	r0, r1
   12c8c:	bl	11088 <error@plt>
   12c90:	ldr	r3, [pc, #212]	; 12d6c <strspn@plt+0x1b34>
   12c94:	ldr	r0, [r3]
   12c98:	bl	126a0 <strspn@plt+0x1468>
   12c9c:	mov	r0, r9
   12ca0:	bl	13014 <strspn@plt+0x1ddc>
   12ca4:	add	sp, sp, #28
   12ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cac:	ldr	r7, [pc, #188]	; 12d70 <strspn@plt+0x1b38>
   12cb0:	ldr	fp, [pc, #168]	; 12d60 <strspn@plt+0x1b28>
   12cb4:	sub	sl, r7, #128	; 0x80
   12cb8:	add	r6, sp, #4
   12cbc:	mov	r8, #0
   12cc0:	b	12cf4 <strspn@plt+0x1abc>
   12cc4:	ble	12c90 <strspn@plt+0x1a58>
   12cc8:	mov	r1, r5
   12ccc:	mov	r0, r7
   12cd0:	bl	110ac <sigaddset@plt>
   12cd4:	mov	r1, r5
   12cd8:	mov	r0, sl
   12cdc:	bl	1116c <sigdelset@plt>
   12ce0:	mov	r1, fp
   12ce4:	mov	r0, r8
   12ce8:	bl	111a8 <strtok@plt>
   12cec:	subs	r4, r0, #0
   12cf0:	beq	12c9c <strspn@plt+0x1a64>
   12cf4:	mov	r1, r6
   12cf8:	mov	r0, r4
   12cfc:	bl	12d74 <strspn@plt+0x1b3c>
   12d00:	subs	r5, r0, #0
   12d04:	bne	12cc4 <strspn@plt+0x1a8c>
   12d08:	b	12c60 <strspn@plt+0x1a28>
   12d0c:	add	r0, r4, #132	; 0x84
   12d10:	bl	111c0 <sigemptyset@plt>
   12d14:	add	r0, r4, #4
   12d18:	bl	111c0 <sigemptyset@plt>
   12d1c:	b	12bdc <strspn@plt+0x19a4>
   12d20:	cmp	r1, #0
   12d24:	beq	12d4c <strspn@plt+0x1b14>
   12d28:	ldr	r0, [pc, #64]	; 12d70 <strspn@plt+0x1b38>
   12d2c:	bl	11124 <sigfillset@plt>
   12d30:	ldr	r0, [pc, #44]	; 12d64 <strspn@plt+0x1b2c>
   12d34:	bl	111c0 <sigemptyset@plt>
   12d38:	ldr	r3, [pc, #28]	; 12d5c <strspn@plt+0x1b24>
   12d3c:	mov	r2, #1
   12d40:	strb	r2, [r3, #260]	; 0x104
   12d44:	add	sp, sp, #28
   12d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d4c:	ldr	r0, [pc, #16]	; 12d64 <strspn@plt+0x1b2c>
   12d50:	bl	11124 <sigfillset@plt>
   12d54:	ldr	r0, [pc, #20]	; 12d70 <strspn@plt+0x1b38>
   12d58:	b	12d34 <strspn@plt+0x1afc>
   12d5c:	andeq	sl, r2, r0, lsr r3
   12d60:	andeq	r8, r1, ip, lsr #29
   12d64:	andeq	sl, r2, r4, lsr r3
   12d68:	andeq	r9, r1, r0, lsr #10
   12d6c:	andeq	sl, r2, r0, lsr #2
   12d70:			; <UNDEFINED> instruction: 0x0002a3b4
   12d74:	push	{r4, r5, r6, r7, r8, r9, lr}
   12d78:	mov	r7, r0
   12d7c:	ldrb	r3, [r0]
   12d80:	sub	sp, sp, #12
   12d84:	mov	r8, r1
   12d88:	sub	r3, r3, #48	; 0x30
   12d8c:	cmp	r3, #9
   12d90:	bhi	12dfc <strspn@plt+0x1bc4>
   12d94:	bl	11130 <__errno_location@plt>
   12d98:	mov	r3, #0
   12d9c:	mov	r2, #10
   12da0:	add	r1, sp, #4
   12da4:	str	r3, [r0]
   12da8:	mov	r4, r0
   12dac:	mov	r0, r7
   12db0:	bl	10f68 <strtol@plt>
   12db4:	ldr	r3, [sp, #4]
   12db8:	cmp	r7, r3
   12dbc:	beq	12e98 <strspn@plt+0x1c60>
   12dc0:	ldrb	r3, [r3]
   12dc4:	cmp	r3, #0
   12dc8:	bne	12e98 <strspn@plt+0x1c60>
   12dcc:	ldr	r3, [r4]
   12dd0:	cmp	r3, #0
   12dd4:	bne	12e98 <strspn@plt+0x1c60>
   12dd8:	cmn	r0, #1
   12ddc:	streq	r0, [sp]
   12de0:	beq	12ea0 <strspn@plt+0x1c68>
   12de4:	cmp	r0, #254	; 0xfe
   12de8:	movle	r3, #127	; 0x7f
   12dec:	movgt	r3, #255	; 0xff
   12df0:	and	r0, r0, r3
   12df4:	str	r0, [sp]
   12df8:	b	12e5c <strspn@plt+0x1c24>
   12dfc:	bl	18370 <strspn@plt+0x7138>
   12e00:	ldrb	r4, [r0]
   12e04:	mov	r9, r0
   12e08:	cmp	r4, #0
   12e0c:	movne	r5, r0
   12e10:	ldrne	r6, [pc, #240]	; 12f08 <strspn@plt+0x1cd0>
   12e14:	beq	12e3c <strspn@plt+0x1c04>
   12e18:	mov	r1, r4
   12e1c:	mov	r0, r6
   12e20:	bl	11118 <strchr@plt>
   12e24:	sub	r4, r4, #32
   12e28:	cmp	r0, #0
   12e2c:	strbne	r4, [r5]
   12e30:	ldrb	r4, [r5, #1]!
   12e34:	cmp	r4, #0
   12e38:	bne	12e18 <strspn@plt+0x1be0>
   12e3c:	mov	r1, sp
   12e40:	mov	r0, r9
   12e44:	bl	170b8 <strspn@plt+0x5e80>
   12e48:	cmp	r0, #0
   12e4c:	bne	12e80 <strspn@plt+0x1c48>
   12e50:	mov	r0, r9
   12e54:	bl	13014 <strspn@plt+0x1ddc>
   12e58:	ldr	r0, [sp]
   12e5c:	cmp	r0, #0
   12e60:	blt	12ea0 <strspn@plt+0x1c68>
   12e64:	mov	r1, r8
   12e68:	bl	17234 <strspn@plt+0x5ffc>
   12e6c:	cmp	r0, #0
   12e70:	bne	12ea0 <strspn@plt+0x1c68>
   12e74:	ldr	r0, [sp]
   12e78:	add	sp, sp, #12
   12e7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12e80:	ldrb	r3, [r9]
   12e84:	cmp	r3, #83	; 0x53
   12e88:	beq	12ed8 <strspn@plt+0x1ca0>
   12e8c:	mvn	r3, #0
   12e90:	str	r3, [sp]
   12e94:	b	12e50 <strspn@plt+0x1c18>
   12e98:	mvn	r3, #0
   12e9c:	str	r3, [sp]
   12ea0:	mov	r2, #5
   12ea4:	ldr	r1, [pc, #96]	; 12f0c <strspn@plt+0x1cd4>
   12ea8:	mov	r0, #0
   12eac:	bl	10fec <dcgettext@plt>
   12eb0:	mov	r4, r0
   12eb4:	mov	r0, r7
   12eb8:	bl	16f38 <strspn@plt+0x5d00>
   12ebc:	mov	r1, #0
   12ec0:	mov	r2, r4
   12ec4:	mov	r3, r0
   12ec8:	mov	r0, r1
   12ecc:	bl	11088 <error@plt>
   12ed0:	mvn	r0, #0
   12ed4:	b	12e78 <strspn@plt+0x1c40>
   12ed8:	ldrb	r3, [r9, #1]
   12edc:	cmp	r3, #73	; 0x49
   12ee0:	bne	12e8c <strspn@plt+0x1c54>
   12ee4:	ldrb	r3, [r9, #2]
   12ee8:	cmp	r3, #71	; 0x47
   12eec:	bne	12e8c <strspn@plt+0x1c54>
   12ef0:	mov	r1, sp
   12ef4:	add	r0, r9, #3
   12ef8:	bl	170b8 <strspn@plt+0x5e80>
   12efc:	cmp	r0, #0
   12f00:	bne	12e8c <strspn@plt+0x1c54>
   12f04:	b	12e50 <strspn@plt+0x1c18>
   12f08:	strdeq	r9, [r1], -ip
   12f0c:	andeq	r9, r1, r0, lsr #10
   12f10:	ldr	r3, [pc, #4]	; 12f1c <strspn@plt+0x1ce4>
   12f14:	str	r0, [r3]
   12f18:	bx	lr
   12f1c:	andeq	sl, r2, r4, asr r4
   12f20:	ldr	r3, [pc, #4]	; 12f2c <strspn@plt+0x1cf4>
   12f24:	strb	r0, [r3, #4]
   12f28:	bx	lr
   12f2c:	andeq	sl, r2, r4, asr r4
   12f30:	ldr	r3, [pc, #192]	; 12ff8 <strspn@plt+0x1dc0>
   12f34:	push	{r4, r5, r6, lr}
   12f38:	sub	sp, sp, #8
   12f3c:	ldr	r0, [r3]
   12f40:	bl	184b8 <strspn@plt+0x7280>
   12f44:	cmp	r0, #0
   12f48:	beq	12f6c <strspn@plt+0x1d34>
   12f4c:	ldr	r4, [pc, #168]	; 12ffc <strspn@plt+0x1dc4>
   12f50:	ldrb	r3, [r4, #4]
   12f54:	cmp	r3, #0
   12f58:	beq	12f88 <strspn@plt+0x1d50>
   12f5c:	bl	11130 <__errno_location@plt>
   12f60:	ldr	r3, [r0]
   12f64:	cmp	r3, #32
   12f68:	bne	12f88 <strspn@plt+0x1d50>
   12f6c:	ldr	r3, [pc, #140]	; 13000 <strspn@plt+0x1dc8>
   12f70:	ldr	r0, [r3]
   12f74:	bl	184b8 <strspn@plt+0x7280>
   12f78:	cmp	r0, #0
   12f7c:	bne	12fd0 <strspn@plt+0x1d98>
   12f80:	add	sp, sp, #8
   12f84:	pop	{r4, r5, r6, pc}
   12f88:	mov	r2, #5
   12f8c:	ldr	r1, [pc, #112]	; 13004 <strspn@plt+0x1dcc>
   12f90:	mov	r0, #0
   12f94:	bl	10fec <dcgettext@plt>
   12f98:	ldr	r4, [r4]
   12f9c:	cmp	r4, #0
   12fa0:	mov	r5, r0
   12fa4:	beq	12fdc <strspn@plt+0x1da4>
   12fa8:	bl	11130 <__errno_location@plt>
   12fac:	ldr	r6, [r0]
   12fb0:	mov	r0, r4
   12fb4:	bl	15cd8 <strspn@plt+0x4aa0>
   12fb8:	mov	r1, r6
   12fbc:	str	r5, [sp]
   12fc0:	ldr	r2, [pc, #64]	; 13008 <strspn@plt+0x1dd0>
   12fc4:	mov	r3, r0
   12fc8:	mov	r0, #0
   12fcc:	bl	11088 <error@plt>
   12fd0:	ldr	r3, [pc, #52]	; 1300c <strspn@plt+0x1dd4>
   12fd4:	ldr	r0, [r3]
   12fd8:	bl	10fa4 <_exit@plt>
   12fdc:	bl	11130 <__errno_location@plt>
   12fe0:	mov	r3, r5
   12fe4:	ldr	r2, [pc, #36]	; 13010 <strspn@plt+0x1dd8>
   12fe8:	ldr	r1, [r0]
   12fec:	mov	r0, r4
   12ff0:	bl	11088 <error@plt>
   12ff4:	b	12fd0 <strspn@plt+0x1d98>
   12ff8:	andeq	sl, r2, r4, lsr #6
   12ffc:	andeq	sl, r2, r4, asr r4
   13000:	andeq	sl, r2, r0, lsr #6
   13004:	andeq	r9, r1, r8, lsr #20
   13008:	andeq	r9, r1, r4, lsr sl
   1300c:	andeq	sl, r2, r0, lsr #2
   13010:	andeq	r9, r1, r8, lsr sl
   13014:	push	{r4, r5, lr}
   13018:	sub	sp, sp, #12
   1301c:	mov	r5, r0
   13020:	bl	11130 <__errno_location@plt>
   13024:	mov	r2, #0
   13028:	mov	r4, r0
   1302c:	ldr	r3, [r0]
   13030:	str	r2, [r4]
   13034:	mov	r0, r5
   13038:	str	r3, [sp]
   1303c:	str	r3, [sp, #4]
   13040:	bl	10f98 <free@plt>
   13044:	ldr	r3, [r4]
   13048:	add	r2, sp, #8
   1304c:	cmp	r3, #0
   13050:	moveq	r3, #4
   13054:	movne	r3, #0
   13058:	add	r3, r2, r3
   1305c:	ldr	r3, [r3, #-8]
   13060:	str	r3, [r4]
   13064:	add	sp, sp, #12
   13068:	pop	{r4, r5, pc}
   1306c:	push	{r4, r5, r6, lr}
   13070:	subs	r4, r0, #0
   13074:	beq	130e8 <strspn@plt+0x1eb0>
   13078:	mov	r1, #47	; 0x2f
   1307c:	bl	111d8 <strrchr@plt>
   13080:	subs	r5, r0, #0
   13084:	beq	130d4 <strspn@plt+0x1e9c>
   13088:	add	r6, r5, #1
   1308c:	sub	r3, r6, r4
   13090:	cmp	r3, #6
   13094:	ble	130d4 <strspn@plt+0x1e9c>
   13098:	mov	r2, #7
   1309c:	ldr	r1, [pc, #96]	; 13104 <strspn@plt+0x1ecc>
   130a0:	sub	r0, r5, #6
   130a4:	bl	11220 <strncmp@plt>
   130a8:	cmp	r0, #0
   130ac:	bne	130d4 <strspn@plt+0x1e9c>
   130b0:	mov	r2, #3
   130b4:	ldr	r1, [pc, #76]	; 13108 <strspn@plt+0x1ed0>
   130b8:	mov	r0, r6
   130bc:	bl	11220 <strncmp@plt>
   130c0:	cmp	r0, #0
   130c4:	movne	r4, r6
   130c8:	ldreq	r3, [pc, #60]	; 1310c <strspn@plt+0x1ed4>
   130cc:	addeq	r4, r5, #4
   130d0:	streq	r4, [r3]
   130d4:	ldr	r2, [pc, #52]	; 13110 <strspn@plt+0x1ed8>
   130d8:	ldr	r3, [pc, #52]	; 13114 <strspn@plt+0x1edc>
   130dc:	str	r4, [r2]
   130e0:	str	r4, [r3]
   130e4:	pop	{r4, r5, r6, pc}
   130e8:	ldr	r3, [pc, #40]	; 13118 <strspn@plt+0x1ee0>
   130ec:	mov	r2, #55	; 0x37
   130f0:	mov	r1, #1
   130f4:	ldr	r3, [r3]
   130f8:	ldr	r0, [pc, #28]	; 1311c <strspn@plt+0x1ee4>
   130fc:	bl	11040 <fwrite@plt>
   13100:	bl	1122c <abort@plt>
   13104:	andeq	r9, r1, r4, ror sl
   13108:	andeq	r9, r1, ip, ror sl
   1310c:	andeq	sl, r2, r8, lsl #6
   13110:	andeq	sl, r2, ip, asr r4
   13114:	andeq	sl, r2, r0, lsl r3
   13118:	andeq	sl, r2, r0, lsr #6
   1311c:	andeq	r9, r1, ip, lsr sl
   13120:	push	{r4, r5, r6, lr}
   13124:	mov	r4, r0
   13128:	mov	r5, r1
   1312c:	bl	186d4 <strspn@plt+0x749c>
   13130:	ldrb	r3, [r0]
   13134:	bic	r3, r3, #32
   13138:	cmp	r3, #85	; 0x55
   1313c:	bne	1319c <strspn@plt+0x1f64>
   13140:	ldrb	r3, [r0, #1]
   13144:	bic	r3, r3, #32
   13148:	cmp	r3, #84	; 0x54
   1314c:	bne	131d8 <strspn@plt+0x1fa0>
   13150:	ldrb	r3, [r0, #2]
   13154:	bic	r3, r3, #32
   13158:	cmp	r3, #70	; 0x46
   1315c:	bne	131d8 <strspn@plt+0x1fa0>
   13160:	ldrb	r3, [r0, #3]
   13164:	cmp	r3, #45	; 0x2d
   13168:	bne	131d8 <strspn@plt+0x1fa0>
   1316c:	ldrb	r3, [r0, #4]
   13170:	cmp	r3, #56	; 0x38
   13174:	bne	131d8 <strspn@plt+0x1fa0>
   13178:	ldrb	r3, [r0, #5]
   1317c:	cmp	r3, #0
   13180:	bne	131d8 <strspn@plt+0x1fa0>
   13184:	ldrb	r2, [r4]
   13188:	ldr	r3, [pc, #152]	; 13228 <strspn@plt+0x1ff0>
   1318c:	ldr	r0, [pc, #152]	; 1322c <strspn@plt+0x1ff4>
   13190:	cmp	r2, #96	; 0x60
   13194:	movne	r0, r3
   13198:	pop	{r4, r5, r6, pc}
   1319c:	cmp	r3, #71	; 0x47
   131a0:	bne	131d8 <strspn@plt+0x1fa0>
   131a4:	ldrb	r3, [r0, #1]
   131a8:	bic	r3, r3, #32
   131ac:	cmp	r3, #66	; 0x42
   131b0:	bne	131d8 <strspn@plt+0x1fa0>
   131b4:	ldrb	r3, [r0, #2]
   131b8:	cmp	r3, #49	; 0x31
   131bc:	bne	131d8 <strspn@plt+0x1fa0>
   131c0:	ldrb	r3, [r0, #3]
   131c4:	cmp	r3, #56	; 0x38
   131c8:	bne	131d8 <strspn@plt+0x1fa0>
   131cc:	ldrb	r3, [r0, #4]
   131d0:	cmp	r3, #48	; 0x30
   131d4:	beq	131ec <strspn@plt+0x1fb4>
   131d8:	ldr	r3, [pc, #80]	; 13230 <strspn@plt+0x1ff8>
   131dc:	cmp	r5, #9
   131e0:	ldr	r0, [pc, #76]	; 13234 <strspn@plt+0x1ffc>
   131e4:	movne	r0, r3
   131e8:	pop	{r4, r5, r6, pc}
   131ec:	ldrb	r3, [r0, #5]
   131f0:	cmp	r3, #51	; 0x33
   131f4:	bne	131d8 <strspn@plt+0x1fa0>
   131f8:	ldrb	r3, [r0, #6]
   131fc:	cmp	r3, #48	; 0x30
   13200:	bne	131d8 <strspn@plt+0x1fa0>
   13204:	ldrb	r3, [r0, #7]
   13208:	cmp	r3, #0
   1320c:	bne	131d8 <strspn@plt+0x1fa0>
   13210:	ldrb	r2, [r4]
   13214:	ldr	r3, [pc, #28]	; 13238 <strspn@plt+0x2000>
   13218:	ldr	r0, [pc, #28]	; 1323c <strspn@plt+0x2004>
   1321c:	cmp	r2, #96	; 0x60
   13220:	movne	r0, r3
   13224:	pop	{r4, r5, r6, pc}
   13228:	ldrdeq	r9, [r1], -r8
   1322c:	ldrdeq	r9, [r1], -r4
   13230:	andeq	r9, r1, r8, ror #21
   13234:	andeq	r9, r1, r4, ror #21
   13238:	andeq	r9, r1, r0, ror #21
   1323c:	ldrdeq	r9, [r1], -ip
   13240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13244:	sub	sp, sp, #140	; 0x8c
   13248:	mov	r9, r1
   1324c:	str	r3, [sp, #24]
   13250:	mov	r3, #1
   13254:	mov	sl, r0
   13258:	str	r2, [sp, #44]	; 0x2c
   1325c:	str	r3, [sp, #28]
   13260:	bl	11058 <__ctype_get_mb_cur_max@plt>
   13264:	ldr	r3, [sp, #180]	; 0xb4
   13268:	mov	fp, r9
   1326c:	mov	r9, sl
   13270:	lsr	r3, r3, #1
   13274:	and	r3, r3, #1
   13278:	str	r3, [sp, #40]	; 0x28
   1327c:	ldr	r3, [sp, #180]	; 0xb4
   13280:	mov	r2, #0
   13284:	and	r3, r3, #4
   13288:	str	r3, [sp, #100]	; 0x64
   1328c:	ldr	r3, [sp, #180]	; 0xb4
   13290:	str	r2, [sp, #76]	; 0x4c
   13294:	and	r3, r3, #1
   13298:	str	r3, [sp, #96]	; 0x60
   1329c:	str	r2, [sp, #36]	; 0x24
   132a0:	str	r2, [sp, #56]	; 0x38
   132a4:	str	r2, [sp, #68]	; 0x44
   132a8:	str	r2, [sp, #72]	; 0x48
   132ac:	str	r2, [sp, #84]	; 0x54
   132b0:	str	r0, [sp, #80]	; 0x50
   132b4:	ldr	r3, [sp, #176]	; 0xb0
   132b8:	cmp	r3, #10
   132bc:	ldrls	pc, [pc, r3, lsl #2]
   132c0:	b	14498 <strspn@plt+0x3260>
   132c4:	strdeq	r3, [r1], -r0
   132c8:	andeq	r3, r1, r0, lsl r6
   132cc:	andeq	r3, r1, r8, ror #14
   132d0:	andeq	r3, r1, r4, asr #12
   132d4:			; <UNDEFINED> instruction: 0x000137bc
   132d8:	muleq	r1, ip, r7
   132dc:	andeq	r3, r1, r4, ror #12
   132e0:	andeq	r3, r1, r8, lsl #13
   132e4:			; <UNDEFINED> instruction: 0x000136b0
   132e8:			; <UNDEFINED> instruction: 0x000136b0
   132ec:			; <UNDEFINED> instruction: 0x000136b0
   132f0:	mov	r3, #0
   132f4:	ldr	r1, [sp, #56]	; 0x38
   132f8:	ldr	r2, [sp, #176]	; 0xb0
   132fc:	ldr	lr, [sp, #176]	; 0xb0
   13300:	mov	r8, r3
   13304:	mov	ip, r3
   13308:	str	r3, [sp, #40]	; 0x28
   1330c:	mov	r3, r1
   13310:	cmp	r2, #2
   13314:	moveq	r3, #0
   13318:	andne	r3, r3, #1
   1331c:	mov	r0, r3
   13320:	str	r3, [sp, #92]	; 0x5c
   13324:	ldr	r3, [sp, #68]	; 0x44
   13328:	sub	lr, lr, #2
   1332c:	adds	r2, r3, #0
   13330:	movne	r2, #1
   13334:	and	r3, r1, ip
   13338:	and	r3, r2, r3
   1333c:	clz	lr, lr
   13340:	str	r3, [sp, #88]	; 0x58
   13344:	lsr	lr, lr, #5
   13348:	mov	r3, ip
   1334c:	and	r3, r3, lr
   13350:	mov	sl, #0
   13354:	and	r0, r2, r0
   13358:	str	r3, [sp, #64]	; 0x40
   1335c:	eor	r3, r1, #1
   13360:	str	lr, [sp, #52]	; 0x34
   13364:	str	r0, [sp, #48]	; 0x30
   13368:	str	r3, [sp, #60]	; 0x3c
   1336c:	ldr	r3, [sp, #24]
   13370:	cmn	r3, #1
   13374:	beq	138a4 <strspn@plt+0x266c>
   13378:	subs	r7, r3, sl
   1337c:	movne	r7, #1
   13380:	cmp	r7, #0
   13384:	beq	138bc <strspn@plt+0x2684>
   13388:	ldr	r3, [sp, #48]	; 0x30
   1338c:	cmp	r3, #0
   13390:	beq	13c28 <strspn@plt+0x29f0>
   13394:	ldr	r2, [sp, #68]	; 0x44
   13398:	ldr	r1, [sp, #24]
   1339c:	cmp	r2, #1
   133a0:	mov	r3, r2
   133a4:	movls	r3, #0
   133a8:	movhi	r3, #1
   133ac:	cmn	r1, #1
   133b0:	movne	r3, #0
   133b4:	cmp	r3, #0
   133b8:	add	r4, sl, r2
   133bc:	beq	133cc <strspn@plt+0x2194>
   133c0:	ldr	r0, [sp, #44]	; 0x2c
   133c4:	bl	11100 <strlen@plt>
   133c8:	str	r0, [sp, #24]
   133cc:	ldr	r3, [sp, #24]
   133d0:	cmp	r3, r4
   133d4:	ldr	r3, [sp, #44]	; 0x2c
   133d8:	add	r5, r3, sl
   133dc:	bcc	13c30 <strspn@plt+0x29f8>
   133e0:	mov	r0, r5
   133e4:	ldr	r2, [sp, #68]	; 0x44
   133e8:	ldr	r1, [sp, #72]	; 0x48
   133ec:	bl	10fd4 <memcmp@plt>
   133f0:	cmp	r0, #0
   133f4:	bne	13c30 <strspn@plt+0x29f8>
   133f8:	ldr	r3, [sp, #40]	; 0x28
   133fc:	cmp	r3, #0
   13400:	bne	145ec <strspn@plt+0x33b4>
   13404:	ldrb	r4, [r5]
   13408:	cmp	r4, #126	; 0x7e
   1340c:	ldrls	pc, [pc, r4, lsl #2]
   13410:	b	14528 <strspn@plt+0x32f0>
   13414:	andeq	r3, r1, r8, ror #21
   13418:	andeq	r4, r1, r8, lsr #10
   1341c:	andeq	r4, r1, r8, lsr #10
   13420:	andeq	r4, r1, r8, lsr #10
   13424:	andeq	r4, r1, r8, lsr #10
   13428:	andeq	r4, r1, r8, lsr #10
   1342c:	andeq	r4, r1, r8, lsr #10
   13430:	ldrdeq	r3, [r1], -r4
   13434:	andeq	r3, r1, r0, asr #21
   13438:	muleq	r1, ip, sl
   1343c:	andeq	r3, r1, ip, ror sl
   13440:	andeq	r3, r1, ip, lsr #21
   13444:	andeq	r3, r1, r4, ror #19
   13448:	andeq	r3, r1, r8, lsl ip
   1344c:	andeq	r4, r1, r8, lsr #10
   13450:	andeq	r4, r1, r8, lsr #10
   13454:	andeq	r4, r1, r8, lsr #10
   13458:	andeq	r4, r1, r8, lsr #10
   1345c:	andeq	r4, r1, r8, lsr #10
   13460:	andeq	r4, r1, r8, lsr #10
   13464:	andeq	r4, r1, r8, lsr #10
   13468:	andeq	r4, r1, r8, lsr #10
   1346c:	andeq	r4, r1, r8, lsr #10
   13470:	andeq	r4, r1, r8, lsr #10
   13474:	andeq	r4, r1, r8, lsr #10
   13478:	andeq	r4, r1, r8, lsr #10
   1347c:	andeq	r4, r1, r8, lsr #10
   13480:	andeq	r4, r1, r8, lsr #10
   13484:	andeq	r4, r1, r8, lsr #10
   13488:	andeq	r4, r1, r8, lsr #10
   1348c:	andeq	r4, r1, r8, lsr #10
   13490:	andeq	r4, r1, r8, lsr #10
   13494:	andeq	r3, r1, r8, lsl #24
   13498:	andeq	r3, r1, r8, ror #23
   1349c:	andeq	r3, r1, r8, ror #23
   134a0:	andeq	r3, r1, r8, asr #23
   134a4:	andeq	r3, r1, r8, ror #23
   134a8:	ldrdeq	r3, [r1], -r4
   134ac:	andeq	r3, r1, r8, ror #23
   134b0:			; <UNDEFINED> instruction: 0x000139b0
   134b4:	andeq	r3, r1, r8, ror #23
   134b8:	andeq	r3, r1, r8, ror #23
   134bc:	andeq	r3, r1, r8, ror #23
   134c0:	ldrdeq	r3, [r1], -r4
   134c4:	ldrdeq	r3, [r1], -r4
   134c8:	ldrdeq	r3, [r1], -r4
   134cc:	ldrdeq	r3, [r1], -r4
   134d0:	ldrdeq	r3, [r1], -r4
   134d4:	ldrdeq	r3, [r1], -r4
   134d8:	ldrdeq	r3, [r1], -r4
   134dc:	ldrdeq	r3, [r1], -r4
   134e0:	ldrdeq	r3, [r1], -r4
   134e4:	ldrdeq	r3, [r1], -r4
   134e8:	ldrdeq	r3, [r1], -r4
   134ec:	ldrdeq	r3, [r1], -r4
   134f0:	ldrdeq	r3, [r1], -r4
   134f4:	ldrdeq	r3, [r1], -r4
   134f8:	ldrdeq	r3, [r1], -r4
   134fc:	ldrdeq	r3, [r1], -r4
   13500:	andeq	r3, r1, r8, ror #23
   13504:	andeq	r3, r1, r8, ror #23
   13508:	andeq	r3, r1, r8, ror #23
   1350c:	andeq	r3, r1, r8, ror #23
   13510:	andeq	r3, r1, r0, ror #18
   13514:	andeq	r4, r1, r8, lsr #10
   13518:	ldrdeq	r3, [r1], -r4
   1351c:	ldrdeq	r3, [r1], -r4
   13520:	ldrdeq	r3, [r1], -r4
   13524:	ldrdeq	r3, [r1], -r4
   13528:	ldrdeq	r3, [r1], -r4
   1352c:	ldrdeq	r3, [r1], -r4
   13530:	ldrdeq	r3, [r1], -r4
   13534:	ldrdeq	r3, [r1], -r4
   13538:	ldrdeq	r3, [r1], -r4
   1353c:	ldrdeq	r3, [r1], -r4
   13540:	ldrdeq	r3, [r1], -r4
   13544:	ldrdeq	r3, [r1], -r4
   13548:	ldrdeq	r3, [r1], -r4
   1354c:	ldrdeq	r3, [r1], -r4
   13550:	ldrdeq	r3, [r1], -r4
   13554:	ldrdeq	r3, [r1], -r4
   13558:	ldrdeq	r3, [r1], -r4
   1355c:	ldrdeq	r3, [r1], -r4
   13560:	ldrdeq	r3, [r1], -r4
   13564:	ldrdeq	r3, [r1], -r4
   13568:	ldrdeq	r3, [r1], -r4
   1356c:	ldrdeq	r3, [r1], -r4
   13570:	ldrdeq	r3, [r1], -r4
   13574:	ldrdeq	r3, [r1], -r4
   13578:	ldrdeq	r3, [r1], -r4
   1357c:	ldrdeq	r3, [r1], -r4
   13580:	andeq	r3, r1, r8, ror #23
   13584:	andeq	r3, r1, ip, lsr #18
   13588:	ldrdeq	r3, [r1], -r4
   1358c:	andeq	r3, r1, r8, ror #23
   13590:	ldrdeq	r3, [r1], -r4
   13594:	andeq	r3, r1, r8, ror #23
   13598:	ldrdeq	r3, [r1], -r4
   1359c:	ldrdeq	r3, [r1], -r4
   135a0:	ldrdeq	r3, [r1], -r4
   135a4:	ldrdeq	r3, [r1], -r4
   135a8:	ldrdeq	r3, [r1], -r4
   135ac:	ldrdeq	r3, [r1], -r4
   135b0:	ldrdeq	r3, [r1], -r4
   135b4:	ldrdeq	r3, [r1], -r4
   135b8:	ldrdeq	r3, [r1], -r4
   135bc:	ldrdeq	r3, [r1], -r4
   135c0:	ldrdeq	r3, [r1], -r4
   135c4:	ldrdeq	r3, [r1], -r4
   135c8:	ldrdeq	r3, [r1], -r4
   135cc:	ldrdeq	r3, [r1], -r4
   135d0:	ldrdeq	r3, [r1], -r4
   135d4:	ldrdeq	r3, [r1], -r4
   135d8:	ldrdeq	r3, [r1], -r4
   135dc:	ldrdeq	r3, [r1], -r4
   135e0:	ldrdeq	r3, [r1], -r4
   135e4:	ldrdeq	r3, [r1], -r4
   135e8:	ldrdeq	r3, [r1], -r4
   135ec:	ldrdeq	r3, [r1], -r4
   135f0:	ldrdeq	r3, [r1], -r4
   135f4:	ldrdeq	r3, [r1], -r4
   135f8:	ldrdeq	r3, [r1], -r4
   135fc:	ldrdeq	r3, [r1], -r4
   13600:	andeq	r3, r1, r4, ror #15
   13604:	andeq	r3, r1, r8, ror #23
   13608:	andeq	r3, r1, r4, ror #15
   1360c:	andeq	r3, r1, r8, asr #23
   13610:	mov	r3, #1
   13614:	str	r3, [sp, #40]	; 0x28
   13618:	str	r3, [sp, #68]	; 0x44
   1361c:	mov	r8, #0
   13620:	ldr	r3, [pc, #4056]	; 14600 <strspn@plt+0x33c8>
   13624:	str	r3, [sp, #72]	; 0x48
   13628:	mov	r3, #2
   1362c:	str	r3, [sp, #176]	; 0xb0
   13630:	ldr	r1, [sp, #56]	; 0x38
   13634:	mov	r2, r3
   13638:	ldr	ip, [sp, #40]	; 0x28
   1363c:	mov	lr, r3
   13640:	b	1330c <strspn@plt+0x20d4>
   13644:	mov	r3, #1
   13648:	str	r3, [sp, #56]	; 0x38
   1364c:	str	r3, [sp, #68]	; 0x44
   13650:	str	r3, [sp, #40]	; 0x28
   13654:	ldr	r3, [pc, #4004]	; 14600 <strspn@plt+0x33c8>
   13658:	mov	r8, #0
   1365c:	str	r3, [sp, #72]	; 0x48
   13660:	b	13628 <strspn@plt+0x23f0>
   13664:	mov	r3, #1
   13668:	str	r3, [sp, #56]	; 0x38
   1366c:	str	r3, [sp, #68]	; 0x44
   13670:	str	r3, [sp, #40]	; 0x28
   13674:	ldr	r3, [pc, #3976]	; 14604 <strspn@plt+0x33cc>
   13678:	mov	r8, #0
   1367c:	str	r3, [sp, #72]	; 0x48
   13680:	mov	r3, #5
   13684:	b	1362c <strspn@plt+0x23f4>
   13688:	mov	r3, #0
   1368c:	str	r3, [sp, #40]	; 0x28
   13690:	mov	r3, #1
   13694:	str	r3, [sp, #56]	; 0x38
   13698:	mov	r8, #0
   1369c:	mov	r1, r3
   136a0:	ldr	r2, [sp, #176]	; 0xb0
   136a4:	ldr	ip, [sp, #40]	; 0x28
   136a8:	ldr	lr, [sp, #176]	; 0xb0
   136ac:	b	1330c <strspn@plt+0x20d4>
   136b0:	ldr	r3, [sp, #176]	; 0xb0
   136b4:	cmp	r3, #10
   136b8:	beq	136fc <strspn@plt+0x24c4>
   136bc:	mov	r2, #5
   136c0:	ldr	r1, [pc, #3904]	; 14608 <strspn@plt+0x33d0>
   136c4:	mov	r0, #0
   136c8:	bl	10fec <dcgettext@plt>
   136cc:	ldr	r2, [pc, #3892]	; 14608 <strspn@plt+0x33d0>
   136d0:	cmp	r0, r2
   136d4:	str	r0, [sp, #188]	; 0xbc
   136d8:	beq	14794 <strspn@plt+0x355c>
   136dc:	mov	r2, #5
   136e0:	ldr	r1, [pc, #3864]	; 14600 <strspn@plt+0x33c8>
   136e4:	mov	r0, #0
   136e8:	bl	10fec <dcgettext@plt>
   136ec:	ldr	r2, [pc, #3852]	; 14600 <strspn@plt+0x33c8>
   136f0:	cmp	r0, r2
   136f4:	str	r0, [sp, #192]	; 0xc0
   136f8:	beq	14784 <strspn@plt+0x354c>
   136fc:	ldr	r8, [sp, #40]	; 0x28
   13700:	cmp	r8, #0
   13704:	movne	r8, #0
   13708:	bne	13738 <strspn@plt+0x2500>
   1370c:	ldr	r3, [sp, #188]	; 0xbc
   13710:	ldrb	r3, [r3]
   13714:	cmp	r3, #0
   13718:	beq	13738 <strspn@plt+0x2500>
   1371c:	ldr	r2, [sp, #188]	; 0xbc
   13720:	cmp	fp, r8
   13724:	strbhi	r3, [r9, r8]
   13728:	ldrb	r3, [r2, #1]!
   1372c:	add	r8, r8, #1
   13730:	cmp	r3, #0
   13734:	bne	13720 <strspn@plt+0x24e8>
   13738:	ldr	r0, [sp, #192]	; 0xc0
   1373c:	bl	11100 <strlen@plt>
   13740:	ldr	r3, [sp, #192]	; 0xc0
   13744:	ldr	r2, [sp, #176]	; 0xb0
   13748:	str	r3, [sp, #72]	; 0x48
   1374c:	mov	r3, #1
   13750:	str	r3, [sp, #56]	; 0x38
   13754:	mov	r1, r3
   13758:	ldr	ip, [sp, #40]	; 0x28
   1375c:	ldr	lr, [sp, #176]	; 0xb0
   13760:	str	r0, [sp, #68]	; 0x44
   13764:	b	1330c <strspn@plt+0x20d4>
   13768:	ldr	r3, [sp, #40]	; 0x28
   1376c:	cmp	r3, #0
   13770:	beq	14418 <strspn@plt+0x31e0>
   13774:	mov	r3, #1
   13778:	str	r3, [sp, #68]	; 0x44
   1377c:	ldr	r3, [pc, #3708]	; 14600 <strspn@plt+0x33c8>
   13780:	str	r3, [sp, #72]	; 0x48
   13784:	mov	r8, #0
   13788:	ldr	r1, [sp, #56]	; 0x38
   1378c:	ldr	r2, [sp, #176]	; 0xb0
   13790:	ldr	ip, [sp, #40]	; 0x28
   13794:	ldr	lr, [sp, #176]	; 0xb0
   13798:	b	1330c <strspn@plt+0x20d4>
   1379c:	ldr	r3, [sp, #40]	; 0x28
   137a0:	cmp	r3, #0
   137a4:	beq	1449c <strspn@plt+0x3264>
   137a8:	str	r3, [sp, #56]	; 0x38
   137ac:	mov	r3, #1
   137b0:	str	r3, [sp, #68]	; 0x44
   137b4:	ldr	r3, [pc, #3656]	; 14604 <strspn@plt+0x33cc>
   137b8:	b	13780 <strspn@plt+0x2548>
   137bc:	ldr	r3, [sp, #40]	; 0x28
   137c0:	cmp	r3, #0
   137c4:	mov	r3, #1
   137c8:	streq	r3, [sp, #56]	; 0x38
   137cc:	beq	14418 <strspn@plt+0x31e0>
   137d0:	str	r3, [sp, #68]	; 0x44
   137d4:	ldr	r3, [pc, #3620]	; 14600 <strspn@plt+0x33c8>
   137d8:	mov	r8, #0
   137dc:	str	r3, [sp, #72]	; 0x48
   137e0:	b	13628 <strspn@plt+0x23f0>
   137e4:	ldr	r3, [sp, #24]
   137e8:	ldr	r6, [sp, #48]	; 0x30
   137ec:	cmn	r3, #1
   137f0:	beq	13e4c <strspn@plt+0x2c14>
   137f4:	subs	r3, r3, #1
   137f8:	movne	r3, #1
   137fc:	cmp	r3, #0
   13800:	beq	13bcc <strspn@plt+0x2994>
   13804:	ldr	r1, [sp, #52]	; 0x34
   13808:	mov	r7, r3
   1380c:	mov	r3, #0
   13810:	str	r3, [sp, #32]
   13814:	ldr	r3, [sp, #60]	; 0x3c
   13818:	orr	r2, r1, r3
   1381c:	ldr	r3, [sp, #40]	; 0x28
   13820:	eor	r2, r2, #1
   13824:	orr	r2, r3, r2
   13828:	tst	r2, #255	; 0xff
   1382c:	bne	14150 <strspn@plt+0x2f18>
   13830:	cmp	r6, #0
   13834:	bne	13a10 <strspn@plt+0x27d8>
   13838:	ldr	r3, [sp, #36]	; 0x24
   1383c:	add	sl, sl, #1
   13840:	and	r3, r3, r7
   13844:	uxtb	r6, r3
   13848:	cmp	r6, #0
   1384c:	beq	13878 <strspn@plt+0x2640>
   13850:	cmp	fp, r8
   13854:	movhi	r3, #39	; 0x27
   13858:	strbhi	r3, [r9, r8]
   1385c:	add	r3, r8, #1
   13860:	cmp	fp, r3
   13864:	movhi	r2, #39	; 0x27
   13868:	add	r8, r8, #2
   1386c:	strbhi	r2, [r9, r3]
   13870:	mov	r3, #0
   13874:	str	r3, [sp, #36]	; 0x24
   13878:	ldr	r2, [sp, #32]
   1387c:	cmp	r8, fp
   13880:	ldr	r3, [sp, #28]
   13884:	strbcc	r4, [r9, r8]
   13888:	cmp	r2, #0
   1388c:	moveq	r3, #0
   13890:	str	r3, [sp, #28]
   13894:	ldr	r3, [sp, #24]
   13898:	add	r8, r8, #1
   1389c:	cmn	r3, #1
   138a0:	bne	13378 <strspn@plt+0x2140>
   138a4:	ldr	r3, [sp, #44]	; 0x2c
   138a8:	ldrb	r3, [r3, sl]
   138ac:	adds	r7, r3, #0
   138b0:	movne	r7, #1
   138b4:	cmp	r7, #0
   138b8:	bne	13388 <strspn@plt+0x2150>
   138bc:	ldr	r3, [sp, #64]	; 0x40
   138c0:	cmp	r8, #0
   138c4:	movne	r3, #0
   138c8:	andeq	r3, r3, #1
   138cc:	cmp	r3, #0
   138d0:	str	r3, [sp, #64]	; 0x40
   138d4:	bne	14378 <strspn@plt+0x3140>
   138d8:	ldr	r3, [sp, #40]	; 0x28
   138dc:	ldr	r2, [sp, #52]	; 0x34
   138e0:	eor	r3, r3, #1
   138e4:	ands	r2, r2, r3
   138e8:	beq	147a4 <strspn@plt+0x356c>
   138ec:	ldr	r3, [sp, #76]	; 0x4c
   138f0:	cmp	r3, #0
   138f4:	beq	14774 <strspn@plt+0x353c>
   138f8:	ldr	r3, [sp, #28]
   138fc:	cmp	r3, #0
   13900:	bne	14730 <strspn@plt+0x34f8>
   13904:	ldr	r2, [sp, #84]	; 0x54
   13908:	clz	r3, fp
   1390c:	cmp	r2, #0
   13910:	lsr	r3, r3, #5
   13914:	moveq	r3, #0
   13918:	cmp	r3, #0
   1391c:	beq	146d0 <strspn@plt+0x3498>
   13920:	mov	fp, r2
   13924:	str	r3, [sp, #76]	; 0x4c
   13928:	b	132b4 <strspn@plt+0x207c>
   1392c:	ldr	r3, [sp, #176]	; 0xb0
   13930:	ldr	r6, [sp, #48]	; 0x30
   13934:	cmp	r3, #2
   13938:	beq	13e70 <strspn@plt+0x2c38>
   1393c:	ldr	r3, [sp, #88]	; 0x58
   13940:	cmp	r3, #0
   13944:	beq	143f4 <strspn@plt+0x31bc>
   13948:	mov	r3, #0
   1394c:	add	sl, sl, #1
   13950:	ldr	r6, [sp, #36]	; 0x24
   13954:	str	r3, [sp, #32]
   13958:	mov	r4, #92	; 0x5c
   1395c:	b	13848 <strspn@plt+0x2610>
   13960:	ldr	r3, [sp, #176]	; 0xb0
   13964:	ldr	r6, [sp, #48]	; 0x30
   13968:	cmp	r3, #2
   1396c:	beq	13ea0 <strspn@plt+0x2c68>
   13970:	cmp	r3, #5
   13974:	bne	14404 <strspn@plt+0x31cc>
   13978:	ldr	r3, [sp, #100]	; 0x64
   1397c:	cmp	r3, #0
   13980:	beq	14468 <strspn@plt+0x3230>
   13984:	ldr	r2, [sp, #24]
   13988:	add	r3, sl, #2
   1398c:	cmp	r2, r3
   13990:	bls	139a0 <strspn@plt+0x2768>
   13994:	ldrb	r4, [r5, #1]
   13998:	cmp	r4, #63	; 0x3f
   1399c:	beq	14610 <strspn@plt+0x33d8>
   139a0:	mov	r1, #0
   139a4:	str	r1, [sp, #32]
   139a8:	mov	r4, #63	; 0x3f
   139ac:	b	13814 <strspn@plt+0x25dc>
   139b0:	ldr	r3, [sp, #176]	; 0xb0
   139b4:	ldr	r6, [sp, #48]	; 0x30
   139b8:	cmp	r3, #2
   139bc:	beq	13ecc <strspn@plt+0x2c94>
   139c0:	str	r7, [sp, #32]
   139c4:	str	r7, [sp, #76]	; 0x4c
   139c8:	mov	r1, #0
   139cc:	mov	r4, #39	; 0x27
   139d0:	b	13814 <strspn@plt+0x25dc>
   139d4:	ldr	r6, [sp, #48]	; 0x30
   139d8:	ldr	r1, [sp, #52]	; 0x34
   139dc:	str	r7, [sp, #32]
   139e0:	b	13814 <strspn@plt+0x25dc>
   139e4:	ldr	r6, [sp, #48]	; 0x30
   139e8:	ldr	r1, [sp, #52]	; 0x34
   139ec:	mov	r4, #12
   139f0:	mov	r3, #102	; 0x66
   139f4:	ldr	r2, [sp, #56]	; 0x38
   139f8:	cmp	r2, #0
   139fc:	streq	r2, [sp, #32]
   13a00:	beq	13814 <strspn@plt+0x25dc>
   13a04:	mov	r4, r3
   13a08:	mov	r3, #0
   13a0c:	str	r3, [sp, #32]
   13a10:	ldr	r3, [sp, #40]	; 0x28
   13a14:	cmp	r3, #0
   13a18:	bne	14188 <strspn@plt+0x2f50>
   13a1c:	ldr	r3, [sp, #36]	; 0x24
   13a20:	eor	r3, r3, #1
   13a24:	and	r3, r3, r1
   13a28:	ands	r3, r3, #255	; 0xff
   13a2c:	beq	13a64 <strspn@plt+0x282c>
   13a30:	cmp	fp, r8
   13a34:	movhi	r2, #39	; 0x27
   13a38:	strbhi	r2, [r9, r8]
   13a3c:	add	r2, r8, #1
   13a40:	cmp	fp, r2
   13a44:	movhi	r1, #36	; 0x24
   13a48:	strbhi	r1, [r9, r2]
   13a4c:	add	r2, r8, #2
   13a50:	cmp	fp, r2
   13a54:	add	r8, r8, #3
   13a58:	movhi	r1, #39	; 0x27
   13a5c:	strbhi	r1, [r9, r2]
   13a60:	str	r3, [sp, #36]	; 0x24
   13a64:	cmp	fp, r8
   13a68:	movhi	r3, #92	; 0x5c
   13a6c:	strbhi	r3, [r9, r8]
   13a70:	add	sl, sl, #1
   13a74:	add	r8, r8, #1
   13a78:	b	13878 <strspn@plt+0x2640>
   13a7c:	ldr	r6, [sp, #48]	; 0x30
   13a80:	mov	r4, #10
   13a84:	mov	r3, #110	; 0x6e
   13a88:	ldr	r2, [sp, #64]	; 0x40
   13a8c:	cmp	r2, #0
   13a90:	bne	14510 <strspn@plt+0x32d8>
   13a94:	ldr	r1, [sp, #52]	; 0x34
   13a98:	b	139f4 <strspn@plt+0x27bc>
   13a9c:	ldr	r6, [sp, #48]	; 0x30
   13aa0:	ldr	r1, [sp, #52]	; 0x34
   13aa4:	mov	r3, #116	; 0x74
   13aa8:	b	139f4 <strspn@plt+0x27bc>
   13aac:	ldr	r6, [sp, #48]	; 0x30
   13ab0:	ldr	r1, [sp, #52]	; 0x34
   13ab4:	mov	r4, #11
   13ab8:	mov	r3, #118	; 0x76
   13abc:	b	139f4 <strspn@plt+0x27bc>
   13ac0:	ldr	r6, [sp, #48]	; 0x30
   13ac4:	ldr	r1, [sp, #52]	; 0x34
   13ac8:	mov	r4, #8
   13acc:	mov	r3, #98	; 0x62
   13ad0:	b	139f4 <strspn@plt+0x27bc>
   13ad4:	ldr	r6, [sp, #48]	; 0x30
   13ad8:	ldr	r1, [sp, #52]	; 0x34
   13adc:	mov	r4, #7
   13ae0:	mov	r3, #97	; 0x61
   13ae4:	b	139f4 <strspn@plt+0x27bc>
   13ae8:	ldr	r3, [sp, #56]	; 0x38
   13aec:	ldr	r6, [sp, #48]	; 0x30
   13af0:	cmp	r3, #0
   13af4:	beq	13fb8 <strspn@plt+0x2d80>
   13af8:	ldr	r3, [sp, #40]	; 0x28
   13afc:	cmp	r3, #0
   13b00:	bne	145ec <strspn@plt+0x33b4>
   13b04:	ldr	r3, [sp, #36]	; 0x24
   13b08:	ldr	r2, [sp, #52]	; 0x34
   13b0c:	eor	r3, r3, #1
   13b10:	ands	r3, r2, r3
   13b14:	moveq	r2, r8
   13b18:	beq	13b50 <strspn@plt+0x2918>
   13b1c:	cmp	fp, r8
   13b20:	movhi	r2, #39	; 0x27
   13b24:	strbhi	r2, [r9, r8]
   13b28:	add	r2, r8, #1
   13b2c:	cmp	fp, r2
   13b30:	movhi	r1, #36	; 0x24
   13b34:	strbhi	r1, [r9, r2]
   13b38:	add	r2, r8, #2
   13b3c:	cmp	fp, r2
   13b40:	movhi	r1, #39	; 0x27
   13b44:	strbhi	r1, [r9, r2]
   13b48:	add	r2, r8, #3
   13b4c:	str	r3, [sp, #36]	; 0x24
   13b50:	cmp	fp, r2
   13b54:	movhi	r3, #92	; 0x5c
   13b58:	strbhi	r3, [r9, r2]
   13b5c:	ldr	r3, [sp, #92]	; 0x5c
   13b60:	add	r8, r2, #1
   13b64:	cmp	r3, #0
   13b68:	beq	144ec <strspn@plt+0x32b4>
   13b6c:	ldr	r1, [sp, #24]
   13b70:	add	r3, sl, #1
   13b74:	cmp	r1, r3
   13b78:	bls	13bb0 <strspn@plt+0x2978>
   13b7c:	ldr	r1, [sp, #44]	; 0x2c
   13b80:	ldrb	r3, [r1, r3]
   13b84:	sub	r3, r3, #48	; 0x30
   13b88:	cmp	r3, #9
   13b8c:	bhi	13bb0 <strspn@plt+0x2978>
   13b90:	cmp	fp, r8
   13b94:	movhi	r3, #48	; 0x30
   13b98:	strbhi	r3, [r9, r8]
   13b9c:	add	r3, r2, #2
   13ba0:	cmp	fp, r3
   13ba4:	add	r8, r2, #3
   13ba8:	movhi	r1, #48	; 0x30
   13bac:	strbhi	r1, [r9, r3]
   13bb0:	ldr	r3, [sp, #40]	; 0x28
   13bb4:	ldr	r1, [sp, #52]	; 0x34
   13bb8:	mov	r7, r3
   13bbc:	str	r3, [sp, #32]
   13bc0:	mov	r4, #48	; 0x30
   13bc4:	b	13814 <strspn@plt+0x25dc>
   13bc8:	ldr	r6, [sp, #48]	; 0x30
   13bcc:	cmp	sl, #0
   13bd0:	streq	r7, [sp, #32]
   13bd4:	beq	13bf4 <strspn@plt+0x29bc>
   13bd8:	mov	r3, #0
   13bdc:	ldr	r1, [sp, #52]	; 0x34
   13be0:	str	r3, [sp, #32]
   13be4:	b	13814 <strspn@plt+0x25dc>
   13be8:	ldr	r6, [sp, #48]	; 0x30
   13bec:	mov	r3, #0
   13bf0:	str	r3, [sp, #32]
   13bf4:	ldr	r3, [sp, #64]	; 0x40
   13bf8:	cmp	r3, #0
   13bfc:	bne	14378 <strspn@plt+0x3140>
   13c00:	ldr	r1, [sp, #52]	; 0x34
   13c04:	b	13814 <strspn@plt+0x25dc>
   13c08:	ldr	r3, [sp, #48]	; 0x30
   13c0c:	mov	r6, r3
   13c10:	str	r3, [sp, #32]
   13c14:	b	13bf4 <strspn@plt+0x29bc>
   13c18:	ldr	r6, [sp, #48]	; 0x30
   13c1c:	mov	r4, #13
   13c20:	mov	r3, #114	; 0x72
   13c24:	b	13a88 <strspn@plt+0x2850>
   13c28:	ldr	r3, [sp, #44]	; 0x2c
   13c2c:	add	r5, r3, sl
   13c30:	ldrb	r4, [r5]
   13c34:	cmp	r4, #126	; 0x7e
   13c38:	ldrls	pc, [pc, r4, lsl #2]
   13c3c:	b	13fd8 <strspn@plt+0x2da0>
   13c40:	andeq	r3, r1, r8, lsr #31
   13c44:	ldrdeq	r3, [r1], -r8
   13c48:	ldrdeq	r3, [r1], -r8
   13c4c:	ldrdeq	r3, [r1], -r8
   13c50:	ldrdeq	r3, [r1], -r8
   13c54:	ldrdeq	r3, [r1], -r8
   13c58:	ldrdeq	r3, [r1], -r8
   13c5c:	andeq	r3, r1, r0, lsr #31
   13c60:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   13c64:	andeq	r3, r1, ip, lsl #31
   13c68:	andeq	r3, r1, r4, lsl #31
   13c6c:	andeq	r3, r1, ip, ror pc
   13c70:	andeq	r3, r1, r4, ror pc
   13c74:	andeq	r3, r1, ip, ror #30
   13c78:	ldrdeq	r3, [r1], -r8
   13c7c:	ldrdeq	r3, [r1], -r8
   13c80:	ldrdeq	r3, [r1], -r8
   13c84:	ldrdeq	r3, [r1], -r8
   13c88:	ldrdeq	r3, [r1], -r8
   13c8c:	ldrdeq	r3, [r1], -r8
   13c90:	ldrdeq	r3, [r1], -r8
   13c94:	ldrdeq	r3, [r1], -r8
   13c98:	ldrdeq	r3, [r1], -r8
   13c9c:	ldrdeq	r3, [r1], -r8
   13ca0:	ldrdeq	r3, [r1], -r8
   13ca4:	ldrdeq	r3, [r1], -r8
   13ca8:	ldrdeq	r3, [r1], -r8
   13cac:	ldrdeq	r3, [r1], -r8
   13cb0:	ldrdeq	r3, [r1], -r8
   13cb4:	ldrdeq	r3, [r1], -r8
   13cb8:	ldrdeq	r3, [r1], -r8
   13cbc:	ldrdeq	r3, [r1], -r8
   13cc0:	andeq	r3, r1, r0, ror #30
   13cc4:	andeq	r3, r1, r8, asr pc
   13cc8:	andeq	r3, r1, r8, asr pc
   13ccc:	andeq	r3, r1, r0, asr pc
   13cd0:	andeq	r3, r1, r8, asr pc
   13cd4:	andeq	r3, r1, r8, asr #30
   13cd8:	andeq	r3, r1, r8, asr pc
   13cdc:			; <UNDEFINED> instruction: 0x00013ebc
   13ce0:	andeq	r3, r1, r8, asr pc
   13ce4:	andeq	r3, r1, r8, asr pc
   13ce8:	andeq	r3, r1, r8, asr pc
   13cec:	andeq	r3, r1, r8, asr #30
   13cf0:	andeq	r3, r1, r8, asr #30
   13cf4:	andeq	r3, r1, r8, asr #30
   13cf8:	andeq	r3, r1, r8, asr #30
   13cfc:	andeq	r3, r1, r8, asr #30
   13d00:	andeq	r3, r1, r8, asr #30
   13d04:	andeq	r3, r1, r8, asr #30
   13d08:	andeq	r3, r1, r8, asr #30
   13d0c:	andeq	r3, r1, r8, asr #30
   13d10:	andeq	r3, r1, r8, asr #30
   13d14:	andeq	r3, r1, r8, asr #30
   13d18:	andeq	r3, r1, r8, asr #30
   13d1c:	andeq	r3, r1, r8, asr #30
   13d20:	andeq	r3, r1, r8, asr #30
   13d24:	andeq	r3, r1, r8, asr #30
   13d28:	andeq	r3, r1, r8, asr #30
   13d2c:	andeq	r3, r1, r8, asr pc
   13d30:	andeq	r3, r1, r8, asr pc
   13d34:	andeq	r3, r1, r8, asr pc
   13d38:	andeq	r3, r1, r8, asr pc
   13d3c:	muleq	r1, r0, lr
   13d40:	ldrdeq	r3, [r1], -r8
   13d44:	andeq	r3, r1, r8, asr #30
   13d48:	andeq	r3, r1, r8, asr #30
   13d4c:	andeq	r3, r1, r8, asr #30
   13d50:	andeq	r3, r1, r8, asr #30
   13d54:	andeq	r3, r1, r8, asr #30
   13d58:	andeq	r3, r1, r8, asr #30
   13d5c:	andeq	r3, r1, r8, asr #30
   13d60:	andeq	r3, r1, r8, asr #30
   13d64:	andeq	r3, r1, r8, asr #30
   13d68:	andeq	r3, r1, r8, asr #30
   13d6c:	andeq	r3, r1, r8, asr #30
   13d70:	andeq	r3, r1, r8, asr #30
   13d74:	andeq	r3, r1, r8, asr #30
   13d78:	andeq	r3, r1, r8, asr #30
   13d7c:	andeq	r3, r1, r8, asr #30
   13d80:	andeq	r3, r1, r8, asr #30
   13d84:	andeq	r3, r1, r8, asr #30
   13d88:	andeq	r3, r1, r8, asr #30
   13d8c:	andeq	r3, r1, r8, asr #30
   13d90:	andeq	r3, r1, r8, asr #30
   13d94:	andeq	r3, r1, r8, asr #30
   13d98:	andeq	r3, r1, r8, asr #30
   13d9c:	andeq	r3, r1, r8, asr #30
   13da0:	andeq	r3, r1, r8, asr #30
   13da4:	andeq	r3, r1, r8, asr #30
   13da8:	andeq	r3, r1, r8, asr #30
   13dac:	andeq	r3, r1, r8, asr pc
   13db0:	andeq	r3, r1, r0, ror #28
   13db4:	andeq	r3, r1, r8, asr #30
   13db8:	andeq	r3, r1, r8, asr pc
   13dbc:	andeq	r3, r1, r8, asr #30
   13dc0:	andeq	r3, r1, r8, asr pc
   13dc4:	andeq	r3, r1, r8, asr #30
   13dc8:	andeq	r3, r1, r8, asr #30
   13dcc:	andeq	r3, r1, r8, asr #30
   13dd0:	andeq	r3, r1, r8, asr #30
   13dd4:	andeq	r3, r1, r8, asr #30
   13dd8:	andeq	r3, r1, r8, asr #30
   13ddc:	andeq	r3, r1, r8, asr #30
   13de0:	andeq	r3, r1, r8, asr #30
   13de4:	andeq	r3, r1, r8, asr #30
   13de8:	andeq	r3, r1, r8, asr #30
   13dec:	andeq	r3, r1, r8, asr #30
   13df0:	andeq	r3, r1, r8, asr #30
   13df4:	andeq	r3, r1, r8, asr #30
   13df8:	andeq	r3, r1, r8, asr #30
   13dfc:	andeq	r3, r1, r8, asr #30
   13e00:	andeq	r3, r1, r8, asr #30
   13e04:	andeq	r3, r1, r8, asr #30
   13e08:	andeq	r3, r1, r8, asr #30
   13e0c:	andeq	r3, r1, r8, asr #30
   13e10:	andeq	r3, r1, r8, asr #30
   13e14:	andeq	r3, r1, r8, asr #30
   13e18:	andeq	r3, r1, r8, asr #30
   13e1c:	andeq	r3, r1, r8, asr #30
   13e20:	andeq	r3, r1, r8, asr #30
   13e24:	andeq	r3, r1, r8, asr #30
   13e28:	andeq	r3, r1, r8, asr #30
   13e2c:	andeq	r3, r1, ip, lsr lr
   13e30:	andeq	r3, r1, r8, asr pc
   13e34:	andeq	r3, r1, ip, lsr lr
   13e38:	andeq	r3, r1, r0, asr pc
   13e3c:	ldr	r3, [sp, #24]
   13e40:	mov	r6, #0
   13e44:	cmn	r3, #1
   13e48:	bne	137f4 <strspn@plt+0x25bc>
   13e4c:	ldr	r3, [sp, #44]	; 0x2c
   13e50:	ldrb	r3, [r3, #1]
   13e54:	adds	r3, r3, #0
   13e58:	movne	r3, #1
   13e5c:	b	137fc <strspn@plt+0x25c4>
   13e60:	ldr	r3, [sp, #176]	; 0xb0
   13e64:	mov	r6, #0
   13e68:	cmp	r3, #2
   13e6c:	bne	1393c <strspn@plt+0x2704>
   13e70:	ldr	r3, [sp, #64]	; 0x40
   13e74:	cmp	r3, #0
   13e78:	bne	146b0 <strspn@plt+0x3478>
   13e7c:	add	sl, sl, #1
   13e80:	ldr	r6, [sp, #36]	; 0x24
   13e84:	str	r3, [sp, #32]
   13e88:	mov	r4, #92	; 0x5c
   13e8c:	b	13848 <strspn@plt+0x2610>
   13e90:	ldr	r3, [sp, #176]	; 0xb0
   13e94:	mov	r6, #0
   13e98:	cmp	r3, #2
   13e9c:	bne	13970 <strspn@plt+0x2738>
   13ea0:	ldr	r3, [sp, #40]	; 0x28
   13ea4:	cmp	r3, #0
   13ea8:	bne	1418c <strspn@plt+0x2f54>
   13eac:	mov	r1, r7
   13eb0:	str	r3, [sp, #32]
   13eb4:	mov	r4, #63	; 0x3f
   13eb8:	b	13814 <strspn@plt+0x25dc>
   13ebc:	ldr	r3, [sp, #176]	; 0xb0
   13ec0:	mov	r6, #0
   13ec4:	cmp	r3, #2
   13ec8:	bne	139c0 <strspn@plt+0x2788>
   13ecc:	ldr	r3, [sp, #64]	; 0x40
   13ed0:	cmp	r3, #0
   13ed4:	bne	146b0 <strspn@plt+0x3478>
   13ed8:	ldr	r2, [sp, #84]	; 0x54
   13edc:	adds	r3, fp, #0
   13ee0:	movne	r3, #1
   13ee4:	cmp	r2, #0
   13ee8:	movne	r3, #0
   13eec:	cmp	r3, #0
   13ef0:	strne	fp, [sp, #84]	; 0x54
   13ef4:	movne	fp, #0
   13ef8:	bne	13f28 <strspn@plt+0x2cf0>
   13efc:	cmp	fp, r8
   13f00:	movhi	r3, #39	; 0x27
   13f04:	strbhi	r3, [r9, r8]
   13f08:	add	r3, r8, #1
   13f0c:	cmp	fp, r3
   13f10:	movhi	r2, #92	; 0x5c
   13f14:	strbhi	r2, [r9, r3]
   13f18:	add	r3, r8, #2
   13f1c:	cmp	fp, r3
   13f20:	movhi	r2, #39	; 0x27
   13f24:	strbhi	r2, [r9, r3]
   13f28:	ldr	r3, [sp, #64]	; 0x40
   13f2c:	add	r8, r8, #3
   13f30:	mov	r1, r7
   13f34:	str	r7, [sp, #32]
   13f38:	str	r7, [sp, #76]	; 0x4c
   13f3c:	str	r3, [sp, #36]	; 0x24
   13f40:	mov	r4, #39	; 0x27
   13f44:	b	13814 <strspn@plt+0x25dc>
   13f48:	mov	r6, #0
   13f4c:	b	139d8 <strspn@plt+0x27a0>
   13f50:	mov	r6, #0
   13f54:	b	13bcc <strspn@plt+0x2994>
   13f58:	mov	r6, #0
   13f5c:	b	13bec <strspn@plt+0x29b4>
   13f60:	str	r7, [sp, #32]
   13f64:	mov	r6, #0
   13f68:	b	13bf4 <strspn@plt+0x29bc>
   13f6c:	mov	r6, #0
   13f70:	b	13c1c <strspn@plt+0x29e4>
   13f74:	mov	r6, #0
   13f78:	b	139e8 <strspn@plt+0x27b0>
   13f7c:	mov	r6, #0
   13f80:	b	13ab0 <strspn@plt+0x2878>
   13f84:	mov	r6, #0
   13f88:	b	13a80 <strspn@plt+0x2848>
   13f8c:	mov	r6, #0
   13f90:	mov	r3, #116	; 0x74
   13f94:	b	13a88 <strspn@plt+0x2850>
   13f98:	mov	r6, #0
   13f9c:	b	13ac4 <strspn@plt+0x288c>
   13fa0:	mov	r6, #0
   13fa4:	b	13ad8 <strspn@plt+0x28a0>
   13fa8:	ldr	r3, [sp, #56]	; 0x38
   13fac:	mov	r6, #0
   13fb0:	cmp	r3, #0
   13fb4:	bne	13af8 <strspn@plt+0x28c0>
   13fb8:	ldr	r3, [sp, #96]	; 0x60
   13fbc:	cmp	r3, #0
   13fc0:	addne	sl, sl, #1
   13fc4:	bne	1336c <strspn@plt+0x2134>
   13fc8:	ldr	r1, [sp, #52]	; 0x34
   13fcc:	str	r3, [sp, #32]
   13fd0:	mov	r4, r3
   13fd4:	b	13814 <strspn@plt+0x25dc>
   13fd8:	mov	r6, #0
   13fdc:	ldr	r3, [sp, #80]	; 0x50
   13fe0:	cmp	r3, #1
   13fe4:	bne	141d4 <strspn@plt+0x2f9c>
   13fe8:	bl	110e8 <__ctype_b_loc@plt>
   13fec:	ldr	r2, [sp, #80]	; 0x50
   13ff0:	sxth	r3, r4
   13ff4:	mov	r1, r2
   13ff8:	lsl	r3, r3, #1
   13ffc:	ldr	r2, [r0]
   14000:	ldrh	r3, [r2, r3]
   14004:	and	r3, r3, #16384	; 0x4000
   14008:	cmp	r3, #0
   1400c:	movne	r3, #1
   14010:	moveq	r3, #0
   14014:	str	r3, [sp, #32]
   14018:	moveq	r3, #1
   1401c:	movne	r3, #0
   14020:	ldr	r2, [sp, #56]	; 0x38
   14024:	and	r3, r3, r2
   14028:	ands	r3, r3, #255	; 0xff
   1402c:	beq	13c00 <strspn@plt+0x29c8>
   14030:	add	r1, sl, r1
   14034:	mov	r0, #0
   14038:	ldr	r7, [sp, #40]	; 0x28
   1403c:	ldr	r2, [sp, #36]	; 0x24
   14040:	ldr	lr, [sp, #52]	; 0x34
   14044:	b	140f4 <strspn@plt+0x2ebc>
   14048:	cmp	r7, #0
   1404c:	bne	14448 <strspn@plt+0x3210>
   14050:	eor	r0, r2, #1
   14054:	ands	r0, lr, r0
   14058:	beq	14090 <strspn@plt+0x2e58>
   1405c:	cmp	fp, r8
   14060:	movhi	r2, #39	; 0x27
   14064:	strbhi	r2, [r9, r8]
   14068:	add	r2, r8, #1
   1406c:	cmp	fp, r2
   14070:	movhi	ip, #36	; 0x24
   14074:	strbhi	ip, [r9, r2]
   14078:	add	r2, r8, #2
   1407c:	cmp	fp, r2
   14080:	movhi	ip, #39	; 0x27
   14084:	strbhi	ip, [r9, r2]
   14088:	add	r8, r8, #3
   1408c:	mov	r2, r0
   14090:	cmp	fp, r8
   14094:	movhi	r0, #92	; 0x5c
   14098:	strbhi	r0, [r9, r8]
   1409c:	add	r0, r8, #1
   140a0:	cmp	fp, r0
   140a4:	lsrhi	ip, r4, #6
   140a8:	addhi	ip, ip, #48	; 0x30
   140ac:	strbhi	ip, [r9, r0]
   140b0:	add	ip, r8, #2
   140b4:	cmp	fp, ip
   140b8:	lsrhi	r0, r4, #3
   140bc:	andhi	r0, r0, #7
   140c0:	addhi	r0, r0, #48	; 0x30
   140c4:	add	sl, sl, #1
   140c8:	strbhi	r0, [r9, ip]
   140cc:	and	r4, r4, #7
   140d0:	cmp	sl, r1
   140d4:	add	r4, r4, #48	; 0x30
   140d8:	add	r8, r8, #3
   140dc:	bcs	14460 <strspn@plt+0x3228>
   140e0:	mov	r0, r3
   140e4:	cmp	fp, r8
   140e8:	strbhi	r4, [r9, r8]
   140ec:	ldrb	r4, [r5, #1]!
   140f0:	add	r8, r8, #1
   140f4:	cmp	r3, #0
   140f8:	bne	14048 <strspn@plt+0x2e10>
   140fc:	cmp	r6, #0
   14100:	bne	141a4 <strspn@plt+0x2f6c>
   14104:	eor	r6, r0, #1
   14108:	and	r6, r6, r2
   1410c:	add	sl, sl, #1
   14110:	cmp	r1, sl
   14114:	uxtb	r6, r6
   14118:	bls	141cc <strspn@plt+0x2f94>
   1411c:	cmp	r6, #0
   14120:	beq	140e4 <strspn@plt+0x2eac>
   14124:	cmp	fp, r8
   14128:	movhi	r2, #39	; 0x27
   1412c:	strbhi	r2, [r9, r8]
   14130:	add	r2, r8, #1
   14134:	cmp	fp, r2
   14138:	movhi	ip, #39	; 0x27
   1413c:	strbhi	ip, [r9, r2]
   14140:	add	r8, r8, #2
   14144:	mov	r6, r3
   14148:	mov	r2, r3
   1414c:	b	140e4 <strspn@plt+0x2eac>
   14150:	ldr	r3, [sp, #184]	; 0xb8
   14154:	cmp	r3, #0
   14158:	beq	13830 <strspn@plt+0x25f8>
   1415c:	lsr	r2, r4, #5
   14160:	mov	r0, r3
   14164:	uxtb	r2, r2
   14168:	and	r3, r4, #31
   1416c:	ldr	r2, [r0, r2, lsl #2]
   14170:	lsr	r3, r2, r3
   14174:	tst	r3, #1
   14178:	beq	13830 <strspn@plt+0x25f8>
   1417c:	ldr	r3, [sp, #40]	; 0x28
   14180:	cmp	r3, #0
   14184:	beq	13a1c <strspn@plt+0x27e4>
   14188:	mov	r3, r1
   1418c:	str	r3, [sp, #64]	; 0x40
   14190:	mov	sl, r9
   14194:	ldr	r3, [sp, #56]	; 0x38
   14198:	mov	r9, fp
   1419c:	ldr	r2, [sp, #64]	; 0x40
   141a0:	b	14390 <strspn@plt+0x3158>
   141a4:	cmp	fp, r8
   141a8:	eor	r6, r0, #1
   141ac:	movhi	ip, #92	; 0x5c
   141b0:	and	r6, r6, r2
   141b4:	add	sl, sl, #1
   141b8:	strbhi	ip, [r9, r8]
   141bc:	cmp	r1, sl
   141c0:	add	r8, r8, #1
   141c4:	uxtb	r6, r6
   141c8:	bhi	1411c <strspn@plt+0x2ee4>
   141cc:	str	r2, [sp, #36]	; 0x24
   141d0:	b	13848 <strspn@plt+0x2610>
   141d4:	ldr	r3, [sp, #24]
   141d8:	cmn	r3, #1
   141dc:	mov	r3, #0
   141e0:	str	r3, [sp, #128]	; 0x80
   141e4:	str	r3, [sp, #132]	; 0x84
   141e8:	beq	144dc <strspn@plt+0x32a4>
   141ec:	mov	r2, r7
   141f0:	mov	r3, #0
   141f4:	str	r7, [sp, #104]	; 0x68
   141f8:	str	r5, [sp, #116]	; 0x74
   141fc:	mov	r7, r3
   14200:	mov	r5, r2
   14204:	str	r4, [sp, #32]
   14208:	str	r6, [sp, #108]	; 0x6c
   1420c:	str	r8, [sp, #112]	; 0x70
   14210:	ldr	r3, [sp, #44]	; 0x2c
   14214:	add	r6, sl, r7
   14218:	add	r4, r3, r6
   1421c:	ldr	r3, [sp, #24]
   14220:	mov	r1, r4
   14224:	sub	r2, r3, r6
   14228:	add	r0, sp, #124	; 0x7c
   1422c:	add	r3, sp, #128	; 0x80
   14230:	bl	18708 <strspn@plt+0x74d0>
   14234:	subs	r8, r0, #0
   14238:	beq	145c0 <strspn@plt+0x3388>
   1423c:	cmn	r8, #1
   14240:	beq	14598 <strspn@plt+0x3360>
   14244:	cmn	r8, #2
   14248:	beq	14530 <strspn@plt+0x32f8>
   1424c:	ldr	r3, [sp, #64]	; 0x40
   14250:	cmp	r3, #0
   14254:	beq	14314 <strspn@plt+0x30dc>
   14258:	cmp	r8, #1
   1425c:	beq	14314 <strspn@plt+0x30dc>
   14260:	sub	r3, r8, #1
   14264:	add	r6, r3, r6
   14268:	ldr	r3, [sp, #44]	; 0x2c
   1426c:	add	r6, r3, r6
   14270:	ldrb	r3, [r4, #1]!
   14274:	sub	r3, r3, #91	; 0x5b
   14278:	cmp	r3, #33	; 0x21
   1427c:	ldrls	pc, [pc, r3, lsl #2]
   14280:	b	1430c <strspn@plt+0x30d4>
   14284:	andeq	r4, r1, r8, ror r3
   14288:	andeq	r4, r1, r8, ror r3
   1428c:	andeq	r4, r1, ip, lsl #6
   14290:	andeq	r4, r1, r8, ror r3
   14294:	andeq	r4, r1, ip, lsl #6
   14298:	andeq	r4, r1, r8, ror r3
   1429c:	andeq	r4, r1, ip, lsl #6
   142a0:	andeq	r4, r1, ip, lsl #6
   142a4:	andeq	r4, r1, ip, lsl #6
   142a8:	andeq	r4, r1, ip, lsl #6
   142ac:	andeq	r4, r1, ip, lsl #6
   142b0:	andeq	r4, r1, ip, lsl #6
   142b4:	andeq	r4, r1, ip, lsl #6
   142b8:	andeq	r4, r1, ip, lsl #6
   142bc:	andeq	r4, r1, ip, lsl #6
   142c0:	andeq	r4, r1, ip, lsl #6
   142c4:	andeq	r4, r1, ip, lsl #6
   142c8:	andeq	r4, r1, ip, lsl #6
   142cc:	andeq	r4, r1, ip, lsl #6
   142d0:	andeq	r4, r1, ip, lsl #6
   142d4:	andeq	r4, r1, ip, lsl #6
   142d8:	andeq	r4, r1, ip, lsl #6
   142dc:	andeq	r4, r1, ip, lsl #6
   142e0:	andeq	r4, r1, ip, lsl #6
   142e4:	andeq	r4, r1, ip, lsl #6
   142e8:	andeq	r4, r1, ip, lsl #6
   142ec:	andeq	r4, r1, ip, lsl #6
   142f0:	andeq	r4, r1, ip, lsl #6
   142f4:	andeq	r4, r1, ip, lsl #6
   142f8:	andeq	r4, r1, ip, lsl #6
   142fc:	andeq	r4, r1, ip, lsl #6
   14300:	andeq	r4, r1, ip, lsl #6
   14304:	andeq	r4, r1, ip, lsl #6
   14308:	andeq	r4, r1, r8, ror r3
   1430c:	cmp	r6, r4
   14310:	bne	14270 <strspn@plt+0x3038>
   14314:	ldr	r0, [sp, #124]	; 0x7c
   14318:	bl	11028 <iswprint@plt>
   1431c:	add	r7, r7, r8
   14320:	cmp	r0, #0
   14324:	add	r0, sp, #128	; 0x80
   14328:	moveq	r5, #0
   1432c:	bl	10fc8 <mbsinit@plt>
   14330:	cmp	r0, #0
   14334:	beq	14210 <strspn@plt+0x2fd8>
   14338:	ldr	r4, [sp, #32]
   1433c:	str	r5, [sp, #32]
   14340:	ldr	r3, [sp, #32]
   14344:	mov	r1, r7
   14348:	eor	r3, r3, #1
   1434c:	ldr	r7, [sp, #104]	; 0x68
   14350:	ldr	r6, [sp, #108]	; 0x6c
   14354:	ldr	r8, [sp, #112]	; 0x70
   14358:	ldr	r5, [sp, #116]	; 0x74
   1435c:	uxtb	r3, r3
   14360:	cmp	r1, #1
   14364:	bls	14020 <strspn@plt+0x2de8>
   14368:	ldr	r2, [sp, #56]	; 0x38
   1436c:	and	r3, r3, r2
   14370:	uxtb	r3, r3
   14374:	b	14030 <strspn@plt+0x2df8>
   14378:	mov	r3, #2
   1437c:	str	r3, [sp, #176]	; 0xb0
   14380:	ldr	r2, [sp, #64]	; 0x40
   14384:	ldr	r3, [sp, #56]	; 0x38
   14388:	mov	sl, r9
   1438c:	mov	r9, fp
   14390:	and	r3, r3, r2
   14394:	tst	r3, #255	; 0xff
   14398:	ldr	r3, [sp, #176]	; 0xb0
   1439c:	movne	r3, #4
   143a0:	str	r3, [sp, #176]	; 0xb0
   143a4:	ldr	r3, [sp, #180]	; 0xb4
   143a8:	mov	ip, #0
   143ac:	bic	r3, r3, #2
   143b0:	str	r3, [sp, #4]
   143b4:	ldr	r3, [sp, #192]	; 0xc0
   143b8:	ldr	r2, [sp, #44]	; 0x2c
   143bc:	str	r3, [sp, #16]
   143c0:	ldr	r3, [sp, #188]	; 0xbc
   143c4:	mov	r1, r9
   143c8:	str	r3, [sp, #12]
   143cc:	ldr	r3, [sp, #176]	; 0xb0
   143d0:	mov	r0, sl
   143d4:	str	r3, [sp]
   143d8:	str	ip, [sp, #8]
   143dc:	ldr	r3, [sp, #24]
   143e0:	bl	13240 <strspn@plt+0x2008>
   143e4:	mov	fp, r0
   143e8:	mov	r0, fp
   143ec:	add	sp, sp, #140	; 0x8c
   143f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143f4:	mov	r4, #92	; 0x5c
   143f8:	mov	r1, #0
   143fc:	mov	r3, r4
   14400:	b	139f4 <strspn@plt+0x27bc>
   14404:	mov	r3, #0
   14408:	ldr	r1, [sp, #52]	; 0x34
   1440c:	str	r3, [sp, #32]
   14410:	mov	r4, #63	; 0x3f
   14414:	b	13814 <strspn@plt+0x25dc>
   14418:	cmp	fp, #0
   1441c:	beq	14478 <strspn@plt+0x3240>
   14420:	mov	r3, #39	; 0x27
   14424:	strb	r3, [r9]
   14428:	mov	r3, #0
   1442c:	str	r3, [sp, #40]	; 0x28
   14430:	mov	r3, #1
   14434:	str	r3, [sp, #68]	; 0x44
   14438:	ldr	r3, [pc, #448]	; 14600 <strspn@plt+0x33c8>
   1443c:	mov	r8, #1
   14440:	str	r3, [sp, #72]	; 0x48
   14444:	b	13628 <strspn@plt+0x23f0>
   14448:	ldr	r3, [sp, #40]	; 0x28
   1444c:	mov	sl, r9
   14450:	str	r3, [sp, #56]	; 0x38
   14454:	mov	r9, fp
   14458:	ldr	r2, [sp, #64]	; 0x40
   1445c:	b	14390 <strspn@plt+0x3158>
   14460:	str	r2, [sp, #36]	; 0x24
   14464:	b	13878 <strspn@plt+0x2640>
   14468:	mov	r1, #0
   1446c:	str	r3, [sp, #32]
   14470:	mov	r4, #63	; 0x3f
   14474:	b	13814 <strspn@plt+0x25dc>
   14478:	ldr	r3, [pc, #384]	; 14600 <strspn@plt+0x33c8>
   1447c:	str	r3, [sp, #72]	; 0x48
   14480:	mov	r3, #0
   14484:	str	r3, [sp, #40]	; 0x28
   14488:	mov	r3, #1
   1448c:	str	r3, [sp, #68]	; 0x44
   14490:	mov	r8, r3
   14494:	b	13628 <strspn@plt+0x23f0>
   14498:	bl	1122c <abort@plt>
   1449c:	cmp	fp, #0
   144a0:	beq	14500 <strspn@plt+0x32c8>
   144a4:	mov	r2, #1
   144a8:	mov	r3, #34	; 0x22
   144ac:	strb	r3, [r9]
   144b0:	mov	r8, r2
   144b4:	mov	r3, r2
   144b8:	str	r2, [sp, #68]	; 0x44
   144bc:	str	r3, [sp, #56]	; 0x38
   144c0:	ldr	r3, [pc, #316]	; 14604 <strspn@plt+0x33cc>
   144c4:	ldr	r1, [sp, #56]	; 0x38
   144c8:	str	r3, [sp, #72]	; 0x48
   144cc:	ldr	r2, [sp, #176]	; 0xb0
   144d0:	ldr	ip, [sp, #40]	; 0x28
   144d4:	ldr	lr, [sp, #176]	; 0xb0
   144d8:	b	1330c <strspn@plt+0x20d4>
   144dc:	ldr	r0, [sp, #44]	; 0x2c
   144e0:	bl	11100 <strlen@plt>
   144e4:	str	r0, [sp, #24]
   144e8:	b	141ec <strspn@plt+0x2fb4>
   144ec:	mov	r7, #0
   144f0:	ldr	r1, [sp, #52]	; 0x34
   144f4:	str	r3, [sp, #32]
   144f8:	mov	r4, #48	; 0x30
   144fc:	b	13814 <strspn@plt+0x25dc>
   14500:	mov	r3, #1
   14504:	str	r3, [sp, #68]	; 0x44
   14508:	mov	r8, r3
   1450c:	b	144bc <strspn@plt+0x3284>
   14510:	mov	r3, #2
   14514:	mov	sl, r9
   14518:	str	r3, [sp, #176]	; 0xb0
   1451c:	mov	r9, fp
   14520:	ldr	r3, [sp, #56]	; 0x38
   14524:	b	14390 <strspn@plt+0x3158>
   14528:	ldr	r6, [sp, #48]	; 0x30
   1452c:	b	13fdc <strspn@plt+0x2da4>
   14530:	ldr	r0, [sp, #24]
   14534:	mov	ip, r6
   14538:	cmp	r0, ip
   1453c:	mov	r1, r7
   14540:	mov	r2, r4
   14544:	ldr	r7, [sp, #104]	; 0x68
   14548:	ldr	r4, [sp, #32]
   1454c:	ldr	r6, [sp, #108]	; 0x6c
   14550:	ldr	r8, [sp, #112]	; 0x70
   14554:	ldr	r5, [sp, #116]	; 0x74
   14558:	bls	14588 <strspn@plt+0x3350>
   1455c:	ldrb	r3, [r2]
   14560:	cmp	r3, #0
   14564:	bne	14578 <strspn@plt+0x3340>
   14568:	b	14698 <strspn@plt+0x3460>
   1456c:	ldrb	r3, [r2, #1]!
   14570:	cmp	r3, #0
   14574:	beq	14698 <strspn@plt+0x3460>
   14578:	add	r1, r1, #1
   1457c:	add	r3, sl, r1
   14580:	cmp	r0, r3
   14584:	bhi	1456c <strspn@plt+0x3334>
   14588:	mov	r2, #0
   1458c:	mov	r3, r7
   14590:	str	r2, [sp, #32]
   14594:	b	14360 <strspn@plt+0x3128>
   14598:	mov	r1, r7
   1459c:	ldr	r7, [sp, #104]	; 0x68
   145a0:	mov	r2, #0
   145a4:	ldr	r4, [sp, #32]
   145a8:	ldr	r6, [sp, #108]	; 0x6c
   145ac:	ldr	r8, [sp, #112]	; 0x70
   145b0:	ldr	r5, [sp, #116]	; 0x74
   145b4:	mov	r3, r7
   145b8:	str	r2, [sp, #32]
   145bc:	b	14360 <strspn@plt+0x3128>
   145c0:	mov	r3, r5
   145c4:	eor	r3, r3, #1
   145c8:	ldr	r4, [sp, #32]
   145cc:	mov	r1, r7
   145d0:	str	r5, [sp, #32]
   145d4:	ldr	r7, [sp, #104]	; 0x68
   145d8:	ldr	r6, [sp, #108]	; 0x6c
   145dc:	ldr	r8, [sp, #112]	; 0x70
   145e0:	ldr	r5, [sp, #116]	; 0x74
   145e4:	uxtb	r3, r3
   145e8:	b	14360 <strspn@plt+0x3128>
   145ec:	mov	sl, r9
   145f0:	str	r3, [sp, #56]	; 0x38
   145f4:	mov	r9, fp
   145f8:	ldr	r2, [sp, #64]	; 0x40
   145fc:	b	14390 <strspn@plt+0x3158>
   14600:	andeq	r9, r1, r8, ror #21
   14604:	andeq	r9, r1, r4, ror #21
   14608:	andeq	r9, r1, ip, ror #21
   1460c:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   14610:	ldr	r2, [sp, #44]	; 0x2c
   14614:	ldrb	r1, [r2, r3]
   14618:	sub	r2, r1, #33	; 0x21
   1461c:	uxtb	r2, r2
   14620:	cmp	r2, #29
   14624:	bhi	146a4 <strspn@plt+0x346c>
   14628:	ldr	r0, [pc, #-36]	; 1460c <strspn@plt+0x33d4>
   1462c:	mov	ip, #1
   14630:	ands	r2, r0, ip, lsl r2
   14634:	beq	146c4 <strspn@plt+0x348c>
   14638:	ldr	r2, [sp, #40]	; 0x28
   1463c:	cmp	r2, #0
   14640:	bne	147b8 <strspn@plt+0x3580>
   14644:	add	r2, r8, #1
   14648:	cmp	fp, r8
   1464c:	strbhi	r4, [r9, r8]
   14650:	cmp	fp, r2
   14654:	movhi	r0, #34	; 0x22
   14658:	strbhi	r0, [r9, r2]
   1465c:	add	r2, r8, #2
   14660:	cmp	fp, r2
   14664:	movhi	r0, #34	; 0x22
   14668:	strbhi	r0, [r9, r2]
   1466c:	add	r2, r8, #3
   14670:	cmp	fp, r2
   14674:	mov	sl, r3
   14678:	ldr	r3, [sp, #40]	; 0x28
   1467c:	movhi	r0, #63	; 0x3f
   14680:	mov	r4, r1
   14684:	strbhi	r0, [r9, r2]
   14688:	add	r8, r8, #4
   1468c:	mov	r1, r3
   14690:	str	r3, [sp, #32]
   14694:	b	13814 <strspn@plt+0x25dc>
   14698:	str	r3, [sp, #32]
   1469c:	mov	r3, r7
   146a0:	b	14360 <strspn@plt+0x3128>
   146a4:	mov	r1, #0
   146a8:	str	r1, [sp, #32]
   146ac:	b	13814 <strspn@plt+0x25dc>
   146b0:	mov	sl, r9
   146b4:	ldr	r3, [sp, #56]	; 0x38
   146b8:	mov	r9, fp
   146bc:	ldr	r2, [sp, #64]	; 0x40
   146c0:	b	14390 <strspn@plt+0x3158>
   146c4:	str	r2, [sp, #32]
   146c8:	mov	r1, #0
   146cc:	b	13814 <strspn@plt+0x25dc>
   146d0:	ldr	r2, [sp, #76]	; 0x4c
   146d4:	mov	sl, r9
   146d8:	mov	r9, fp
   146dc:	mov	fp, r8
   146e0:	ldr	r1, [sp, #72]	; 0x48
   146e4:	cmp	r1, #0
   146e8:	moveq	r3, #0
   146ec:	andne	r3, r2, #1
   146f0:	cmp	r3, #0
   146f4:	beq	14720 <strspn@plt+0x34e8>
   146f8:	ldrb	r3, [r1]
   146fc:	cmp	r3, #0
   14700:	beq	14720 <strspn@plt+0x34e8>
   14704:	mov	r2, r1
   14708:	cmp	r9, fp
   1470c:	strbhi	r3, [sl, fp]
   14710:	ldrb	r3, [r2, #1]!
   14714:	add	fp, fp, #1
   14718:	cmp	r3, #0
   1471c:	bne	14708 <strspn@plt+0x34d0>
   14720:	cmp	r9, fp
   14724:	movhi	r3, #0
   14728:	strbhi	r3, [sl, fp]
   1472c:	b	143e8 <strspn@plt+0x31b0>
   14730:	ldr	r3, [sp, #192]	; 0xc0
   14734:	mov	ip, #5
   14738:	str	r3, [sp, #16]
   1473c:	ldr	r3, [sp, #188]	; 0xbc
   14740:	ldr	r2, [sp, #44]	; 0x2c
   14744:	str	r3, [sp, #12]
   14748:	ldr	r3, [sp, #184]	; 0xb8
   1474c:	ldr	r1, [sp, #84]	; 0x54
   14750:	str	r3, [sp, #8]
   14754:	ldr	r3, [sp, #180]	; 0xb4
   14758:	mov	r0, r9
   1475c:	str	r3, [sp, #4]
   14760:	str	ip, [sp]
   14764:	ldr	r3, [sp, #24]
   14768:	bl	13240 <strspn@plt+0x2008>
   1476c:	mov	fp, r0
   14770:	b	143e8 <strspn@plt+0x31b0>
   14774:	mov	sl, r9
   14778:	mov	r9, fp
   1477c:	mov	fp, r8
   14780:	b	146e0 <strspn@plt+0x34a8>
   14784:	ldr	r1, [sp, #176]	; 0xb0
   14788:	bl	13120 <strspn@plt+0x1ee8>
   1478c:	str	r0, [sp, #192]	; 0xc0
   14790:	b	136fc <strspn@plt+0x24c4>
   14794:	ldr	r1, [sp, #176]	; 0xb0
   14798:	bl	13120 <strspn@plt+0x1ee8>
   1479c:	str	r0, [sp, #188]	; 0xbc
   147a0:	b	136dc <strspn@plt+0x24a4>
   147a4:	mov	sl, r9
   147a8:	mov	r2, r3
   147ac:	mov	r9, fp
   147b0:	mov	fp, r8
   147b4:	b	146e0 <strspn@plt+0x34a8>
   147b8:	mov	sl, r9
   147bc:	mov	r9, fp
   147c0:	b	143a4 <strspn@plt+0x316c>
   147c4:	push	{r4, r5, r6, lr}
   147c8:	mov	r5, r0
   147cc:	bl	11130 <__errno_location@plt>
   147d0:	cmp	r5, #0
   147d4:	mov	r1, #48	; 0x30
   147d8:	mov	r4, r0
   147dc:	ldr	r0, [pc, #16]	; 147f4 <strspn@plt+0x35bc>
   147e0:	ldr	r6, [r4]
   147e4:	movne	r0, r5
   147e8:	bl	182cc <strspn@plt+0x7094>
   147ec:	str	r6, [r4]
   147f0:	pop	{r4, r5, r6, pc}
   147f4:	andeq	sl, r2, r0, ror #8
   147f8:	ldr	r3, [pc, #12]	; 1480c <strspn@plt+0x35d4>
   147fc:	cmp	r0, #0
   14800:	moveq	r0, r3
   14804:	ldr	r0, [r0]
   14808:	bx	lr
   1480c:	andeq	sl, r2, r0, ror #8
   14810:	ldr	r3, [pc, #12]	; 14824 <strspn@plt+0x35ec>
   14814:	cmp	r0, #0
   14818:	moveq	r0, r3
   1481c:	str	r1, [r0]
   14820:	bx	lr
   14824:	andeq	sl, r2, r0, ror #8
   14828:	ldr	r3, [pc, #52]	; 14864 <strspn@plt+0x362c>
   1482c:	cmp	r0, #0
   14830:	moveq	r0, r3
   14834:	add	r3, r0, #8
   14838:	push	{lr}		; (str lr, [sp, #-4]!)
   1483c:	lsr	lr, r1, #5
   14840:	and	r1, r1, #31
   14844:	ldr	ip, [r3, lr, lsl #2]
   14848:	lsr	r0, ip, r1
   1484c:	eor	r2, r2, r0
   14850:	and	r2, r2, #1
   14854:	and	r0, r0, #1
   14858:	eor	r1, ip, r2, lsl r1
   1485c:	str	r1, [r3, lr, lsl #2]
   14860:	pop	{pc}		; (ldr pc, [sp], #4)
   14864:	andeq	sl, r2, r0, ror #8
   14868:	ldr	r3, [pc, #16]	; 14880 <strspn@plt+0x3648>
   1486c:	cmp	r0, #0
   14870:	movne	r3, r0
   14874:	ldr	r0, [r3, #4]
   14878:	str	r1, [r3, #4]
   1487c:	bx	lr
   14880:	andeq	sl, r2, r0, ror #8
   14884:	ldr	r3, [pc, #44]	; 148b8 <strspn@plt+0x3680>
   14888:	cmp	r0, #0
   1488c:	moveq	r0, r3
   14890:	mov	ip, #10
   14894:	cmp	r2, #0
   14898:	cmpne	r1, #0
   1489c:	str	ip, [r0]
   148a0:	beq	148b0 <strspn@plt+0x3678>
   148a4:	str	r1, [r0, #40]	; 0x28
   148a8:	str	r2, [r0, #44]	; 0x2c
   148ac:	bx	lr
   148b0:	push	{r4, lr}
   148b4:	bl	1122c <abort@plt>
   148b8:	andeq	sl, r2, r0, ror #8
   148bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   148c0:	sub	sp, sp, #24
   148c4:	ldr	ip, [pc, #108]	; 14938 <strspn@plt+0x3700>
   148c8:	ldr	r4, [sp, #56]	; 0x38
   148cc:	mov	r9, r2
   148d0:	cmp	r4, #0
   148d4:	moveq	r4, ip
   148d8:	mov	sl, r3
   148dc:	mov	r7, r0
   148e0:	mov	r8, r1
   148e4:	bl	11130 <__errno_location@plt>
   148e8:	ldr	r3, [r4, #44]	; 0x2c
   148ec:	mov	r1, r8
   148f0:	ldr	r6, [r0]
   148f4:	str	r3, [sp, #16]
   148f8:	ldr	r2, [r4, #40]	; 0x28
   148fc:	add	r3, r4, #8
   14900:	str	r3, [sp, #8]
   14904:	str	r2, [sp, #12]
   14908:	ldr	r2, [r4, #4]
   1490c:	mov	r5, r0
   14910:	str	r2, [sp, #4]
   14914:	ldr	ip, [r4]
   14918:	mov	r3, sl
   1491c:	mov	r2, r9
   14920:	mov	r0, r7
   14924:	str	ip, [sp]
   14928:	bl	13240 <strspn@plt+0x2008>
   1492c:	str	r6, [r5]
   14930:	add	sp, sp, #24
   14934:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14938:	andeq	sl, r2, r0, ror #8
   1493c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14940:	cmp	r2, #0
   14944:	sub	sp, sp, #36	; 0x24
   14948:	ldr	r4, [pc, #164]	; 149f4 <strspn@plt+0x37bc>
   1494c:	mov	r8, r1
   14950:	movne	r4, r2
   14954:	mov	r7, r0
   14958:	bl	11130 <__errno_location@plt>
   1495c:	ldr	r3, [r4, #44]	; 0x2c
   14960:	ldr	r5, [r4, #4]
   14964:	add	r9, r4, #8
   14968:	orr	r5, r5, #1
   1496c:	mov	r1, #0
   14970:	mov	r2, r7
   14974:	ldr	fp, [r0]
   14978:	str	r3, [sp, #16]
   1497c:	ldr	r3, [r4, #40]	; 0x28
   14980:	stmib	sp, {r5, r9}
   14984:	str	r3, [sp, #12]
   14988:	ldr	r3, [r4]
   1498c:	mov	r6, r0
   14990:	str	r3, [sp]
   14994:	mov	r0, r1
   14998:	mov	r3, r8
   1499c:	bl	13240 <strspn@plt+0x2008>
   149a0:	add	r1, r0, #1
   149a4:	mov	r0, r1
   149a8:	str	r1, [sp, #28]
   149ac:	bl	17d88 <strspn@plt+0x6b50>
   149b0:	ldr	r3, [r4, #44]	; 0x2c
   149b4:	ldr	r1, [sp, #28]
   149b8:	str	r3, [sp, #16]
   149bc:	ldr	r3, [r4, #40]	; 0x28
   149c0:	str	r5, [sp, #4]
   149c4:	str	r3, [sp, #12]
   149c8:	str	r9, [sp, #8]
   149cc:	ldr	ip, [r4]
   149d0:	mov	r3, r8
   149d4:	mov	r2, r7
   149d8:	str	ip, [sp]
   149dc:	mov	sl, r0
   149e0:	bl	13240 <strspn@plt+0x2008>
   149e4:	mov	r0, sl
   149e8:	str	fp, [r6]
   149ec:	add	sp, sp, #36	; 0x24
   149f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149f4:	andeq	sl, r2, r0, ror #8
   149f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   149fc:	cmp	r3, #0
   14a00:	sub	sp, sp, #44	; 0x2c
   14a04:	ldr	r4, [pc, #192]	; 14acc <strspn@plt+0x3894>
   14a08:	mov	r6, r2
   14a0c:	movne	r4, r3
   14a10:	mov	r9, r1
   14a14:	mov	r8, r0
   14a18:	bl	11130 <__errno_location@plt>
   14a1c:	ldr	r3, [r4, #44]	; 0x2c
   14a20:	ldr	r5, [r4, #4]
   14a24:	add	sl, r4, #8
   14a28:	cmp	r6, #0
   14a2c:	orreq	r5, r5, #1
   14a30:	mov	r1, #0
   14a34:	ldr	r2, [r0]
   14a38:	str	r3, [sp, #16]
   14a3c:	ldr	r3, [r4, #40]	; 0x28
   14a40:	stmib	sp, {r5, sl}
   14a44:	str	r3, [sp, #12]
   14a48:	ldr	r3, [r4]
   14a4c:	mov	r7, r0
   14a50:	str	r2, [sp, #28]
   14a54:	str	r3, [sp]
   14a58:	mov	r2, r8
   14a5c:	mov	r3, r9
   14a60:	mov	r0, r1
   14a64:	bl	13240 <strspn@plt+0x2008>
   14a68:	add	r1, r0, #1
   14a6c:	mov	fp, r0
   14a70:	mov	r0, r1
   14a74:	str	r1, [sp, #36]	; 0x24
   14a78:	bl	17d88 <strspn@plt+0x6b50>
   14a7c:	ldr	r3, [r4, #44]	; 0x2c
   14a80:	mov	r2, r8
   14a84:	str	r3, [sp, #16]
   14a88:	ldr	r3, [r4, #40]	; 0x28
   14a8c:	str	r5, [sp, #4]
   14a90:	str	r3, [sp, #12]
   14a94:	str	sl, [sp, #8]
   14a98:	ldr	ip, [r4]
   14a9c:	ldr	r1, [sp, #36]	; 0x24
   14aa0:	mov	r3, r9
   14aa4:	str	ip, [sp]
   14aa8:	str	r0, [sp, #32]
   14aac:	bl	13240 <strspn@plt+0x2008>
   14ab0:	ldr	r2, [sp, #28]
   14ab4:	cmp	r6, #0
   14ab8:	str	r2, [r7]
   14abc:	ldr	r0, [sp, #32]
   14ac0:	strne	fp, [r6]
   14ac4:	add	sp, sp, #44	; 0x2c
   14ac8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14acc:	andeq	sl, r2, r0, ror #8
   14ad0:	push	{r4, r5, r6, r7, r8, lr}
   14ad4:	ldr	r6, [pc, #116]	; 14b50 <strspn@plt+0x3918>
   14ad8:	ldr	r3, [r6, #4]
   14adc:	ldr	r7, [r6]
   14ae0:	cmp	r3, #1
   14ae4:	movgt	r5, r7
   14ae8:	movgt	r4, #1
   14aec:	ble	14b0c <strspn@plt+0x38d4>
   14af0:	ldr	r0, [r5, #12]
   14af4:	bl	13014 <strspn@plt+0x1ddc>
   14af8:	ldr	r3, [r6, #4]
   14afc:	add	r4, r4, #1
   14b00:	cmp	r3, r4
   14b04:	add	r5, r5, #8
   14b08:	bgt	14af0 <strspn@plt+0x38b8>
   14b0c:	ldr	r0, [r7, #4]
   14b10:	ldr	r4, [pc, #60]	; 14b54 <strspn@plt+0x391c>
   14b14:	cmp	r0, r4
   14b18:	beq	14b2c <strspn@plt+0x38f4>
   14b1c:	bl	13014 <strspn@plt+0x1ddc>
   14b20:	mov	r3, #256	; 0x100
   14b24:	str	r4, [r6, #12]
   14b28:	str	r3, [r6, #8]
   14b2c:	ldr	r4, [pc, #36]	; 14b58 <strspn@plt+0x3920>
   14b30:	cmp	r7, r4
   14b34:	beq	14b44 <strspn@plt+0x390c>
   14b38:	mov	r0, r7
   14b3c:	bl	13014 <strspn@plt+0x1ddc>
   14b40:	str	r4, [r6]
   14b44:	mov	r3, #1
   14b48:	str	r3, [r6, #4]
   14b4c:	pop	{r4, r5, r6, r7, r8, pc}
   14b50:	andeq	sl, r2, r4, lsr #2
   14b54:	muleq	r2, r0, r4
   14b58:	andeq	sl, r2, ip, lsr #2
   14b5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b60:	sub	sp, sp, #44	; 0x2c
   14b64:	mov	r5, r0
   14b68:	mov	sl, r1
   14b6c:	bl	11130 <__errno_location@plt>
   14b70:	ldr	r4, [pc, #400]	; 14d08 <strspn@plt+0x3ad0>
   14b74:	cmn	r5, #-2147483647	; 0x80000001
   14b78:	ldr	r6, [r4]
   14b7c:	mov	r8, r0
   14b80:	movne	r0, #0
   14b84:	moveq	r0, #1
   14b88:	ldr	r3, [r8]
   14b8c:	orrs	r0, r0, r5, lsr #31
   14b90:	str	r3, [sp, #24]
   14b94:	bne	14d04 <strspn@plt+0x3acc>
   14b98:	ldr	r2, [r4, #4]
   14b9c:	cmp	r5, r2
   14ba0:	blt	14c00 <strspn@plt+0x39c8>
   14ba4:	add	r7, r4, #8
   14ba8:	cmp	r6, r7
   14bac:	str	r2, [sp, #36]	; 0x24
   14bb0:	beq	14cd4 <strspn@plt+0x3a9c>
   14bb4:	mov	r3, #8
   14bb8:	sub	r2, r5, r2
   14bbc:	mov	r0, r6
   14bc0:	str	r3, [sp]
   14bc4:	add	r2, r2, #1
   14bc8:	mvn	r3, #-2147483648	; 0x80000000
   14bcc:	add	r1, sp, #36	; 0x24
   14bd0:	bl	17fa4 <strspn@plt+0x6d6c>
   14bd4:	mov	r6, r0
   14bd8:	str	r0, [r4]
   14bdc:	ldr	r0, [r4, #4]
   14be0:	ldr	r2, [sp, #36]	; 0x24
   14be4:	mov	r1, #0
   14be8:	sub	r2, r2, r0
   14bec:	add	r0, r6, r0, lsl #3
   14bf0:	lsl	r2, r2, #3
   14bf4:	bl	11154 <memset@plt>
   14bf8:	ldr	r3, [sp, #36]	; 0x24
   14bfc:	str	r3, [r4, #4]
   14c00:	ldr	r4, [pc, #260]	; 14d0c <strspn@plt+0x3ad4>
   14c04:	add	fp, r6, r5, lsl #3
   14c08:	ldr	r9, [r6, r5, lsl #3]
   14c0c:	ldr	r0, [r4, #4]
   14c10:	ldr	r3, [r4]
   14c14:	ldr	r7, [fp, #4]
   14c18:	ldr	r1, [r4, #44]	; 0x2c
   14c1c:	ldr	r2, [r4, #40]	; 0x28
   14c20:	orr	r0, r0, #1
   14c24:	str	r3, [sp]
   14c28:	add	r3, r4, #8
   14c2c:	str	r0, [sp, #28]
   14c30:	str	r0, [sp, #4]
   14c34:	str	r1, [sp, #16]
   14c38:	str	r2, [sp, #12]
   14c3c:	str	r3, [sp, #8]
   14c40:	mov	r0, r7
   14c44:	mov	r1, r9
   14c48:	mvn	r3, #0
   14c4c:	mov	r2, sl
   14c50:	bl	13240 <strspn@plt+0x2008>
   14c54:	cmp	r9, r0
   14c58:	bhi	14cc0 <strspn@plt+0x3a88>
   14c5c:	add	r3, r4, #48	; 0x30
   14c60:	add	r9, r0, #1
   14c64:	cmp	r7, r3
   14c68:	str	r9, [r6, r5, lsl #3]
   14c6c:	beq	14c78 <strspn@plt+0x3a40>
   14c70:	mov	r0, r7
   14c74:	bl	13014 <strspn@plt+0x1ddc>
   14c78:	mov	r0, r9
   14c7c:	bl	17d88 <strspn@plt+0x6b50>
   14c80:	ldr	ip, [r4, #44]	; 0x2c
   14c84:	ldr	r3, [r4]
   14c88:	ldr	lr, [r4, #40]	; 0x28
   14c8c:	ldr	r4, [pc, #124]	; 14d10 <strspn@plt+0x3ad8>
   14c90:	mov	r2, sl
   14c94:	mov	r1, r9
   14c98:	str	r0, [fp, #4]
   14c9c:	str	r4, [sp, #8]
   14ca0:	ldr	r4, [sp, #28]
   14ca4:	str	r3, [sp]
   14ca8:	str	r4, [sp, #4]
   14cac:	str	ip, [sp, #16]
   14cb0:	str	lr, [sp, #12]
   14cb4:	mvn	r3, #0
   14cb8:	mov	r7, r0
   14cbc:	bl	13240 <strspn@plt+0x2008>
   14cc0:	ldr	r3, [sp, #24]
   14cc4:	mov	r0, r7
   14cc8:	str	r3, [r8]
   14ccc:	add	sp, sp, #44	; 0x2c
   14cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cd4:	mov	r3, #8
   14cd8:	sub	r2, r5, r2
   14cdc:	str	r3, [sp]
   14ce0:	add	r1, sp, #36	; 0x24
   14ce4:	add	r2, r2, #1
   14ce8:	mvn	r3, #-2147483648	; 0x80000000
   14cec:	bl	17fa4 <strspn@plt+0x6d6c>
   14cf0:	mov	r6, r0
   14cf4:	ldm	r7, {r0, r1}
   14cf8:	str	r6, [r4]
   14cfc:	stm	r6, {r0, r1}
   14d00:	b	14bdc <strspn@plt+0x39a4>
   14d04:	bl	1122c <abort@plt>
   14d08:	andeq	sl, r2, r4, lsr #2
   14d0c:	andeq	sl, r2, r0, ror #8
   14d10:	andeq	sl, r2, r8, ror #8
   14d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d18:	sub	sp, sp, #52	; 0x34
   14d1c:	mov	r5, r0
   14d20:	mov	sl, r1
   14d24:	mov	fp, r2
   14d28:	bl	11130 <__errno_location@plt>
   14d2c:	ldr	r4, [pc, #408]	; 14ecc <strspn@plt+0x3c94>
   14d30:	cmn	r5, #-2147483647	; 0x80000001
   14d34:	ldr	r6, [r4]
   14d38:	mov	r8, r0
   14d3c:	movne	r0, #0
   14d40:	moveq	r0, #1
   14d44:	ldr	r3, [r8]
   14d48:	orrs	r0, r0, r5, lsr #31
   14d4c:	str	r3, [sp, #28]
   14d50:	bne	14ec8 <strspn@plt+0x3c90>
   14d54:	ldr	r2, [r4, #4]
   14d58:	cmp	r5, r2
   14d5c:	blt	14dbc <strspn@plt+0x3b84>
   14d60:	add	r7, r4, #8
   14d64:	cmp	r6, r7
   14d68:	str	r2, [sp, #44]	; 0x2c
   14d6c:	beq	14e98 <strspn@plt+0x3c60>
   14d70:	mov	r3, #8
   14d74:	sub	r2, r5, r2
   14d78:	mov	r0, r6
   14d7c:	str	r3, [sp]
   14d80:	add	r2, r2, #1
   14d84:	mvn	r3, #-2147483648	; 0x80000000
   14d88:	add	r1, sp, #44	; 0x2c
   14d8c:	bl	17fa4 <strspn@plt+0x6d6c>
   14d90:	mov	r6, r0
   14d94:	str	r0, [r4]
   14d98:	ldr	r0, [r4, #4]
   14d9c:	ldr	r2, [sp, #44]	; 0x2c
   14da0:	mov	r1, #0
   14da4:	sub	r2, r2, r0
   14da8:	add	r0, r6, r0, lsl #3
   14dac:	lsl	r2, r2, #3
   14db0:	bl	11154 <memset@plt>
   14db4:	ldr	r3, [sp, #44]	; 0x2c
   14db8:	str	r3, [r4, #4]
   14dbc:	ldr	r4, [pc, #268]	; 14ed0 <strspn@plt+0x3c98>
   14dc0:	add	r3, r6, r5, lsl #3
   14dc4:	str	r3, [sp, #32]
   14dc8:	ldr	r7, [r3, #4]
   14dcc:	ldr	r0, [r4, #4]
   14dd0:	ldr	r3, [r4]
   14dd4:	ldr	r9, [r6, r5, lsl #3]
   14dd8:	ldr	r1, [r4, #44]	; 0x2c
   14ddc:	ldr	r2, [r4, #40]	; 0x28
   14de0:	orr	r0, r0, #1
   14de4:	str	r3, [sp]
   14de8:	add	r3, r4, #8
   14dec:	str	r0, [sp, #36]	; 0x24
   14df0:	str	r0, [sp, #4]
   14df4:	str	r1, [sp, #16]
   14df8:	str	r2, [sp, #12]
   14dfc:	str	r3, [sp, #8]
   14e00:	mov	r0, r7
   14e04:	mov	r1, r9
   14e08:	mov	r3, fp
   14e0c:	mov	r2, sl
   14e10:	bl	13240 <strspn@plt+0x2008>
   14e14:	cmp	r9, r0
   14e18:	bhi	14e84 <strspn@plt+0x3c4c>
   14e1c:	add	r3, r4, #48	; 0x30
   14e20:	add	r9, r0, #1
   14e24:	cmp	r7, r3
   14e28:	str	r9, [r6, r5, lsl #3]
   14e2c:	beq	14e38 <strspn@plt+0x3c00>
   14e30:	mov	r0, r7
   14e34:	bl	13014 <strspn@plt+0x1ddc>
   14e38:	mov	r0, r9
   14e3c:	bl	17d88 <strspn@plt+0x6b50>
   14e40:	ldr	ip, [sp, #32]
   14e44:	ldr	lr, [r4, #44]	; 0x2c
   14e48:	ldr	r5, [r4, #40]	; 0x28
   14e4c:	mov	r3, fp
   14e50:	mov	r2, sl
   14e54:	mov	r1, r9
   14e58:	str	r0, [ip, #4]
   14e5c:	ldr	ip, [r4]
   14e60:	ldr	r4, [pc, #108]	; 14ed4 <strspn@plt+0x3c9c>
   14e64:	str	lr, [sp, #16]
   14e68:	str	r4, [sp, #8]
   14e6c:	ldr	r4, [sp, #36]	; 0x24
   14e70:	str	r5, [sp, #12]
   14e74:	str	r4, [sp, #4]
   14e78:	str	ip, [sp]
   14e7c:	mov	r7, r0
   14e80:	bl	13240 <strspn@plt+0x2008>
   14e84:	ldr	r3, [sp, #28]
   14e88:	mov	r0, r7
   14e8c:	str	r3, [r8]
   14e90:	add	sp, sp, #52	; 0x34
   14e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e98:	mov	r3, #8
   14e9c:	sub	r2, r5, r2
   14ea0:	str	r3, [sp]
   14ea4:	add	r1, sp, #44	; 0x2c
   14ea8:	add	r2, r2, #1
   14eac:	mvn	r3, #-2147483648	; 0x80000000
   14eb0:	bl	17fa4 <strspn@plt+0x6d6c>
   14eb4:	mov	r6, r0
   14eb8:	ldm	r7, {r0, r1}
   14ebc:	str	r6, [r4]
   14ec0:	stm	r6, {r0, r1}
   14ec4:	b	14d98 <strspn@plt+0x3b60>
   14ec8:	bl	1122c <abort@plt>
   14ecc:	andeq	sl, r2, r4, lsr #2
   14ed0:	andeq	sl, r2, r0, ror #8
   14ed4:	andeq	sl, r2, r8, ror #8
   14ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14edc:	sub	sp, sp, #44	; 0x2c
   14ee0:	mov	sl, r0
   14ee4:	bl	11130 <__errno_location@plt>
   14ee8:	ldr	r4, [pc, #352]	; 15050 <strspn@plt+0x3e18>
   14eec:	ldr	r2, [r4, #4]
   14ef0:	ldr	r5, [r4]
   14ef4:	cmp	r2, #0
   14ef8:	ldr	r3, [r0]
   14efc:	mov	r8, r0
   14f00:	str	r3, [sp, #28]
   14f04:	bgt	14f60 <strspn@plt+0x3d28>
   14f08:	add	r6, r4, #8
   14f0c:	cmp	r5, r6
   14f10:	str	r2, [sp, #36]	; 0x24
   14f14:	beq	15020 <strspn@plt+0x3de8>
   14f18:	mov	r3, #8
   14f1c:	mov	r0, r5
   14f20:	str	r3, [sp]
   14f24:	rsb	r2, r2, #1
   14f28:	mvn	r3, #-2147483648	; 0x80000000
   14f2c:	add	r1, sp, #36	; 0x24
   14f30:	bl	17fa4 <strspn@plt+0x6d6c>
   14f34:	mov	r5, r0
   14f38:	str	r0, [r4]
   14f3c:	ldr	r0, [r4, #4]
   14f40:	ldr	r2, [sp, #36]	; 0x24
   14f44:	mov	r1, #0
   14f48:	sub	r2, r2, r0
   14f4c:	add	r0, r5, r0, lsl #3
   14f50:	lsl	r2, r2, #3
   14f54:	bl	11154 <memset@plt>
   14f58:	ldr	r3, [sp, #36]	; 0x24
   14f5c:	str	r3, [r4, #4]
   14f60:	ldr	r4, [pc, #236]	; 15054 <strspn@plt+0x3e1c>
   14f64:	ldr	r9, [r5]
   14f68:	ldr	r6, [r5, #4]
   14f6c:	ldr	r7, [r4, #4]
   14f70:	ldr	r1, [r4, #44]	; 0x2c
   14f74:	ldr	r2, [r4, #40]	; 0x28
   14f78:	ldr	r3, [r4]
   14f7c:	orr	r7, r7, #1
   14f80:	add	fp, r4, #8
   14f84:	str	r1, [sp, #16]
   14f88:	str	r2, [sp, #12]
   14f8c:	str	r3, [sp]
   14f90:	str	r7, [sp, #4]
   14f94:	str	fp, [sp, #8]
   14f98:	mov	r1, r9
   14f9c:	mov	r0, r6
   14fa0:	mvn	r3, #0
   14fa4:	mov	r2, sl
   14fa8:	bl	13240 <strspn@plt+0x2008>
   14fac:	cmp	r9, r0
   14fb0:	bhi	1500c <strspn@plt+0x3dd4>
   14fb4:	add	r3, r4, #48	; 0x30
   14fb8:	add	r9, r0, #1
   14fbc:	cmp	r6, r3
   14fc0:	str	r9, [r5]
   14fc4:	beq	14fd0 <strspn@plt+0x3d98>
   14fc8:	mov	r0, r6
   14fcc:	bl	13014 <strspn@plt+0x1ddc>
   14fd0:	mov	r0, r9
   14fd4:	bl	17d88 <strspn@plt+0x6b50>
   14fd8:	ldr	ip, [r4, #44]	; 0x2c
   14fdc:	ldr	r3, [r4]
   14fe0:	ldr	lr, [r4, #40]	; 0x28
   14fe4:	mov	r2, sl
   14fe8:	mov	r1, r9
   14fec:	str	r0, [r5, #4]
   14ff0:	str	r3, [sp]
   14ff4:	stmib	sp, {r7, fp}
   14ff8:	str	ip, [sp, #16]
   14ffc:	str	lr, [sp, #12]
   15000:	mvn	r3, #0
   15004:	mov	r6, r0
   15008:	bl	13240 <strspn@plt+0x2008>
   1500c:	ldr	r3, [sp, #28]
   15010:	mov	r0, r6
   15014:	str	r3, [r8]
   15018:	add	sp, sp, #44	; 0x2c
   1501c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15020:	mov	r3, #8
   15024:	str	r3, [sp]
   15028:	add	r1, sp, #36	; 0x24
   1502c:	rsb	r2, r2, #1
   15030:	mvn	r3, #-2147483648	; 0x80000000
   15034:	mov	r0, #0
   15038:	bl	17fa4 <strspn@plt+0x6d6c>
   1503c:	mov	r5, r0
   15040:	ldm	r6, {r0, r1}
   15044:	str	r5, [r4]
   15048:	stm	r5, {r0, r1}
   1504c:	b	14f3c <strspn@plt+0x3d04>
   15050:	andeq	sl, r2, r4, lsr #2
   15054:	andeq	sl, r2, r0, ror #8
   15058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1505c:	sub	sp, sp, #44	; 0x2c
   15060:	mov	r9, r0
   15064:	mov	sl, r1
   15068:	bl	11130 <__errno_location@plt>
   1506c:	ldr	r4, [pc, #364]	; 151e0 <strspn@plt+0x3fa8>
   15070:	ldr	r2, [r4, #4]
   15074:	ldr	r5, [r4]
   15078:	cmp	r2, #0
   1507c:	ldr	r3, [r0]
   15080:	mov	r7, r0
   15084:	str	r3, [sp, #24]
   15088:	bgt	150e4 <strspn@plt+0x3eac>
   1508c:	add	r6, r4, #8
   15090:	cmp	r5, r6
   15094:	str	r2, [sp, #36]	; 0x24
   15098:	beq	151b0 <strspn@plt+0x3f78>
   1509c:	mov	r3, #8
   150a0:	mov	r0, r5
   150a4:	str	r3, [sp]
   150a8:	rsb	r2, r2, #1
   150ac:	mvn	r3, #-2147483648	; 0x80000000
   150b0:	add	r1, sp, #36	; 0x24
   150b4:	bl	17fa4 <strspn@plt+0x6d6c>
   150b8:	mov	r5, r0
   150bc:	str	r0, [r4]
   150c0:	ldr	r0, [r4, #4]
   150c4:	ldr	r2, [sp, #36]	; 0x24
   150c8:	mov	r1, #0
   150cc:	sub	r2, r2, r0
   150d0:	add	r0, r5, r0, lsl #3
   150d4:	lsl	r2, r2, #3
   150d8:	bl	11154 <memset@plt>
   150dc:	ldr	r3, [sp, #36]	; 0x24
   150e0:	str	r3, [r4, #4]
   150e4:	ldr	r4, [pc, #248]	; 151e4 <strspn@plt+0x3fac>
   150e8:	ldr	r8, [r5]
   150ec:	ldr	r6, [r5, #4]
   150f0:	ldr	r0, [r4, #4]
   150f4:	ldr	r1, [r4, #44]	; 0x2c
   150f8:	ldr	r2, [r4, #40]	; 0x28
   150fc:	ldr	r3, [r4]
   15100:	orr	r0, r0, #1
   15104:	add	fp, r4, #8
   15108:	str	r0, [sp, #28]
   1510c:	str	r0, [sp, #4]
   15110:	str	r1, [sp, #16]
   15114:	str	r2, [sp, #12]
   15118:	str	r3, [sp]
   1511c:	str	fp, [sp, #8]
   15120:	mov	r1, r8
   15124:	mov	r0, r6
   15128:	mov	r3, sl
   1512c:	mov	r2, r9
   15130:	bl	13240 <strspn@plt+0x2008>
   15134:	cmp	r8, r0
   15138:	bhi	1519c <strspn@plt+0x3f64>
   1513c:	add	r3, r4, #48	; 0x30
   15140:	add	r8, r0, #1
   15144:	cmp	r6, r3
   15148:	str	r8, [r5]
   1514c:	beq	15158 <strspn@plt+0x3f20>
   15150:	mov	r0, r6
   15154:	bl	13014 <strspn@plt+0x1ddc>
   15158:	mov	r0, r8
   1515c:	bl	17d88 <strspn@plt+0x6b50>
   15160:	ldr	lr, [r4, #44]	; 0x2c
   15164:	ldr	ip, [r4]
   15168:	mov	r3, sl
   1516c:	mov	r2, r9
   15170:	mov	r1, r8
   15174:	str	r0, [r5, #4]
   15178:	ldr	r5, [r4, #40]	; 0x28
   1517c:	ldr	r4, [sp, #28]
   15180:	str	fp, [sp, #8]
   15184:	str	r4, [sp, #4]
   15188:	str	lr, [sp, #16]
   1518c:	str	r5, [sp, #12]
   15190:	str	ip, [sp]
   15194:	mov	r6, r0
   15198:	bl	13240 <strspn@plt+0x2008>
   1519c:	ldr	r3, [sp, #24]
   151a0:	mov	r0, r6
   151a4:	str	r3, [r7]
   151a8:	add	sp, sp, #44	; 0x2c
   151ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151b0:	mov	r3, #8
   151b4:	str	r3, [sp]
   151b8:	add	r1, sp, #36	; 0x24
   151bc:	rsb	r2, r2, #1
   151c0:	mvn	r3, #-2147483648	; 0x80000000
   151c4:	mov	r0, #0
   151c8:	bl	17fa4 <strspn@plt+0x6d6c>
   151cc:	mov	r5, r0
   151d0:	ldm	r6, {r0, r1}
   151d4:	str	r5, [r4]
   151d8:	stm	r5, {r0, r1}
   151dc:	b	150c0 <strspn@plt+0x3e88>
   151e0:	andeq	sl, r2, r4, lsr #2
   151e4:	andeq	sl, r2, r0, ror #8
   151e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151ec:	sub	sp, sp, #132	; 0x84
   151f0:	mov	r5, r1
   151f4:	mov	r4, r0
   151f8:	mov	r9, r2
   151fc:	add	r0, sp, #80	; 0x50
   15200:	mov	r2, #48	; 0x30
   15204:	mov	r1, #0
   15208:	bl	11154 <memset@plt>
   1520c:	cmp	r5, #10
   15210:	beq	153c8 <strspn@plt+0x4190>
   15214:	add	lr, sp, #80	; 0x50
   15218:	str	r5, [sp, #80]	; 0x50
   1521c:	ldm	lr!, {r0, r1, r2, r3}
   15220:	add	ip, sp, #32
   15224:	ldr	r6, [pc, #416]	; 153cc <strspn@plt+0x4194>
   15228:	stmia	ip!, {r0, r1, r2, r3}
   1522c:	ldm	lr!, {r0, r1, r2, r3}
   15230:	stmia	ip!, {r0, r1, r2, r3}
   15234:	ldm	lr, {r0, r1, r2, r3}
   15238:	stm	ip, {r0, r1, r2, r3}
   1523c:	bl	11130 <__errno_location@plt>
   15240:	cmn	r4, #-2147483647	; 0x80000001
   15244:	ldr	r5, [r6]
   15248:	mov	r7, r0
   1524c:	movne	r0, #0
   15250:	moveq	r0, #1
   15254:	ldr	r3, [r7]
   15258:	orrs	r0, r0, r4, lsr #31
   1525c:	str	r3, [sp, #24]
   15260:	bne	153c8 <strspn@plt+0x4190>
   15264:	ldr	r2, [r6, #4]
   15268:	cmp	r4, r2
   1526c:	blt	152cc <strspn@plt+0x4094>
   15270:	add	r8, r6, #8
   15274:	cmp	r5, r8
   15278:	str	r2, [sp, #80]	; 0x50
   1527c:	beq	15398 <strspn@plt+0x4160>
   15280:	mov	r3, #8
   15284:	sub	r2, r4, r2
   15288:	mov	r0, r5
   1528c:	str	r3, [sp]
   15290:	add	r2, r2, #1
   15294:	add	r1, sp, #80	; 0x50
   15298:	mvn	r3, #-2147483648	; 0x80000000
   1529c:	bl	17fa4 <strspn@plt+0x6d6c>
   152a0:	mov	r5, r0
   152a4:	str	r0, [r6]
   152a8:	ldr	r0, [r6, #4]
   152ac:	ldr	r2, [sp, #80]	; 0x50
   152b0:	mov	r1, #0
   152b4:	sub	r2, r2, r0
   152b8:	add	r0, r5, r0, lsl #3
   152bc:	lsl	r2, r2, #3
   152c0:	bl	11154 <memset@plt>
   152c4:	ldr	r3, [sp, #80]	; 0x50
   152c8:	str	r3, [r6, #4]
   152cc:	add	fp, r5, r4, lsl #3
   152d0:	ldr	r1, [sp, #36]	; 0x24
   152d4:	ldr	r8, [r5, r4, lsl #3]
   152d8:	ldr	r6, [fp, #4]
   152dc:	ldr	r2, [sp, #72]	; 0x48
   152e0:	ldr	r3, [sp, #32]
   152e4:	ldr	ip, [sp, #76]	; 0x4c
   152e8:	orr	r1, r1, #1
   152ec:	add	sl, sp, #40	; 0x28
   152f0:	str	r1, [sp, #28]
   152f4:	str	r1, [sp, #4]
   152f8:	str	r2, [sp, #12]
   152fc:	str	r3, [sp]
   15300:	mov	r0, r6
   15304:	mov	r1, r8
   15308:	str	ip, [sp, #16]
   1530c:	str	sl, [sp, #8]
   15310:	mvn	r3, #0
   15314:	mov	r2, r9
   15318:	bl	13240 <strspn@plt+0x2008>
   1531c:	cmp	r8, r0
   15320:	bhi	15384 <strspn@plt+0x414c>
   15324:	ldr	r3, [pc, #164]	; 153d0 <strspn@plt+0x4198>
   15328:	add	r8, r0, #1
   1532c:	cmp	r6, r3
   15330:	str	r8, [r5, r4, lsl #3]
   15334:	beq	15340 <strspn@plt+0x4108>
   15338:	mov	r0, r6
   1533c:	bl	13014 <strspn@plt+0x1ddc>
   15340:	mov	r0, r8
   15344:	bl	17d88 <strspn@plt+0x6b50>
   15348:	ldr	lr, [sp, #76]	; 0x4c
   1534c:	ldr	r3, [sp, #32]
   15350:	ldr	ip, [sp, #72]	; 0x48
   15354:	ldr	r4, [sp, #28]
   15358:	mov	r2, r9
   1535c:	mov	r1, r8
   15360:	str	r0, [fp, #4]
   15364:	str	r3, [sp]
   15368:	str	sl, [sp, #8]
   1536c:	str	r4, [sp, #4]
   15370:	str	lr, [sp, #16]
   15374:	str	ip, [sp, #12]
   15378:	mvn	r3, #0
   1537c:	mov	r6, r0
   15380:	bl	13240 <strspn@plt+0x2008>
   15384:	ldr	r3, [sp, #24]
   15388:	mov	r0, r6
   1538c:	str	r3, [r7]
   15390:	add	sp, sp, #132	; 0x84
   15394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15398:	mov	r3, #8
   1539c:	sub	r2, r4, r2
   153a0:	add	r1, sp, #80	; 0x50
   153a4:	str	r3, [sp]
   153a8:	add	r2, r2, #1
   153ac:	mvn	r3, #-2147483648	; 0x80000000
   153b0:	bl	17fa4 <strspn@plt+0x6d6c>
   153b4:	mov	r5, r0
   153b8:	ldm	r8, {r0, r1}
   153bc:	str	r5, [r6]
   153c0:	stm	r5, {r0, r1}
   153c4:	b	152a8 <strspn@plt+0x4070>
   153c8:	bl	1122c <abort@plt>
   153cc:	andeq	sl, r2, r4, lsr #2
   153d0:	muleq	r2, r0, r4
   153d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153d8:	sub	sp, sp, #132	; 0x84
   153dc:	mov	r5, r1
   153e0:	mov	r4, r0
   153e4:	mov	r9, r2
   153e8:	add	r0, sp, #80	; 0x50
   153ec:	mov	r2, #48	; 0x30
   153f0:	mov	r1, #0
   153f4:	mov	sl, r3
   153f8:	bl	11154 <memset@plt>
   153fc:	cmp	r5, #10
   15400:	beq	155bc <strspn@plt+0x4384>
   15404:	add	lr, sp, #80	; 0x50
   15408:	str	r5, [sp, #80]	; 0x50
   1540c:	ldm	lr!, {r0, r1, r2, r3}
   15410:	add	ip, sp, #32
   15414:	ldr	r6, [pc, #420]	; 155c0 <strspn@plt+0x4388>
   15418:	stmia	ip!, {r0, r1, r2, r3}
   1541c:	ldm	lr!, {r0, r1, r2, r3}
   15420:	stmia	ip!, {r0, r1, r2, r3}
   15424:	ldm	lr, {r0, r1, r2, r3}
   15428:	stm	ip, {r0, r1, r2, r3}
   1542c:	bl	11130 <__errno_location@plt>
   15430:	cmn	r4, #-2147483647	; 0x80000001
   15434:	ldr	r5, [r6]
   15438:	mov	r7, r0
   1543c:	movne	r0, #0
   15440:	moveq	r0, #1
   15444:	ldr	r3, [r7]
   15448:	orrs	r0, r0, r4, lsr #31
   1544c:	str	r3, [sp, #24]
   15450:	bne	155bc <strspn@plt+0x4384>
   15454:	ldr	r2, [r6, #4]
   15458:	cmp	r4, r2
   1545c:	blt	154bc <strspn@plt+0x4284>
   15460:	add	r8, r6, #8
   15464:	cmp	r5, r8
   15468:	str	r2, [sp, #80]	; 0x50
   1546c:	beq	1558c <strspn@plt+0x4354>
   15470:	mov	r3, #8
   15474:	sub	r2, r4, r2
   15478:	mov	r0, r5
   1547c:	str	r3, [sp]
   15480:	add	r2, r2, #1
   15484:	add	r1, sp, #80	; 0x50
   15488:	mvn	r3, #-2147483648	; 0x80000000
   1548c:	bl	17fa4 <strspn@plt+0x6d6c>
   15490:	mov	r5, r0
   15494:	str	r0, [r6]
   15498:	ldr	r0, [r6, #4]
   1549c:	ldr	r2, [sp, #80]	; 0x50
   154a0:	mov	r1, #0
   154a4:	sub	r2, r2, r0
   154a8:	add	r0, r5, r0, lsl #3
   154ac:	lsl	r2, r2, #3
   154b0:	bl	11154 <memset@plt>
   154b4:	ldr	r3, [sp, #80]	; 0x50
   154b8:	str	r3, [r6, #4]
   154bc:	add	fp, r5, r4, lsl #3
   154c0:	ldr	r3, [sp, #32]
   154c4:	ldr	r1, [sp, #36]	; 0x24
   154c8:	ldr	r8, [r5, r4, lsl #3]
   154cc:	ldr	r6, [fp, #4]
   154d0:	ldr	r2, [sp, #72]	; 0x48
   154d4:	ldr	ip, [sp, #76]	; 0x4c
   154d8:	orr	r1, r1, #1
   154dc:	str	r3, [sp]
   154e0:	add	r3, sp, #40	; 0x28
   154e4:	str	r1, [sp, #28]
   154e8:	str	r1, [sp, #4]
   154ec:	str	r2, [sp, #12]
   154f0:	str	r3, [sp, #8]
   154f4:	mov	r0, r6
   154f8:	mov	r1, r8
   154fc:	str	ip, [sp, #16]
   15500:	mov	r3, sl
   15504:	mov	r2, r9
   15508:	bl	13240 <strspn@plt+0x2008>
   1550c:	cmp	r8, r0
   15510:	bhi	15578 <strspn@plt+0x4340>
   15514:	ldr	r3, [pc, #168]	; 155c4 <strspn@plt+0x438c>
   15518:	add	r8, r0, #1
   1551c:	cmp	r6, r3
   15520:	str	r8, [r5, r4, lsl #3]
   15524:	beq	15530 <strspn@plt+0x42f8>
   15528:	mov	r0, r6
   1552c:	bl	13014 <strspn@plt+0x1ddc>
   15530:	mov	r0, r8
   15534:	bl	17d88 <strspn@plt+0x6b50>
   15538:	add	lr, sp, #40	; 0x28
   1553c:	ldr	ip, [sp, #76]	; 0x4c
   15540:	ldr	r4, [sp, #72]	; 0x48
   15544:	ldr	r5, [sp, #28]
   15548:	mov	r3, sl
   1554c:	mov	r2, r9
   15550:	mov	r1, r8
   15554:	str	r0, [fp, #4]
   15558:	str	lr, [sp, #8]
   1555c:	ldr	lr, [sp, #32]
   15560:	str	r5, [sp, #4]
   15564:	str	ip, [sp, #16]
   15568:	str	r4, [sp, #12]
   1556c:	str	lr, [sp]
   15570:	mov	r6, r0
   15574:	bl	13240 <strspn@plt+0x2008>
   15578:	ldr	r3, [sp, #24]
   1557c:	mov	r0, r6
   15580:	str	r3, [r7]
   15584:	add	sp, sp, #132	; 0x84
   15588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1558c:	mov	r3, #8
   15590:	sub	r2, r4, r2
   15594:	add	r1, sp, #80	; 0x50
   15598:	str	r3, [sp]
   1559c:	add	r2, r2, #1
   155a0:	mvn	r3, #-2147483648	; 0x80000000
   155a4:	bl	17fa4 <strspn@plt+0x6d6c>
   155a8:	mov	r5, r0
   155ac:	ldm	r8, {r0, r1}
   155b0:	str	r5, [r6]
   155b4:	stm	r5, {r0, r1}
   155b8:	b	15498 <strspn@plt+0x4260>
   155bc:	bl	1122c <abort@plt>
   155c0:	andeq	sl, r2, r4, lsr #2
   155c4:	muleq	r2, r0, r4
   155c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155cc:	sub	sp, sp, #124	; 0x7c
   155d0:	mov	r4, r0
   155d4:	mov	r9, r1
   155d8:	add	r0, sp, #72	; 0x48
   155dc:	mov	r2, #48	; 0x30
   155e0:	mov	r1, #0
   155e4:	bl	11154 <memset@plt>
   155e8:	cmp	r4, #10
   155ec:	beq	15778 <strspn@plt+0x4540>
   155f0:	add	lr, sp, #72	; 0x48
   155f4:	str	r4, [sp, #72]	; 0x48
   155f8:	ldm	lr!, {r0, r1, r2, r3}
   155fc:	add	ip, sp, #24
   15600:	ldr	r5, [pc, #372]	; 1577c <strspn@plt+0x4544>
   15604:	stmia	ip!, {r0, r1, r2, r3}
   15608:	ldm	lr!, {r0, r1, r2, r3}
   1560c:	stmia	ip!, {r0, r1, r2, r3}
   15610:	ldm	lr, {r0, r1, r2, r3}
   15614:	stm	ip, {r0, r1, r2, r3}
   15618:	bl	11130 <__errno_location@plt>
   1561c:	ldr	r2, [r5, #4]
   15620:	ldr	r4, [r5]
   15624:	cmp	r2, #0
   15628:	mov	r7, r0
   1562c:	ldr	fp, [r0]
   15630:	bgt	1568c <strspn@plt+0x4454>
   15634:	add	r6, r5, #8
   15638:	cmp	r4, r6
   1563c:	str	r2, [sp, #72]	; 0x48
   15640:	beq	15748 <strspn@plt+0x4510>
   15644:	mov	r3, #8
   15648:	mov	r0, r4
   1564c:	str	r3, [sp]
   15650:	rsb	r2, r2, #1
   15654:	add	r1, sp, #72	; 0x48
   15658:	mvn	r3, #-2147483648	; 0x80000000
   1565c:	bl	17fa4 <strspn@plt+0x6d6c>
   15660:	mov	r4, r0
   15664:	str	r0, [r5]
   15668:	ldr	r0, [r5, #4]
   1566c:	ldr	r2, [sp, #72]	; 0x48
   15670:	mov	r1, #0
   15674:	sub	r2, r2, r0
   15678:	add	r0, r4, r0, lsl #3
   1567c:	lsl	r2, r2, #3
   15680:	bl	11154 <memset@plt>
   15684:	ldr	r3, [sp, #72]	; 0x48
   15688:	str	r3, [r5, #4]
   1568c:	ldr	r6, [sp, #28]
   15690:	ldr	r8, [r4]
   15694:	ldr	r5, [r4, #4]
   15698:	ldr	r2, [sp, #64]	; 0x40
   1569c:	ldr	r3, [sp, #24]
   156a0:	ldr	ip, [sp, #68]	; 0x44
   156a4:	orr	r6, r6, #1
   156a8:	add	sl, sp, #32
   156ac:	str	r2, [sp, #12]
   156b0:	str	r3, [sp]
   156b4:	str	r6, [sp, #4]
   156b8:	mov	r1, r8
   156bc:	mov	r0, r5
   156c0:	str	ip, [sp, #16]
   156c4:	str	sl, [sp, #8]
   156c8:	mvn	r3, #0
   156cc:	mov	r2, r9
   156d0:	bl	13240 <strspn@plt+0x2008>
   156d4:	cmp	r8, r0
   156d8:	bhi	15738 <strspn@plt+0x4500>
   156dc:	ldr	r3, [pc, #156]	; 15780 <strspn@plt+0x4548>
   156e0:	add	r8, r0, #1
   156e4:	cmp	r5, r3
   156e8:	str	r8, [r4]
   156ec:	beq	156f8 <strspn@plt+0x44c0>
   156f0:	mov	r0, r5
   156f4:	bl	13014 <strspn@plt+0x1ddc>
   156f8:	mov	r0, r8
   156fc:	bl	17d88 <strspn@plt+0x6b50>
   15700:	ldr	lr, [sp, #68]	; 0x44
   15704:	ldr	r3, [sp, #24]
   15708:	ldr	ip, [sp, #64]	; 0x40
   1570c:	mov	r2, r9
   15710:	mov	r1, r8
   15714:	str	r0, [r4, #4]
   15718:	str	r3, [sp]
   1571c:	str	sl, [sp, #8]
   15720:	str	r6, [sp, #4]
   15724:	str	lr, [sp, #16]
   15728:	str	ip, [sp, #12]
   1572c:	mvn	r3, #0
   15730:	mov	r5, r0
   15734:	bl	13240 <strspn@plt+0x2008>
   15738:	mov	r0, r5
   1573c:	str	fp, [r7]
   15740:	add	sp, sp, #124	; 0x7c
   15744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15748:	mov	r3, #8
   1574c:	add	r1, sp, #72	; 0x48
   15750:	str	r3, [sp]
   15754:	rsb	r2, r2, #1
   15758:	mvn	r3, #-2147483648	; 0x80000000
   1575c:	mov	r0, #0
   15760:	bl	17fa4 <strspn@plt+0x6d6c>
   15764:	mov	r4, r0
   15768:	ldm	r6, {r0, r1}
   1576c:	str	r4, [r5]
   15770:	stm	r4, {r0, r1}
   15774:	b	15668 <strspn@plt+0x4430>
   15778:	bl	1122c <abort@plt>
   1577c:	andeq	sl, r2, r4, lsr #2
   15780:	muleq	r2, r0, r4
   15784:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15788:	sub	sp, sp, #132	; 0x84
   1578c:	mov	r4, r0
   15790:	mov	r9, r1
   15794:	mov	sl, r2
   15798:	add	r0, sp, #80	; 0x50
   1579c:	mov	r2, #48	; 0x30
   157a0:	mov	r1, #0
   157a4:	bl	11154 <memset@plt>
   157a8:	cmp	r4, #10
   157ac:	beq	15940 <strspn@plt+0x4708>
   157b0:	add	lr, sp, #80	; 0x50
   157b4:	str	r4, [sp, #80]	; 0x50
   157b8:	ldm	lr!, {r0, r1, r2, r3}
   157bc:	add	ip, sp, #32
   157c0:	ldr	r5, [pc, #380]	; 15944 <strspn@plt+0x470c>
   157c4:	stmia	ip!, {r0, r1, r2, r3}
   157c8:	ldm	lr!, {r0, r1, r2, r3}
   157cc:	stmia	ip!, {r0, r1, r2, r3}
   157d0:	ldm	lr, {r0, r1, r2, r3}
   157d4:	stm	ip, {r0, r1, r2, r3}
   157d8:	bl	11130 <__errno_location@plt>
   157dc:	ldr	r2, [r5, #4]
   157e0:	ldr	r4, [r5]
   157e4:	cmp	r2, #0
   157e8:	ldr	r3, [r0]
   157ec:	mov	r7, r0
   157f0:	str	r3, [sp, #28]
   157f4:	bgt	15850 <strspn@plt+0x4618>
   157f8:	add	r6, r5, #8
   157fc:	cmp	r4, r6
   15800:	str	r2, [sp, #80]	; 0x50
   15804:	beq	15910 <strspn@plt+0x46d8>
   15808:	mov	r3, #8
   1580c:	mov	r0, r4
   15810:	str	r3, [sp]
   15814:	rsb	r2, r2, #1
   15818:	add	r1, sp, #80	; 0x50
   1581c:	mvn	r3, #-2147483648	; 0x80000000
   15820:	bl	17fa4 <strspn@plt+0x6d6c>
   15824:	mov	r4, r0
   15828:	str	r0, [r5]
   1582c:	ldr	r0, [r5, #4]
   15830:	ldr	r2, [sp, #80]	; 0x50
   15834:	mov	r1, #0
   15838:	sub	r2, r2, r0
   1583c:	add	r0, r4, r0, lsl #3
   15840:	lsl	r2, r2, #3
   15844:	bl	11154 <memset@plt>
   15848:	ldr	r3, [sp, #80]	; 0x50
   1584c:	str	r3, [r5, #4]
   15850:	ldr	r6, [sp, #36]	; 0x24
   15854:	ldr	r8, [r4]
   15858:	ldr	r5, [r4, #4]
   1585c:	ldr	r2, [sp, #72]	; 0x48
   15860:	ldr	r3, [sp, #32]
   15864:	ldr	ip, [sp, #76]	; 0x4c
   15868:	orr	r6, r6, #1
   1586c:	add	fp, sp, #40	; 0x28
   15870:	str	r2, [sp, #12]
   15874:	str	r3, [sp]
   15878:	str	r6, [sp, #4]
   1587c:	mov	r1, r8
   15880:	mov	r0, r5
   15884:	str	ip, [sp, #16]
   15888:	str	fp, [sp, #8]
   1588c:	mov	r3, sl
   15890:	mov	r2, r9
   15894:	bl	13240 <strspn@plt+0x2008>
   15898:	cmp	r8, r0
   1589c:	bhi	158fc <strspn@plt+0x46c4>
   158a0:	ldr	r3, [pc, #160]	; 15948 <strspn@plt+0x4710>
   158a4:	add	r8, r0, #1
   158a8:	cmp	r5, r3
   158ac:	str	r8, [r4]
   158b0:	beq	158bc <strspn@plt+0x4684>
   158b4:	mov	r0, r5
   158b8:	bl	13014 <strspn@plt+0x1ddc>
   158bc:	mov	r0, r8
   158c0:	bl	17d88 <strspn@plt+0x6b50>
   158c4:	ldr	ip, [sp, #76]	; 0x4c
   158c8:	ldr	lr, [sp, #32]
   158cc:	mov	r3, sl
   158d0:	mov	r2, r9
   158d4:	mov	r1, r8
   158d8:	str	r0, [r4, #4]
   158dc:	ldr	r4, [sp, #72]	; 0x48
   158e0:	str	fp, [sp, #8]
   158e4:	str	r6, [sp, #4]
   158e8:	str	ip, [sp, #16]
   158ec:	str	r4, [sp, #12]
   158f0:	str	lr, [sp]
   158f4:	mov	r5, r0
   158f8:	bl	13240 <strspn@plt+0x2008>
   158fc:	ldr	r3, [sp, #28]
   15900:	mov	r0, r5
   15904:	str	r3, [r7]
   15908:	add	sp, sp, #132	; 0x84
   1590c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15910:	mov	r3, #8
   15914:	add	r1, sp, #80	; 0x50
   15918:	str	r3, [sp]
   1591c:	rsb	r2, r2, #1
   15920:	mvn	r3, #-2147483648	; 0x80000000
   15924:	mov	r0, #0
   15928:	bl	17fa4 <strspn@plt+0x6d6c>
   1592c:	mov	r4, r0
   15930:	ldm	r6, {r0, r1}
   15934:	str	r4, [r5]
   15938:	stm	r4, {r0, r1}
   1593c:	b	1582c <strspn@plt+0x45f4>
   15940:	bl	1122c <abort@plt>
   15944:	andeq	sl, r2, r4, lsr #2
   15948:	muleq	r2, r0, r4
   1594c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15950:	mov	r4, r2
   15954:	ldr	lr, [pc, #432]	; 15b0c <strspn@plt+0x48d4>
   15958:	mov	sl, r0
   1595c:	mov	fp, r1
   15960:	ldm	lr!, {r0, r1, r2, r3}
   15964:	sub	sp, sp, #92	; 0x5c
   15968:	add	ip, sp, #40	; 0x28
   1596c:	lsr	r7, r4, #5
   15970:	stmia	ip!, {r0, r1, r2, r3}
   15974:	add	r6, sp, #48	; 0x30
   15978:	ldm	lr!, {r0, r1, r2, r3}
   1597c:	and	r4, r4, #31
   15980:	ldr	r5, [pc, #392]	; 15b10 <strspn@plt+0x48d8>
   15984:	stmia	ip!, {r0, r1, r2, r3}
   15988:	ldm	lr, {r0, r1, r2, r3}
   1598c:	stm	ip, {r0, r1, r2, r3}
   15990:	ldr	r2, [r6, r7, lsl #2]
   15994:	lsr	r3, r2, r4
   15998:	eor	r3, r3, #1
   1599c:	and	r3, r3, #1
   159a0:	eor	r4, r2, r3, lsl r4
   159a4:	str	r4, [r6, r7, lsl #2]
   159a8:	bl	11130 <__errno_location@plt>
   159ac:	ldr	r2, [r5, #4]
   159b0:	ldr	r4, [r5]
   159b4:	cmp	r2, #0
   159b8:	ldr	r3, [r0]
   159bc:	mov	r8, r0
   159c0:	str	r3, [sp, #28]
   159c4:	bgt	15a20 <strspn@plt+0x47e8>
   159c8:	add	r7, r5, #8
   159cc:	cmp	r4, r7
   159d0:	str	r2, [sp, #36]	; 0x24
   159d4:	beq	15adc <strspn@plt+0x48a4>
   159d8:	mov	r3, #8
   159dc:	mov	r0, r4
   159e0:	str	r3, [sp]
   159e4:	rsb	r2, r2, #1
   159e8:	mvn	r3, #-2147483648	; 0x80000000
   159ec:	add	r1, sp, #36	; 0x24
   159f0:	bl	17fa4 <strspn@plt+0x6d6c>
   159f4:	mov	r4, r0
   159f8:	str	r0, [r5]
   159fc:	ldr	r0, [r5, #4]
   15a00:	ldr	r2, [sp, #36]	; 0x24
   15a04:	mov	r1, #0
   15a08:	sub	r2, r2, r0
   15a0c:	add	r0, r4, r0, lsl #3
   15a10:	lsl	r2, r2, #3
   15a14:	bl	11154 <memset@plt>
   15a18:	ldr	r3, [sp, #36]	; 0x24
   15a1c:	str	r3, [r5, #4]
   15a20:	ldr	r7, [sp, #44]	; 0x2c
   15a24:	ldr	r9, [r4]
   15a28:	ldr	r5, [r4, #4]
   15a2c:	ldr	r2, [sp, #80]	; 0x50
   15a30:	ldr	r3, [sp, #40]	; 0x28
   15a34:	ldr	ip, [sp, #84]	; 0x54
   15a38:	orr	r7, r7, #1
   15a3c:	str	r2, [sp, #12]
   15a40:	str	r3, [sp]
   15a44:	str	r7, [sp, #4]
   15a48:	str	r6, [sp, #8]
   15a4c:	mov	r1, r9
   15a50:	mov	r0, r5
   15a54:	str	ip, [sp, #16]
   15a58:	mov	r3, fp
   15a5c:	mov	r2, sl
   15a60:	bl	13240 <strspn@plt+0x2008>
   15a64:	cmp	r9, r0
   15a68:	bhi	15ac8 <strspn@plt+0x4890>
   15a6c:	ldr	r3, [pc, #160]	; 15b14 <strspn@plt+0x48dc>
   15a70:	add	r9, r0, #1
   15a74:	cmp	r5, r3
   15a78:	str	r9, [r4]
   15a7c:	beq	15a88 <strspn@plt+0x4850>
   15a80:	mov	r0, r5
   15a84:	bl	13014 <strspn@plt+0x1ddc>
   15a88:	mov	r0, r9
   15a8c:	bl	17d88 <strspn@plt+0x6b50>
   15a90:	ldr	ip, [sp, #84]	; 0x54
   15a94:	ldr	lr, [sp, #40]	; 0x28
   15a98:	mov	r3, fp
   15a9c:	mov	r2, sl
   15aa0:	mov	r1, r9
   15aa4:	str	r0, [r4, #4]
   15aa8:	ldr	r4, [sp, #80]	; 0x50
   15aac:	str	r6, [sp, #8]
   15ab0:	str	r7, [sp, #4]
   15ab4:	str	ip, [sp, #16]
   15ab8:	str	r4, [sp, #12]
   15abc:	str	lr, [sp]
   15ac0:	mov	r5, r0
   15ac4:	bl	13240 <strspn@plt+0x2008>
   15ac8:	ldr	r3, [sp, #28]
   15acc:	mov	r0, r5
   15ad0:	str	r3, [r8]
   15ad4:	add	sp, sp, #92	; 0x5c
   15ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15adc:	mov	r3, #8
   15ae0:	str	r3, [sp]
   15ae4:	add	r1, sp, #36	; 0x24
   15ae8:	rsb	r2, r2, #1
   15aec:	mvn	r3, #-2147483648	; 0x80000000
   15af0:	mov	r0, #0
   15af4:	bl	17fa4 <strspn@plt+0x6d6c>
   15af8:	mov	r4, r0
   15afc:	ldm	r7, {r0, r1}
   15b00:	str	r4, [r5]
   15b04:	stm	r4, {r0, r1}
   15b08:	b	159fc <strspn@plt+0x47c4>
   15b0c:	andeq	sl, r2, r0, ror #8
   15b10:	andeq	sl, r2, r4, lsr #2
   15b14:	muleq	r2, r0, r4
   15b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b1c:	mov	r4, r1
   15b20:	ldr	lr, [pc, #420]	; 15ccc <strspn@plt+0x4a94>
   15b24:	mov	r6, r0
   15b28:	sub	sp, sp, #84	; 0x54
   15b2c:	ldm	lr!, {r0, r1, r2, r3}
   15b30:	add	ip, sp, #32
   15b34:	lsr	r8, r4, #5
   15b38:	add	r5, sp, #40	; 0x28
   15b3c:	stmia	ip!, {r0, r1, r2, r3}
   15b40:	and	r4, r4, #31
   15b44:	ldm	lr!, {r0, r1, r2, r3}
   15b48:	ldr	r7, [pc, #384]	; 15cd0 <strspn@plt+0x4a98>
   15b4c:	stmia	ip!, {r0, r1, r2, r3}
   15b50:	ldm	lr, {r0, r1, r2, r3}
   15b54:	stm	ip, {r0, r1, r2, r3}
   15b58:	ldr	r2, [r5, r8, lsl #2]
   15b5c:	lsr	r3, r2, r4
   15b60:	eor	r3, r3, #1
   15b64:	and	r3, r3, #1
   15b68:	eor	r4, r2, r3, lsl r4
   15b6c:	str	r4, [r5, r8, lsl #2]
   15b70:	bl	11130 <__errno_location@plt>
   15b74:	ldr	r2, [r7, #4]
   15b78:	ldr	r4, [r7]
   15b7c:	cmp	r2, #0
   15b80:	mov	r9, r0
   15b84:	ldr	sl, [r0]
   15b88:	bgt	15be4 <strspn@plt+0x49ac>
   15b8c:	add	r8, r7, #8
   15b90:	cmp	r4, r8
   15b94:	str	r2, [sp, #28]
   15b98:	beq	15c9c <strspn@plt+0x4a64>
   15b9c:	mov	r3, #8
   15ba0:	mov	r0, r4
   15ba4:	str	r3, [sp]
   15ba8:	rsb	r2, r2, #1
   15bac:	mvn	r3, #-2147483648	; 0x80000000
   15bb0:	add	r1, sp, #28
   15bb4:	bl	17fa4 <strspn@plt+0x6d6c>
   15bb8:	mov	r4, r0
   15bbc:	str	r0, [r7]
   15bc0:	ldr	r0, [r7, #4]
   15bc4:	ldr	r2, [sp, #28]
   15bc8:	mov	r1, #0
   15bcc:	sub	r2, r2, r0
   15bd0:	add	r0, r4, r0, lsl #3
   15bd4:	lsl	r2, r2, #3
   15bd8:	bl	11154 <memset@plt>
   15bdc:	ldr	r3, [sp, #28]
   15be0:	str	r3, [r7, #4]
   15be4:	ldr	r8, [sp, #36]	; 0x24
   15be8:	ldr	fp, [r4]
   15bec:	ldr	r7, [r4, #4]
   15bf0:	ldr	r2, [sp, #72]	; 0x48
   15bf4:	ldr	r3, [sp, #32]
   15bf8:	ldr	ip, [sp, #76]	; 0x4c
   15bfc:	orr	r8, r8, #1
   15c00:	str	r2, [sp, #12]
   15c04:	str	r3, [sp]
   15c08:	str	r8, [sp, #4]
   15c0c:	str	r5, [sp, #8]
   15c10:	mov	r1, fp
   15c14:	mov	r0, r7
   15c18:	str	ip, [sp, #16]
   15c1c:	mvn	r3, #0
   15c20:	mov	r2, r6
   15c24:	bl	13240 <strspn@plt+0x2008>
   15c28:	cmp	fp, r0
   15c2c:	bhi	15c8c <strspn@plt+0x4a54>
   15c30:	ldr	r3, [pc, #156]	; 15cd4 <strspn@plt+0x4a9c>
   15c34:	add	fp, r0, #1
   15c38:	cmp	r7, r3
   15c3c:	str	fp, [r4]
   15c40:	beq	15c4c <strspn@plt+0x4a14>
   15c44:	mov	r0, r7
   15c48:	bl	13014 <strspn@plt+0x1ddc>
   15c4c:	mov	r0, fp
   15c50:	bl	17d88 <strspn@plt+0x6b50>
   15c54:	ldr	lr, [sp, #76]	; 0x4c
   15c58:	ldr	r3, [sp, #32]
   15c5c:	ldr	ip, [sp, #72]	; 0x48
   15c60:	mov	r2, r6
   15c64:	mov	r1, fp
   15c68:	str	r0, [r4, #4]
   15c6c:	str	r3, [sp]
   15c70:	str	r5, [sp, #8]
   15c74:	str	r8, [sp, #4]
   15c78:	str	lr, [sp, #16]
   15c7c:	str	ip, [sp, #12]
   15c80:	mvn	r3, #0
   15c84:	mov	r7, r0
   15c88:	bl	13240 <strspn@plt+0x2008>
   15c8c:	mov	r0, r7
   15c90:	str	sl, [r9]
   15c94:	add	sp, sp, #84	; 0x54
   15c98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c9c:	mov	r3, #8
   15ca0:	str	r3, [sp]
   15ca4:	add	r1, sp, #28
   15ca8:	rsb	r2, r2, #1
   15cac:	mvn	r3, #-2147483648	; 0x80000000
   15cb0:	mov	r0, #0
   15cb4:	bl	17fa4 <strspn@plt+0x6d6c>
   15cb8:	mov	r4, r0
   15cbc:	ldm	r8, {r0, r1}
   15cc0:	str	r4, [r7]
   15cc4:	stm	r4, {r0, r1}
   15cc8:	b	15bc0 <strspn@plt+0x4988>
   15ccc:	andeq	sl, r2, r0, ror #8
   15cd0:	andeq	sl, r2, r4, lsr #2
   15cd4:	muleq	r2, r0, r4
   15cd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15cdc:	mov	r6, r0
   15ce0:	ldr	lr, [pc, #404]	; 15e7c <strspn@plt+0x4c44>
   15ce4:	sub	sp, sp, #84	; 0x54
   15ce8:	add	ip, sp, #32
   15cec:	ldm	lr!, {r0, r1, r2, r3}
   15cf0:	ldr	r5, [pc, #392]	; 15e80 <strspn@plt+0x4c48>
   15cf4:	stmia	ip!, {r0, r1, r2, r3}
   15cf8:	ldm	lr!, {r0, r1, r2, r3}
   15cfc:	ldr	r4, [sp, #44]	; 0x2c
   15d00:	stmia	ip!, {r0, r1, r2, r3}
   15d04:	ldm	lr, {r0, r1, r2, r3}
   15d08:	mvn	lr, r4
   15d0c:	and	lr, lr, #67108864	; 0x4000000
   15d10:	eor	lr, lr, r4
   15d14:	stm	ip, {r0, r1, r2, r3}
   15d18:	str	lr, [sp, #44]	; 0x2c
   15d1c:	bl	11130 <__errno_location@plt>
   15d20:	ldr	r2, [r5, #4]
   15d24:	ldr	r4, [r5]
   15d28:	cmp	r2, #0
   15d2c:	mov	r8, r0
   15d30:	ldr	sl, [r0]
   15d34:	bgt	15d90 <strspn@plt+0x4b58>
   15d38:	add	r7, r5, #8
   15d3c:	cmp	r4, r7
   15d40:	str	r2, [sp, #28]
   15d44:	beq	15e4c <strspn@plt+0x4c14>
   15d48:	mov	r3, #8
   15d4c:	mov	r0, r4
   15d50:	str	r3, [sp]
   15d54:	rsb	r2, r2, #1
   15d58:	mvn	r3, #-2147483648	; 0x80000000
   15d5c:	add	r1, sp, #28
   15d60:	bl	17fa4 <strspn@plt+0x6d6c>
   15d64:	mov	r4, r0
   15d68:	str	r0, [r5]
   15d6c:	ldr	r0, [r5, #4]
   15d70:	ldr	r2, [sp, #28]
   15d74:	mov	r1, #0
   15d78:	sub	r2, r2, r0
   15d7c:	add	r0, r4, r0, lsl #3
   15d80:	lsl	r2, r2, #3
   15d84:	bl	11154 <memset@plt>
   15d88:	ldr	r3, [sp, #28]
   15d8c:	str	r3, [r5, #4]
   15d90:	ldr	r7, [sp, #36]	; 0x24
   15d94:	ldr	r9, [r4]
   15d98:	ldr	r5, [r4, #4]
   15d9c:	ldr	r2, [sp, #72]	; 0x48
   15da0:	ldr	r3, [sp, #32]
   15da4:	ldr	ip, [sp, #76]	; 0x4c
   15da8:	orr	r7, r7, #1
   15dac:	add	fp, sp, #40	; 0x28
   15db0:	str	r2, [sp, #12]
   15db4:	str	r3, [sp]
   15db8:	str	r7, [sp, #4]
   15dbc:	mov	r1, r9
   15dc0:	mov	r0, r5
   15dc4:	str	ip, [sp, #16]
   15dc8:	str	fp, [sp, #8]
   15dcc:	mvn	r3, #0
   15dd0:	mov	r2, r6
   15dd4:	bl	13240 <strspn@plt+0x2008>
   15dd8:	cmp	r9, r0
   15ddc:	bhi	15e3c <strspn@plt+0x4c04>
   15de0:	ldr	r3, [pc, #156]	; 15e84 <strspn@plt+0x4c4c>
   15de4:	add	r9, r0, #1
   15de8:	cmp	r5, r3
   15dec:	str	r9, [r4]
   15df0:	beq	15dfc <strspn@plt+0x4bc4>
   15df4:	mov	r0, r5
   15df8:	bl	13014 <strspn@plt+0x1ddc>
   15dfc:	mov	r0, r9
   15e00:	bl	17d88 <strspn@plt+0x6b50>
   15e04:	ldr	lr, [sp, #76]	; 0x4c
   15e08:	ldr	r3, [sp, #32]
   15e0c:	ldr	ip, [sp, #72]	; 0x48
   15e10:	mov	r2, r6
   15e14:	mov	r1, r9
   15e18:	str	r0, [r4, #4]
   15e1c:	str	r3, [sp]
   15e20:	str	fp, [sp, #8]
   15e24:	str	r7, [sp, #4]
   15e28:	str	lr, [sp, #16]
   15e2c:	str	ip, [sp, #12]
   15e30:	mvn	r3, #0
   15e34:	mov	r5, r0
   15e38:	bl	13240 <strspn@plt+0x2008>
   15e3c:	mov	r0, r5
   15e40:	str	sl, [r8]
   15e44:	add	sp, sp, #84	; 0x54
   15e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e4c:	mov	r3, #8
   15e50:	str	r3, [sp]
   15e54:	add	r1, sp, #28
   15e58:	rsb	r2, r2, #1
   15e5c:	mvn	r3, #-2147483648	; 0x80000000
   15e60:	mov	r0, #0
   15e64:	bl	17fa4 <strspn@plt+0x6d6c>
   15e68:	mov	r4, r0
   15e6c:	ldm	r7, {r0, r1}
   15e70:	str	r4, [r5]
   15e74:	stm	r4, {r0, r1}
   15e78:	b	15d6c <strspn@plt+0x4b34>
   15e7c:	andeq	sl, r2, r0, ror #8
   15e80:	andeq	sl, r2, r4, lsr #2
   15e84:	muleq	r2, r0, r4
   15e88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e8c:	mov	r9, r0
   15e90:	ldr	lr, [pc, #416]	; 16038 <strspn@plt+0x4e00>
   15e94:	mov	sl, r1
   15e98:	sub	sp, sp, #92	; 0x5c
   15e9c:	ldm	lr!, {r0, r1, r2, r3}
   15ea0:	add	ip, sp, #40	; 0x28
   15ea4:	ldr	r5, [pc, #400]	; 1603c <strspn@plt+0x4e04>
   15ea8:	stmia	ip!, {r0, r1, r2, r3}
   15eac:	ldm	lr!, {r0, r1, r2, r3}
   15eb0:	ldr	r4, [sp, #52]	; 0x34
   15eb4:	stmia	ip!, {r0, r1, r2, r3}
   15eb8:	ldm	lr, {r0, r1, r2, r3}
   15ebc:	mvn	lr, r4
   15ec0:	and	lr, lr, #67108864	; 0x4000000
   15ec4:	eor	lr, lr, r4
   15ec8:	stm	ip, {r0, r1, r2, r3}
   15ecc:	str	lr, [sp, #52]	; 0x34
   15ed0:	bl	11130 <__errno_location@plt>
   15ed4:	ldr	r2, [r5, #4]
   15ed8:	ldr	r4, [r5]
   15edc:	cmp	r2, #0
   15ee0:	ldr	r3, [r0]
   15ee4:	mov	r7, r0
   15ee8:	str	r3, [sp, #28]
   15eec:	bgt	15f48 <strspn@plt+0x4d10>
   15ef0:	add	r6, r5, #8
   15ef4:	cmp	r4, r6
   15ef8:	str	r2, [sp, #36]	; 0x24
   15efc:	beq	16008 <strspn@plt+0x4dd0>
   15f00:	mov	r3, #8
   15f04:	mov	r0, r4
   15f08:	str	r3, [sp]
   15f0c:	rsb	r2, r2, #1
   15f10:	mvn	r3, #-2147483648	; 0x80000000
   15f14:	add	r1, sp, #36	; 0x24
   15f18:	bl	17fa4 <strspn@plt+0x6d6c>
   15f1c:	mov	r4, r0
   15f20:	str	r0, [r5]
   15f24:	ldr	r0, [r5, #4]
   15f28:	ldr	r2, [sp, #36]	; 0x24
   15f2c:	mov	r1, #0
   15f30:	sub	r2, r2, r0
   15f34:	add	r0, r4, r0, lsl #3
   15f38:	lsl	r2, r2, #3
   15f3c:	bl	11154 <memset@plt>
   15f40:	ldr	r3, [sp, #36]	; 0x24
   15f44:	str	r3, [r5, #4]
   15f48:	ldr	r6, [sp, #44]	; 0x2c
   15f4c:	ldr	r8, [r4]
   15f50:	ldr	r5, [r4, #4]
   15f54:	ldr	r2, [sp, #80]	; 0x50
   15f58:	ldr	r3, [sp, #40]	; 0x28
   15f5c:	ldr	ip, [sp, #84]	; 0x54
   15f60:	orr	r6, r6, #1
   15f64:	add	fp, sp, #48	; 0x30
   15f68:	str	r2, [sp, #12]
   15f6c:	str	r3, [sp]
   15f70:	str	r6, [sp, #4]
   15f74:	mov	r1, r8
   15f78:	mov	r0, r5
   15f7c:	str	ip, [sp, #16]
   15f80:	str	fp, [sp, #8]
   15f84:	mov	r3, sl
   15f88:	mov	r2, r9
   15f8c:	bl	13240 <strspn@plt+0x2008>
   15f90:	cmp	r8, r0
   15f94:	bhi	15ff4 <strspn@plt+0x4dbc>
   15f98:	ldr	r3, [pc, #160]	; 16040 <strspn@plt+0x4e08>
   15f9c:	add	r8, r0, #1
   15fa0:	cmp	r5, r3
   15fa4:	str	r8, [r4]
   15fa8:	beq	15fb4 <strspn@plt+0x4d7c>
   15fac:	mov	r0, r5
   15fb0:	bl	13014 <strspn@plt+0x1ddc>
   15fb4:	mov	r0, r8
   15fb8:	bl	17d88 <strspn@plt+0x6b50>
   15fbc:	ldr	ip, [sp, #84]	; 0x54
   15fc0:	ldr	lr, [sp, #40]	; 0x28
   15fc4:	mov	r3, sl
   15fc8:	mov	r2, r9
   15fcc:	mov	r1, r8
   15fd0:	str	r0, [r4, #4]
   15fd4:	ldr	r4, [sp, #80]	; 0x50
   15fd8:	str	fp, [sp, #8]
   15fdc:	str	r6, [sp, #4]
   15fe0:	str	ip, [sp, #16]
   15fe4:	str	r4, [sp, #12]
   15fe8:	str	lr, [sp]
   15fec:	mov	r5, r0
   15ff0:	bl	13240 <strspn@plt+0x2008>
   15ff4:	ldr	r3, [sp, #28]
   15ff8:	mov	r0, r5
   15ffc:	str	r3, [r7]
   16000:	add	sp, sp, #92	; 0x5c
   16004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16008:	mov	r3, #8
   1600c:	str	r3, [sp]
   16010:	add	r1, sp, #36	; 0x24
   16014:	rsb	r2, r2, #1
   16018:	mvn	r3, #-2147483648	; 0x80000000
   1601c:	mov	r0, #0
   16020:	bl	17fa4 <strspn@plt+0x6d6c>
   16024:	mov	r4, r0
   16028:	ldm	r6, {r0, r1}
   1602c:	str	r4, [r5]
   16030:	stm	r4, {r0, r1}
   16034:	b	15f24 <strspn@plt+0x4cec>
   16038:	andeq	sl, r2, r0, ror #8
   1603c:	andeq	sl, r2, r4, lsr #2
   16040:	muleq	r2, r0, r4
   16044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16048:	sub	sp, sp, #180	; 0xb4
   1604c:	mov	r6, r1
   16050:	mov	r4, r0
   16054:	mov	r9, r2
   16058:	add	r0, sp, #80	; 0x50
   1605c:	mov	r2, #48	; 0x30
   16060:	mov	r1, #0
   16064:	bl	11154 <memset@plt>
   16068:	cmp	r6, #10
   1606c:	beq	1624c <strspn@plt+0x5014>
   16070:	add	r5, sp, #80	; 0x50
   16074:	str	r6, [sp, #80]	; 0x50
   16078:	ldm	r5!, {r0, r1, r2, r3}
   1607c:	add	ip, sp, #128	; 0x80
   16080:	mov	r7, ip
   16084:	add	lr, sp, #32
   16088:	stmia	ip!, {r0, r1, r2, r3}
   1608c:	mov	r8, #67108864	; 0x4000000
   16090:	ldm	r5!, {r0, r1, r2, r3}
   16094:	ldr	r6, [pc, #436]	; 16250 <strspn@plt+0x5018>
   16098:	stmia	ip!, {r0, r1, r2, r3}
   1609c:	ldm	r5, {r0, r1, r2, r3}
   160a0:	stm	ip, {r0, r1, r2, r3}
   160a4:	ldm	r7!, {r0, r1, r2, r3}
   160a8:	stmia	lr!, {r0, r1, r2, r3}
   160ac:	ldm	r7!, {r0, r1, r2, r3}
   160b0:	str	r8, [sp, #44]	; 0x2c
   160b4:	stmia	lr!, {r0, r1, r2, r3}
   160b8:	ldm	ip, {r0, r1, r2, r3}
   160bc:	stm	lr, {r0, r1, r2, r3}
   160c0:	bl	11130 <__errno_location@plt>
   160c4:	cmn	r4, #-2147483647	; 0x80000001
   160c8:	ldr	r5, [r6]
   160cc:	mov	r7, r0
   160d0:	movne	r0, #0
   160d4:	moveq	r0, #1
   160d8:	ldr	r3, [r7]
   160dc:	orrs	r0, r0, r4, lsr #31
   160e0:	str	r3, [sp, #24]
   160e4:	bne	1624c <strspn@plt+0x5014>
   160e8:	ldr	r2, [r6, #4]
   160ec:	cmp	r4, r2
   160f0:	blt	16150 <strspn@plt+0x4f18>
   160f4:	add	r8, r6, #8
   160f8:	cmp	r5, r8
   160fc:	str	r2, [sp, #80]	; 0x50
   16100:	beq	1621c <strspn@plt+0x4fe4>
   16104:	mov	r3, #8
   16108:	sub	r2, r4, r2
   1610c:	mov	r0, r5
   16110:	str	r3, [sp]
   16114:	add	r2, r2, #1
   16118:	add	r1, sp, #80	; 0x50
   1611c:	mvn	r3, #-2147483648	; 0x80000000
   16120:	bl	17fa4 <strspn@plt+0x6d6c>
   16124:	mov	r5, r0
   16128:	str	r0, [r6]
   1612c:	ldr	r0, [r6, #4]
   16130:	ldr	r2, [sp, #80]	; 0x50
   16134:	mov	r1, #0
   16138:	sub	r2, r2, r0
   1613c:	add	r0, r5, r0, lsl #3
   16140:	lsl	r2, r2, #3
   16144:	bl	11154 <memset@plt>
   16148:	ldr	r3, [sp, #80]	; 0x50
   1614c:	str	r3, [r6, #4]
   16150:	add	fp, r5, r4, lsl #3
   16154:	ldr	r1, [sp, #36]	; 0x24
   16158:	ldr	r8, [r5, r4, lsl #3]
   1615c:	ldr	r6, [fp, #4]
   16160:	ldr	r2, [sp, #72]	; 0x48
   16164:	ldr	r3, [sp, #32]
   16168:	ldr	ip, [sp, #76]	; 0x4c
   1616c:	orr	r1, r1, #1
   16170:	add	sl, sp, #40	; 0x28
   16174:	str	r1, [sp, #28]
   16178:	str	r1, [sp, #4]
   1617c:	str	r2, [sp, #12]
   16180:	str	r3, [sp]
   16184:	mov	r0, r6
   16188:	mov	r1, r8
   1618c:	str	ip, [sp, #16]
   16190:	str	sl, [sp, #8]
   16194:	mvn	r3, #0
   16198:	mov	r2, r9
   1619c:	bl	13240 <strspn@plt+0x2008>
   161a0:	cmp	r8, r0
   161a4:	bhi	16208 <strspn@plt+0x4fd0>
   161a8:	ldr	r3, [pc, #164]	; 16254 <strspn@plt+0x501c>
   161ac:	add	r8, r0, #1
   161b0:	cmp	r6, r3
   161b4:	str	r8, [r5, r4, lsl #3]
   161b8:	beq	161c4 <strspn@plt+0x4f8c>
   161bc:	mov	r0, r6
   161c0:	bl	13014 <strspn@plt+0x1ddc>
   161c4:	mov	r0, r8
   161c8:	bl	17d88 <strspn@plt+0x6b50>
   161cc:	ldr	lr, [sp, #76]	; 0x4c
   161d0:	ldr	r3, [sp, #32]
   161d4:	ldr	ip, [sp, #72]	; 0x48
   161d8:	ldr	r4, [sp, #28]
   161dc:	mov	r2, r9
   161e0:	mov	r1, r8
   161e4:	str	r0, [fp, #4]
   161e8:	str	r3, [sp]
   161ec:	str	sl, [sp, #8]
   161f0:	str	r4, [sp, #4]
   161f4:	str	lr, [sp, #16]
   161f8:	str	ip, [sp, #12]
   161fc:	mvn	r3, #0
   16200:	mov	r6, r0
   16204:	bl	13240 <strspn@plt+0x2008>
   16208:	ldr	r3, [sp, #24]
   1620c:	mov	r0, r6
   16210:	str	r3, [r7]
   16214:	add	sp, sp, #180	; 0xb4
   16218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1621c:	mov	r3, #8
   16220:	sub	r2, r4, r2
   16224:	add	r1, sp, #80	; 0x50
   16228:	str	r3, [sp]
   1622c:	add	r2, r2, #1
   16230:	mvn	r3, #-2147483648	; 0x80000000
   16234:	bl	17fa4 <strspn@plt+0x6d6c>
   16238:	mov	r5, r0
   1623c:	ldm	r8, {r0, r1}
   16240:	str	r5, [r6]
   16244:	stm	r5, {r0, r1}
   16248:	b	1612c <strspn@plt+0x4ef4>
   1624c:	bl	1122c <abort@plt>
   16250:	andeq	sl, r2, r4, lsr #2
   16254:	muleq	r2, r0, r4
   16258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1625c:	mov	r7, r1
   16260:	ldr	lr, [pc, #492]	; 16454 <strspn@plt+0x521c>
   16264:	mov	r8, r2
   16268:	mov	r4, r0
   1626c:	mov	fp, r3
   16270:	ldm	lr!, {r0, r1, r2, r3}
   16274:	sub	sp, sp, #100	; 0x64
   16278:	add	ip, sp, #48	; 0x30
   1627c:	mov	sl, #10
   16280:	stmia	ip!, {r0, r1, r2, r3}
   16284:	cmp	r8, #0
   16288:	cmpne	r7, #0
   1628c:	ldm	lr!, {r0, r1, r2, r3}
   16290:	str	sl, [sp, #48]	; 0x30
   16294:	stmia	ip!, {r0, r1, r2, r3}
   16298:	ldm	lr, {r0, r1, r2, r3}
   1629c:	stm	ip, {r0, r1, r2, r3}
   162a0:	beq	16450 <strspn@plt+0x5218>
   162a4:	str	r7, [sp, #88]	; 0x58
   162a8:	str	r8, [sp, #92]	; 0x5c
   162ac:	bl	11130 <__errno_location@plt>
   162b0:	ldr	r6, [pc, #416]	; 16458 <strspn@plt+0x5220>
   162b4:	cmn	r4, #-2147483647	; 0x80000001
   162b8:	ldr	r5, [r6]
   162bc:	mov	r9, r0
   162c0:	movne	r0, #0
   162c4:	moveq	r0, #1
   162c8:	ldr	r3, [r9]
   162cc:	orrs	r0, r0, r4, lsr #31
   162d0:	str	r3, [sp, #28]
   162d4:	bne	16450 <strspn@plt+0x5218>
   162d8:	ldr	r2, [r6, #4]
   162dc:	cmp	r4, r2
   162e0:	movlt	r3, sl
   162e4:	blt	16350 <strspn@plt+0x5118>
   162e8:	add	r7, r6, #8
   162ec:	cmp	r5, r7
   162f0:	str	r2, [sp, #44]	; 0x2c
   162f4:	beq	16420 <strspn@plt+0x51e8>
   162f8:	mov	r3, #8
   162fc:	sub	r2, r4, r2
   16300:	mov	r0, r5
   16304:	str	r3, [sp]
   16308:	add	r2, r2, #1
   1630c:	mvn	r3, #-2147483648	; 0x80000000
   16310:	add	r1, sp, #44	; 0x2c
   16314:	bl	17fa4 <strspn@plt+0x6d6c>
   16318:	mov	r5, r0
   1631c:	str	r0, [r6]
   16320:	ldr	r0, [r6, #4]
   16324:	ldr	r2, [sp, #44]	; 0x2c
   16328:	mov	r1, #0
   1632c:	sub	r2, r2, r0
   16330:	add	r0, r5, r0, lsl #3
   16334:	lsl	r2, r2, #3
   16338:	bl	11154 <memset@plt>
   1633c:	ldr	r3, [sp, #48]	; 0x30
   16340:	ldr	r7, [sp, #88]	; 0x58
   16344:	ldr	r8, [sp, #92]	; 0x5c
   16348:	ldr	r2, [sp, #44]	; 0x2c
   1634c:	str	r2, [r6, #4]
   16350:	add	r2, r5, r4, lsl #3
   16354:	mov	r1, r2
   16358:	str	r2, [sp, #32]
   1635c:	ldr	r2, [sp, #52]	; 0x34
   16360:	ldr	r6, [r1, #4]
   16364:	ldr	sl, [r5, r4, lsl #3]
   16368:	orr	r2, r2, #1
   1636c:	str	r3, [sp]
   16370:	add	r3, sp, #56	; 0x38
   16374:	str	r2, [sp, #36]	; 0x24
   16378:	str	r2, [sp, #4]
   1637c:	str	r3, [sp, #8]
   16380:	mov	r0, r6
   16384:	str	r8, [sp, #16]
   16388:	str	r7, [sp, #12]
   1638c:	mov	r1, sl
   16390:	mvn	r3, #0
   16394:	mov	r2, fp
   16398:	bl	13240 <strspn@plt+0x2008>
   1639c:	cmp	sl, r0
   163a0:	bhi	1640c <strspn@plt+0x51d4>
   163a4:	ldr	r3, [pc, #176]	; 1645c <strspn@plt+0x5224>
   163a8:	add	r7, r0, #1
   163ac:	cmp	r6, r3
   163b0:	str	r7, [r5, r4, lsl #3]
   163b4:	beq	163c0 <strspn@plt+0x5188>
   163b8:	mov	r0, r6
   163bc:	bl	13014 <strspn@plt+0x1ddc>
   163c0:	mov	r0, r7
   163c4:	bl	17d88 <strspn@plt+0x6b50>
   163c8:	ldr	r3, [sp, #32]
   163cc:	ldr	lr, [sp, #92]	; 0x5c
   163d0:	ldr	ip, [sp, #88]	; 0x58
   163d4:	ldr	r4, [sp, #36]	; 0x24
   163d8:	mov	r2, fp
   163dc:	mov	r1, r7
   163e0:	str	r0, [r3, #4]
   163e4:	add	r3, sp, #56	; 0x38
   163e8:	str	r3, [sp, #8]
   163ec:	ldr	r3, [sp, #48]	; 0x30
   163f0:	str	r4, [sp, #4]
   163f4:	str	r3, [sp]
   163f8:	str	lr, [sp, #16]
   163fc:	str	ip, [sp, #12]
   16400:	mvn	r3, #0
   16404:	mov	r6, r0
   16408:	bl	13240 <strspn@plt+0x2008>
   1640c:	ldr	r3, [sp, #28]
   16410:	mov	r0, r6
   16414:	str	r3, [r9]
   16418:	add	sp, sp, #100	; 0x64
   1641c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16420:	mov	r3, #8
   16424:	sub	r2, r4, r2
   16428:	str	r3, [sp]
   1642c:	add	r1, sp, #44	; 0x2c
   16430:	add	r2, r2, #1
   16434:	mvn	r3, #-2147483648	; 0x80000000
   16438:	bl	17fa4 <strspn@plt+0x6d6c>
   1643c:	mov	r5, r0
   16440:	ldm	r7, {r0, r1}
   16444:	str	r5, [r6]
   16448:	stm	r5, {r0, r1}
   1644c:	b	16320 <strspn@plt+0x50e8>
   16450:	bl	1122c <abort@plt>
   16454:	andeq	sl, r2, r0, ror #8
   16458:	andeq	sl, r2, r4, lsr #2
   1645c:	muleq	r2, r0, r4
   16460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16464:	mov	r7, r1
   16468:	ldr	lr, [pc, #492]	; 1665c <strspn@plt+0x5424>
   1646c:	mov	r8, r2
   16470:	mov	r4, r0
   16474:	mov	fp, r3
   16478:	ldm	lr!, {r0, r1, r2, r3}
   1647c:	sub	sp, sp, #100	; 0x64
   16480:	add	ip, sp, #48	; 0x30
   16484:	mov	sl, #10
   16488:	stmia	ip!, {r0, r1, r2, r3}
   1648c:	cmp	r8, #0
   16490:	cmpne	r7, #0
   16494:	ldm	lr!, {r0, r1, r2, r3}
   16498:	str	sl, [sp, #48]	; 0x30
   1649c:	stmia	ip!, {r0, r1, r2, r3}
   164a0:	ldm	lr, {r0, r1, r2, r3}
   164a4:	stm	ip, {r0, r1, r2, r3}
   164a8:	beq	16658 <strspn@plt+0x5420>
   164ac:	str	r7, [sp, #88]	; 0x58
   164b0:	str	r8, [sp, #92]	; 0x5c
   164b4:	bl	11130 <__errno_location@plt>
   164b8:	ldr	r6, [pc, #416]	; 16660 <strspn@plt+0x5428>
   164bc:	cmn	r4, #-2147483647	; 0x80000001
   164c0:	ldr	r5, [r6]
   164c4:	mov	r9, r0
   164c8:	movne	r0, #0
   164cc:	moveq	r0, #1
   164d0:	ldr	r3, [r9]
   164d4:	orrs	r0, r0, r4, lsr #31
   164d8:	str	r3, [sp, #28]
   164dc:	bne	16658 <strspn@plt+0x5420>
   164e0:	ldr	r2, [r6, #4]
   164e4:	cmp	r4, r2
   164e8:	movlt	r3, sl
   164ec:	blt	16558 <strspn@plt+0x5320>
   164f0:	add	r7, r6, #8
   164f4:	cmp	r5, r7
   164f8:	str	r2, [sp, #44]	; 0x2c
   164fc:	beq	16628 <strspn@plt+0x53f0>
   16500:	mov	r3, #8
   16504:	sub	r2, r4, r2
   16508:	mov	r0, r5
   1650c:	str	r3, [sp]
   16510:	add	r2, r2, #1
   16514:	mvn	r3, #-2147483648	; 0x80000000
   16518:	add	r1, sp, #44	; 0x2c
   1651c:	bl	17fa4 <strspn@plt+0x6d6c>
   16520:	mov	r5, r0
   16524:	str	r0, [r6]
   16528:	ldr	r0, [r6, #4]
   1652c:	ldr	r2, [sp, #44]	; 0x2c
   16530:	mov	r1, #0
   16534:	sub	r2, r2, r0
   16538:	add	r0, r5, r0, lsl #3
   1653c:	lsl	r2, r2, #3
   16540:	bl	11154 <memset@plt>
   16544:	ldr	r3, [sp, #48]	; 0x30
   16548:	ldr	r7, [sp, #88]	; 0x58
   1654c:	ldr	r8, [sp, #92]	; 0x5c
   16550:	ldr	r2, [sp, #44]	; 0x2c
   16554:	str	r2, [r6, #4]
   16558:	add	r2, r5, r4, lsl #3
   1655c:	mov	r1, r2
   16560:	str	r2, [sp, #32]
   16564:	ldr	r2, [sp, #52]	; 0x34
   16568:	ldr	r6, [r1, #4]
   1656c:	ldr	sl, [r5, r4, lsl #3]
   16570:	orr	r2, r2, #1
   16574:	str	r3, [sp]
   16578:	add	r3, sp, #56	; 0x38
   1657c:	str	r2, [sp, #36]	; 0x24
   16580:	str	r2, [sp, #4]
   16584:	str	r3, [sp, #8]
   16588:	mov	r0, r6
   1658c:	str	r8, [sp, #16]
   16590:	str	r7, [sp, #12]
   16594:	mov	r1, sl
   16598:	ldr	r3, [sp, #136]	; 0x88
   1659c:	mov	r2, fp
   165a0:	bl	13240 <strspn@plt+0x2008>
   165a4:	cmp	sl, r0
   165a8:	bhi	16614 <strspn@plt+0x53dc>
   165ac:	ldr	r3, [pc, #176]	; 16664 <strspn@plt+0x542c>
   165b0:	add	r7, r0, #1
   165b4:	cmp	r6, r3
   165b8:	str	r7, [r5, r4, lsl #3]
   165bc:	beq	165c8 <strspn@plt+0x5390>
   165c0:	mov	r0, r6
   165c4:	bl	13014 <strspn@plt+0x1ddc>
   165c8:	mov	r0, r7
   165cc:	bl	17d88 <strspn@plt+0x6b50>
   165d0:	ldr	r3, [sp, #32]
   165d4:	ldr	lr, [sp, #92]	; 0x5c
   165d8:	ldr	ip, [sp, #88]	; 0x58
   165dc:	ldr	r4, [sp, #36]	; 0x24
   165e0:	mov	r2, fp
   165e4:	mov	r1, r7
   165e8:	str	r0, [r3, #4]
   165ec:	add	r3, sp, #56	; 0x38
   165f0:	str	r3, [sp, #8]
   165f4:	ldr	r3, [sp, #48]	; 0x30
   165f8:	str	r4, [sp, #4]
   165fc:	str	r3, [sp]
   16600:	str	lr, [sp, #16]
   16604:	str	ip, [sp, #12]
   16608:	ldr	r3, [sp, #136]	; 0x88
   1660c:	mov	r6, r0
   16610:	bl	13240 <strspn@plt+0x2008>
   16614:	ldr	r3, [sp, #28]
   16618:	mov	r0, r6
   1661c:	str	r3, [r9]
   16620:	add	sp, sp, #100	; 0x64
   16624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16628:	mov	r3, #8
   1662c:	sub	r2, r4, r2
   16630:	str	r3, [sp]
   16634:	add	r1, sp, #44	; 0x2c
   16638:	add	r2, r2, #1
   1663c:	mvn	r3, #-2147483648	; 0x80000000
   16640:	bl	17fa4 <strspn@plt+0x6d6c>
   16644:	mov	r5, r0
   16648:	ldm	r7, {r0, r1}
   1664c:	str	r5, [r6]
   16650:	stm	r5, {r0, r1}
   16654:	b	16528 <strspn@plt+0x52f0>
   16658:	bl	1122c <abort@plt>
   1665c:	andeq	sl, r2, r0, ror #8
   16660:	andeq	sl, r2, r4, lsr #2
   16664:	muleq	r2, r0, r4
   16668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1666c:	mov	r5, r0
   16670:	ldr	lr, [pc, #452]	; 1683c <strspn@plt+0x5604>
   16674:	mov	r6, r1
   16678:	mov	sl, r2
   1667c:	ldm	lr!, {r0, r1, r2, r3}
   16680:	sub	sp, sp, #92	; 0x5c
   16684:	add	ip, sp, #40	; 0x28
   16688:	cmp	r6, #0
   1668c:	cmpne	r5, #0
   16690:	stmia	ip!, {r0, r1, r2, r3}
   16694:	mov	r9, #10
   16698:	ldm	lr!, {r0, r1, r2, r3}
   1669c:	moveq	fp, #1
   166a0:	movne	fp, #0
   166a4:	str	r9, [sp, #40]	; 0x28
   166a8:	stmia	ip!, {r0, r1, r2, r3}
   166ac:	ldm	lr, {r0, r1, r2, r3}
   166b0:	stm	ip, {r0, r1, r2, r3}
   166b4:	beq	16838 <strspn@plt+0x5600>
   166b8:	str	r5, [sp, #80]	; 0x50
   166bc:	str	r6, [sp, #84]	; 0x54
   166c0:	bl	11130 <__errno_location@plt>
   166c4:	ldr	r7, [pc, #372]	; 16840 <strspn@plt+0x5608>
   166c8:	ldr	r2, [r7, #4]
   166cc:	ldr	r4, [r7]
   166d0:	cmp	r2, #0
   166d4:	ldr	r3, [r0]
   166d8:	mov	r8, r0
   166dc:	str	r3, [sp, #24]
   166e0:	movgt	r3, r9
   166e4:	bgt	1674c <strspn@plt+0x5514>
   166e8:	add	r5, r7, #8
   166ec:	cmp	r4, r5
   166f0:	str	r2, [sp, #36]	; 0x24
   166f4:	beq	16808 <strspn@plt+0x55d0>
   166f8:	mov	r3, #8
   166fc:	mov	r0, r4
   16700:	str	r3, [sp]
   16704:	rsb	r2, r2, #1
   16708:	mvn	r3, #-2147483648	; 0x80000000
   1670c:	add	r1, sp, #36	; 0x24
   16710:	bl	17fa4 <strspn@plt+0x6d6c>
   16714:	mov	r4, r0
   16718:	str	r0, [r7]
   1671c:	ldr	r0, [r7, #4]
   16720:	ldr	r2, [sp, #36]	; 0x24
   16724:	mov	r1, #0
   16728:	sub	r2, r2, r0
   1672c:	add	r0, r4, r0, lsl #3
   16730:	lsl	r2, r2, #3
   16734:	bl	11154 <memset@plt>
   16738:	ldr	r3, [sp, #40]	; 0x28
   1673c:	ldr	r5, [sp, #80]	; 0x50
   16740:	ldr	r6, [sp, #84]	; 0x54
   16744:	ldr	r2, [sp, #36]	; 0x24
   16748:	str	r2, [r7, #4]
   1674c:	ldr	r2, [sp, #44]	; 0x2c
   16750:	ldr	r9, [r4]
   16754:	ldr	r7, [r4, #4]
   16758:	orr	r2, r2, #1
   1675c:	add	fp, sp, #48	; 0x30
   16760:	str	r2, [sp, #28]
   16764:	str	r2, [sp, #4]
   16768:	str	r3, [sp]
   1676c:	str	r6, [sp, #16]
   16770:	str	r5, [sp, #12]
   16774:	mov	r1, r9
   16778:	mov	r0, r7
   1677c:	str	fp, [sp, #8]
   16780:	mvn	r3, #0
   16784:	mov	r2, sl
   16788:	bl	13240 <strspn@plt+0x2008>
   1678c:	cmp	r9, r0
   16790:	bhi	167f4 <strspn@plt+0x55bc>
   16794:	ldr	r3, [pc, #168]	; 16844 <strspn@plt+0x560c>
   16798:	add	r5, r0, #1
   1679c:	cmp	r7, r3
   167a0:	str	r5, [r4]
   167a4:	beq	167b0 <strspn@plt+0x5578>
   167a8:	mov	r0, r7
   167ac:	bl	13014 <strspn@plt+0x1ddc>
   167b0:	mov	r0, r5
   167b4:	bl	17d88 <strspn@plt+0x6b50>
   167b8:	ldr	lr, [sp, #84]	; 0x54
   167bc:	ldr	r3, [sp, #40]	; 0x28
   167c0:	ldr	ip, [sp, #80]	; 0x50
   167c4:	mov	r2, sl
   167c8:	mov	r1, r5
   167cc:	str	r0, [r4, #4]
   167d0:	ldr	r4, [sp, #28]
   167d4:	str	r3, [sp]
   167d8:	str	fp, [sp, #8]
   167dc:	str	r4, [sp, #4]
   167e0:	str	lr, [sp, #16]
   167e4:	str	ip, [sp, #12]
   167e8:	mvn	r3, #0
   167ec:	mov	r7, r0
   167f0:	bl	13240 <strspn@plt+0x2008>
   167f4:	ldr	r3, [sp, #24]
   167f8:	mov	r0, r7
   167fc:	str	r3, [r8]
   16800:	add	sp, sp, #92	; 0x5c
   16804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16808:	mov	r3, #8
   1680c:	str	r3, [sp]
   16810:	add	r1, sp, #36	; 0x24
   16814:	rsb	r2, r2, #1
   16818:	mov	r0, fp
   1681c:	mvn	r3, #-2147483648	; 0x80000000
   16820:	bl	17fa4 <strspn@plt+0x6d6c>
   16824:	mov	r4, r0
   16828:	ldm	r5, {r0, r1}
   1682c:	str	r4, [r7]
   16830:	stm	r4, {r0, r1}
   16834:	b	1671c <strspn@plt+0x54e4>
   16838:	bl	1122c <abort@plt>
   1683c:	andeq	sl, r2, r0, ror #8
   16840:	andeq	sl, r2, r4, lsr #2
   16844:	muleq	r2, r0, r4
   16848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1684c:	mov	r5, r0
   16850:	ldr	lr, [pc, #464]	; 16a28 <strspn@plt+0x57f0>
   16854:	mov	r6, r1
   16858:	mov	sl, r2
   1685c:	mov	fp, r3
   16860:	ldm	lr!, {r0, r1, r2, r3}
   16864:	sub	sp, sp, #92	; 0x5c
   16868:	add	ip, sp, #40	; 0x28
   1686c:	cmp	r6, #0
   16870:	cmpne	r5, #0
   16874:	stmia	ip!, {r0, r1, r2, r3}
   16878:	moveq	r4, #1
   1687c:	ldm	lr!, {r0, r1, r2, r3}
   16880:	movne	r4, #0
   16884:	mov	r9, #10
   16888:	str	r4, [sp, #28]
   1688c:	stmia	ip!, {r0, r1, r2, r3}
   16890:	ldm	lr, {r0, r1, r2, r3}
   16894:	str	r9, [sp, #40]	; 0x28
   16898:	stm	ip, {r0, r1, r2, r3}
   1689c:	beq	16a24 <strspn@plt+0x57ec>
   168a0:	str	r5, [sp, #80]	; 0x50
   168a4:	str	r6, [sp, #84]	; 0x54
   168a8:	bl	11130 <__errno_location@plt>
   168ac:	ldr	r7, [pc, #376]	; 16a2c <strspn@plt+0x57f4>
   168b0:	ldr	r2, [r7, #4]
   168b4:	ldr	r4, [r7]
   168b8:	cmp	r2, #0
   168bc:	ldr	r3, [r0]
   168c0:	mov	r8, r0
   168c4:	str	r3, [sp, #24]
   168c8:	movgt	r3, r9
   168cc:	bgt	16934 <strspn@plt+0x56fc>
   168d0:	add	r5, r7, #8
   168d4:	cmp	r4, r5
   168d8:	str	r2, [sp, #36]	; 0x24
   168dc:	beq	169f4 <strspn@plt+0x57bc>
   168e0:	mov	r3, #8
   168e4:	mov	r0, r4
   168e8:	str	r3, [sp]
   168ec:	rsb	r2, r2, #1
   168f0:	mvn	r3, #-2147483648	; 0x80000000
   168f4:	add	r1, sp, #36	; 0x24
   168f8:	bl	17fa4 <strspn@plt+0x6d6c>
   168fc:	mov	r4, r0
   16900:	str	r0, [r7]
   16904:	ldr	r0, [r7, #4]
   16908:	ldr	r2, [sp, #36]	; 0x24
   1690c:	mov	r1, #0
   16910:	sub	r2, r2, r0
   16914:	add	r0, r4, r0, lsl #3
   16918:	lsl	r2, r2, #3
   1691c:	bl	11154 <memset@plt>
   16920:	ldr	r3, [sp, #40]	; 0x28
   16924:	ldr	r5, [sp, #80]	; 0x50
   16928:	ldr	r6, [sp, #84]	; 0x54
   1692c:	ldr	r2, [sp, #36]	; 0x24
   16930:	str	r2, [r7, #4]
   16934:	ldr	r2, [sp, #44]	; 0x2c
   16938:	ldr	r9, [r4]
   1693c:	ldr	r7, [r4, #4]
   16940:	orr	r2, r2, #1
   16944:	str	r3, [sp]
   16948:	add	r3, sp, #48	; 0x30
   1694c:	str	r2, [sp, #28]
   16950:	str	r2, [sp, #4]
   16954:	str	r3, [sp, #8]
   16958:	str	r6, [sp, #16]
   1695c:	str	r5, [sp, #12]
   16960:	mov	r1, r9
   16964:	mov	r0, r7
   16968:	mov	r3, fp
   1696c:	mov	r2, sl
   16970:	bl	13240 <strspn@plt+0x2008>
   16974:	cmp	r9, r0
   16978:	bhi	169e0 <strspn@plt+0x57a8>
   1697c:	ldr	r3, [pc, #172]	; 16a30 <strspn@plt+0x57f8>
   16980:	add	r5, r0, #1
   16984:	cmp	r7, r3
   16988:	str	r5, [r4]
   1698c:	beq	16998 <strspn@plt+0x5760>
   16990:	mov	r0, r7
   16994:	bl	13014 <strspn@plt+0x1ddc>
   16998:	mov	r0, r5
   1699c:	bl	17d88 <strspn@plt+0x6b50>
   169a0:	add	lr, sp, #48	; 0x30
   169a4:	ldr	ip, [sp, #84]	; 0x54
   169a8:	mov	r1, r5
   169ac:	ldr	r5, [sp, #28]
   169b0:	mov	r3, fp
   169b4:	mov	r2, sl
   169b8:	str	r0, [r4, #4]
   169bc:	ldr	r4, [sp, #80]	; 0x50
   169c0:	str	lr, [sp, #8]
   169c4:	ldr	lr, [sp, #40]	; 0x28
   169c8:	str	r5, [sp, #4]
   169cc:	str	ip, [sp, #16]
   169d0:	str	r4, [sp, #12]
   169d4:	str	lr, [sp]
   169d8:	mov	r7, r0
   169dc:	bl	13240 <strspn@plt+0x2008>
   169e0:	ldr	r3, [sp, #24]
   169e4:	mov	r0, r7
   169e8:	str	r3, [r8]
   169ec:	add	sp, sp, #92	; 0x5c
   169f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169f4:	mov	r3, #8
   169f8:	str	r3, [sp]
   169fc:	add	r1, sp, #36	; 0x24
   16a00:	rsb	r2, r2, #1
   16a04:	ldr	r0, [sp, #28]
   16a08:	mvn	r3, #-2147483648	; 0x80000000
   16a0c:	bl	17fa4 <strspn@plt+0x6d6c>
   16a10:	mov	r4, r0
   16a14:	ldm	r5, {r0, r1}
   16a18:	str	r4, [r7]
   16a1c:	stm	r4, {r0, r1}
   16a20:	b	16904 <strspn@plt+0x56cc>
   16a24:	bl	1122c <abort@plt>
   16a28:	andeq	sl, r2, r0, ror #8
   16a2c:	andeq	sl, r2, r4, lsr #2
   16a30:	muleq	r2, r0, r4
   16a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a38:	sub	sp, sp, #52	; 0x34
   16a3c:	mov	r5, r0
   16a40:	mov	sl, r1
   16a44:	mov	fp, r2
   16a48:	bl	11130 <__errno_location@plt>
   16a4c:	ldr	r4, [pc, #404]	; 16be8 <strspn@plt+0x59b0>
   16a50:	cmn	r5, #-2147483647	; 0x80000001
   16a54:	ldr	r6, [r4]
   16a58:	mov	r8, r0
   16a5c:	movne	r0, #0
   16a60:	moveq	r0, #1
   16a64:	ldr	r3, [r8]
   16a68:	orrs	r0, r0, r5, lsr #31
   16a6c:	str	r3, [sp, #28]
   16a70:	bne	16be4 <strspn@plt+0x59ac>
   16a74:	ldr	r2, [r4, #4]
   16a78:	cmp	r5, r2
   16a7c:	blt	16adc <strspn@plt+0x58a4>
   16a80:	add	r7, r4, #8
   16a84:	cmp	r6, r7
   16a88:	str	r2, [sp, #44]	; 0x2c
   16a8c:	beq	16bb4 <strspn@plt+0x597c>
   16a90:	mov	r3, #8
   16a94:	sub	r2, r5, r2
   16a98:	mov	r0, r6
   16a9c:	str	r3, [sp]
   16aa0:	add	r2, r2, #1
   16aa4:	mvn	r3, #-2147483648	; 0x80000000
   16aa8:	add	r1, sp, #44	; 0x2c
   16aac:	bl	17fa4 <strspn@plt+0x6d6c>
   16ab0:	mov	r6, r0
   16ab4:	str	r0, [r4]
   16ab8:	ldr	r0, [r4, #4]
   16abc:	ldr	r2, [sp, #44]	; 0x2c
   16ac0:	mov	r1, #0
   16ac4:	sub	r2, r2, r0
   16ac8:	add	r0, r6, r0, lsl #3
   16acc:	lsl	r2, r2, #3
   16ad0:	bl	11154 <memset@plt>
   16ad4:	ldr	r3, [sp, #44]	; 0x2c
   16ad8:	str	r3, [r4, #4]
   16adc:	ldr	r2, [r4, #56]	; 0x38
   16ae0:	add	r3, r6, r5, lsl #3
   16ae4:	ldr	r1, [r4, #20]
   16ae8:	ldr	r7, [r3, #4]
   16aec:	ldr	r9, [r6, r5, lsl #3]
   16af0:	ldr	ip, [r4, #60]	; 0x3c
   16af4:	str	r3, [sp, #32]
   16af8:	ldr	r3, [r4, #16]
   16afc:	str	r2, [sp, #12]
   16b00:	ldr	r2, [pc, #228]	; 16bec <strspn@plt+0x59b4>
   16b04:	orr	r1, r1, #1
   16b08:	str	r1, [sp, #36]	; 0x24
   16b0c:	str	r1, [sp, #4]
   16b10:	str	r2, [sp, #8]
   16b14:	str	r3, [sp]
   16b18:	mov	r0, r7
   16b1c:	mov	r1, r9
   16b20:	str	ip, [sp, #16]
   16b24:	mov	r3, fp
   16b28:	mov	r2, sl
   16b2c:	bl	13240 <strspn@plt+0x2008>
   16b30:	cmp	r9, r0
   16b34:	bhi	16ba0 <strspn@plt+0x5968>
   16b38:	ldr	r3, [pc, #176]	; 16bf0 <strspn@plt+0x59b8>
   16b3c:	add	r9, r0, #1
   16b40:	cmp	r7, r3
   16b44:	str	r9, [r6, r5, lsl #3]
   16b48:	beq	16b54 <strspn@plt+0x591c>
   16b4c:	mov	r0, r7
   16b50:	bl	13014 <strspn@plt+0x1ddc>
   16b54:	mov	r0, r9
   16b58:	bl	17d88 <strspn@plt+0x6b50>
   16b5c:	ldr	ip, [sp, #32]
   16b60:	ldr	lr, [r4, #60]	; 0x3c
   16b64:	ldr	r5, [r4, #56]	; 0x38
   16b68:	mov	r3, fp
   16b6c:	mov	r2, sl
   16b70:	mov	r1, r9
   16b74:	str	r0, [ip, #4]
   16b78:	ldr	ip, [r4, #16]
   16b7c:	ldr	r4, [pc, #104]	; 16bec <strspn@plt+0x59b4>
   16b80:	str	lr, [sp, #16]
   16b84:	str	r4, [sp, #8]
   16b88:	ldr	r4, [sp, #36]	; 0x24
   16b8c:	str	r5, [sp, #12]
   16b90:	str	r4, [sp, #4]
   16b94:	str	ip, [sp]
   16b98:	mov	r7, r0
   16b9c:	bl	13240 <strspn@plt+0x2008>
   16ba0:	ldr	r3, [sp, #28]
   16ba4:	mov	r0, r7
   16ba8:	str	r3, [r8]
   16bac:	add	sp, sp, #52	; 0x34
   16bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bb4:	mov	r3, #8
   16bb8:	sub	r2, r5, r2
   16bbc:	str	r3, [sp]
   16bc0:	add	r1, sp, #44	; 0x2c
   16bc4:	add	r2, r2, #1
   16bc8:	mvn	r3, #-2147483648	; 0x80000000
   16bcc:	bl	17fa4 <strspn@plt+0x6d6c>
   16bd0:	mov	r6, r0
   16bd4:	ldm	r7, {r0, r1}
   16bd8:	str	r6, [r4]
   16bdc:	stm	r6, {r0, r1}
   16be0:	b	16ab8 <strspn@plt+0x5880>
   16be4:	bl	1122c <abort@plt>
   16be8:	andeq	sl, r2, r4, lsr #2
   16bec:	andeq	sl, r2, ip, lsr r1
   16bf0:	muleq	r2, r0, r4
   16bf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bf8:	sub	sp, sp, #44	; 0x2c
   16bfc:	mov	r9, r0
   16c00:	mov	sl, r1
   16c04:	bl	11130 <__errno_location@plt>
   16c08:	ldr	r4, [pc, #360]	; 16d78 <strspn@plt+0x5b40>
   16c0c:	ldr	r2, [r4, #4]
   16c10:	ldr	r5, [r4]
   16c14:	cmp	r2, #0
   16c18:	ldr	r3, [r0]
   16c1c:	mov	r7, r0
   16c20:	str	r3, [sp, #24]
   16c24:	bgt	16c80 <strspn@plt+0x5a48>
   16c28:	add	r6, r4, #8
   16c2c:	cmp	r5, r6
   16c30:	str	r2, [sp, #36]	; 0x24
   16c34:	beq	16d48 <strspn@plt+0x5b10>
   16c38:	mov	r3, #8
   16c3c:	mov	r0, r5
   16c40:	str	r3, [sp]
   16c44:	rsb	r2, r2, #1
   16c48:	mvn	r3, #-2147483648	; 0x80000000
   16c4c:	add	r1, sp, #36	; 0x24
   16c50:	bl	17fa4 <strspn@plt+0x6d6c>
   16c54:	mov	r5, r0
   16c58:	str	r0, [r4]
   16c5c:	ldr	r0, [r4, #4]
   16c60:	ldr	r2, [sp, #36]	; 0x24
   16c64:	mov	r1, #0
   16c68:	sub	r2, r2, r0
   16c6c:	add	r0, r5, r0, lsl #3
   16c70:	lsl	r2, r2, #3
   16c74:	bl	11154 <memset@plt>
   16c78:	ldr	r3, [sp, #36]	; 0x24
   16c7c:	str	r3, [r4, #4]
   16c80:	ldr	r1, [r4, #20]
   16c84:	ldr	r8, [r5]
   16c88:	ldr	r6, [r5, #4]
   16c8c:	ldr	r2, [r4, #56]	; 0x38
   16c90:	ldr	r3, [r4, #16]
   16c94:	ldr	ip, [r4, #60]	; 0x3c
   16c98:	ldr	fp, [pc, #220]	; 16d7c <strspn@plt+0x5b44>
   16c9c:	orr	r1, r1, #1
   16ca0:	str	r1, [sp, #28]
   16ca4:	str	r1, [sp, #4]
   16ca8:	str	r2, [sp, #12]
   16cac:	str	r3, [sp]
   16cb0:	mov	r1, r8
   16cb4:	mov	r0, r6
   16cb8:	str	ip, [sp, #16]
   16cbc:	str	fp, [sp, #8]
   16cc0:	mov	r3, sl
   16cc4:	mov	r2, r9
   16cc8:	bl	13240 <strspn@plt+0x2008>
   16ccc:	cmp	r8, r0
   16cd0:	bhi	16d34 <strspn@plt+0x5afc>
   16cd4:	ldr	r3, [pc, #164]	; 16d80 <strspn@plt+0x5b48>
   16cd8:	add	r8, r0, #1
   16cdc:	cmp	r6, r3
   16ce0:	str	r8, [r5]
   16ce4:	beq	16cf0 <strspn@plt+0x5ab8>
   16ce8:	mov	r0, r6
   16cec:	bl	13014 <strspn@plt+0x1ddc>
   16cf0:	mov	r0, r8
   16cf4:	bl	17d88 <strspn@plt+0x6b50>
   16cf8:	ldr	lr, [r4, #60]	; 0x3c
   16cfc:	ldr	ip, [r4, #16]
   16d00:	mov	r3, sl
   16d04:	mov	r2, r9
   16d08:	mov	r1, r8
   16d0c:	str	r0, [r5, #4]
   16d10:	ldr	r5, [r4, #56]	; 0x38
   16d14:	ldr	r4, [sp, #28]
   16d18:	str	fp, [sp, #8]
   16d1c:	str	r4, [sp, #4]
   16d20:	str	lr, [sp, #16]
   16d24:	str	r5, [sp, #12]
   16d28:	str	ip, [sp]
   16d2c:	mov	r6, r0
   16d30:	bl	13240 <strspn@plt+0x2008>
   16d34:	ldr	r3, [sp, #24]
   16d38:	mov	r0, r6
   16d3c:	str	r3, [r7]
   16d40:	add	sp, sp, #44	; 0x2c
   16d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d48:	mov	r3, #8
   16d4c:	str	r3, [sp]
   16d50:	add	r1, sp, #36	; 0x24
   16d54:	rsb	r2, r2, #1
   16d58:	mvn	r3, #-2147483648	; 0x80000000
   16d5c:	mov	r0, #0
   16d60:	bl	17fa4 <strspn@plt+0x6d6c>
   16d64:	mov	r5, r0
   16d68:	ldm	r6, {r0, r1}
   16d6c:	str	r5, [r4]
   16d70:	stm	r5, {r0, r1}
   16d74:	b	16c5c <strspn@plt+0x5a24>
   16d78:	andeq	sl, r2, r4, lsr #2
   16d7c:	andeq	sl, r2, ip, lsr r1
   16d80:	muleq	r2, r0, r4
   16d84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d88:	sub	sp, sp, #44	; 0x2c
   16d8c:	mov	r5, r0
   16d90:	mov	sl, r1
   16d94:	bl	11130 <__errno_location@plt>
   16d98:	ldr	r4, [pc, #396]	; 16f2c <strspn@plt+0x5cf4>
   16d9c:	cmn	r5, #-2147483647	; 0x80000001
   16da0:	ldr	r6, [r4]
   16da4:	mov	r8, r0
   16da8:	movne	r0, #0
   16dac:	moveq	r0, #1
   16db0:	ldr	r3, [r8]
   16db4:	orrs	r0, r0, r5, lsr #31
   16db8:	str	r3, [sp, #24]
   16dbc:	bne	16f28 <strspn@plt+0x5cf0>
   16dc0:	ldr	r2, [r4, #4]
   16dc4:	cmp	r5, r2
   16dc8:	blt	16e28 <strspn@plt+0x5bf0>
   16dcc:	add	r7, r4, #8
   16dd0:	cmp	r6, r7
   16dd4:	str	r2, [sp, #36]	; 0x24
   16dd8:	beq	16ef8 <strspn@plt+0x5cc0>
   16ddc:	mov	r3, #8
   16de0:	sub	r2, r5, r2
   16de4:	mov	r0, r6
   16de8:	str	r3, [sp]
   16dec:	add	r2, r2, #1
   16df0:	mvn	r3, #-2147483648	; 0x80000000
   16df4:	add	r1, sp, #36	; 0x24
   16df8:	bl	17fa4 <strspn@plt+0x6d6c>
   16dfc:	mov	r6, r0
   16e00:	str	r0, [r4]
   16e04:	ldr	r0, [r4, #4]
   16e08:	ldr	r2, [sp, #36]	; 0x24
   16e0c:	mov	r1, #0
   16e10:	sub	r2, r2, r0
   16e14:	add	r0, r6, r0, lsl #3
   16e18:	lsl	r2, r2, #3
   16e1c:	bl	11154 <memset@plt>
   16e20:	ldr	r3, [sp, #36]	; 0x24
   16e24:	str	r3, [r4, #4]
   16e28:	ldr	r2, [r4, #56]	; 0x38
   16e2c:	add	fp, r6, r5, lsl #3
   16e30:	ldr	r1, [r4, #20]
   16e34:	ldr	r9, [r6, r5, lsl #3]
   16e38:	ldr	r7, [fp, #4]
   16e3c:	ldr	r3, [r4, #16]
   16e40:	ldr	ip, [r4, #60]	; 0x3c
   16e44:	str	r2, [sp, #12]
   16e48:	ldr	r2, [pc, #224]	; 16f30 <strspn@plt+0x5cf8>
   16e4c:	orr	r1, r1, #1
   16e50:	str	r1, [sp, #28]
   16e54:	str	r1, [sp, #4]
   16e58:	str	r2, [sp, #8]
   16e5c:	str	r3, [sp]
   16e60:	mov	r0, r7
   16e64:	mov	r1, r9
   16e68:	str	ip, [sp, #16]
   16e6c:	mvn	r3, #0
   16e70:	mov	r2, sl
   16e74:	bl	13240 <strspn@plt+0x2008>
   16e78:	cmp	r9, r0
   16e7c:	bhi	16ee4 <strspn@plt+0x5cac>
   16e80:	ldr	r3, [pc, #172]	; 16f34 <strspn@plt+0x5cfc>
   16e84:	add	r9, r0, #1
   16e88:	cmp	r7, r3
   16e8c:	str	r9, [r6, r5, lsl #3]
   16e90:	beq	16e9c <strspn@plt+0x5c64>
   16e94:	mov	r0, r7
   16e98:	bl	13014 <strspn@plt+0x1ddc>
   16e9c:	mov	r0, r9
   16ea0:	bl	17d88 <strspn@plt+0x6b50>
   16ea4:	ldr	ip, [r4, #60]	; 0x3c
   16ea8:	ldr	r3, [r4, #16]
   16eac:	ldr	lr, [r4, #56]	; 0x38
   16eb0:	ldr	r4, [pc, #120]	; 16f30 <strspn@plt+0x5cf8>
   16eb4:	mov	r2, sl
   16eb8:	mov	r1, r9
   16ebc:	str	r0, [fp, #4]
   16ec0:	str	r4, [sp, #8]
   16ec4:	ldr	r4, [sp, #28]
   16ec8:	str	r3, [sp]
   16ecc:	str	r4, [sp, #4]
   16ed0:	str	ip, [sp, #16]
   16ed4:	str	lr, [sp, #12]
   16ed8:	mvn	r3, #0
   16edc:	mov	r7, r0
   16ee0:	bl	13240 <strspn@plt+0x2008>
   16ee4:	ldr	r3, [sp, #24]
   16ee8:	mov	r0, r7
   16eec:	str	r3, [r8]
   16ef0:	add	sp, sp, #44	; 0x2c
   16ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ef8:	mov	r3, #8
   16efc:	sub	r2, r5, r2
   16f00:	str	r3, [sp]
   16f04:	add	r1, sp, #36	; 0x24
   16f08:	add	r2, r2, #1
   16f0c:	mvn	r3, #-2147483648	; 0x80000000
   16f10:	bl	17fa4 <strspn@plt+0x6d6c>
   16f14:	mov	r6, r0
   16f18:	ldm	r7, {r0, r1}
   16f1c:	str	r6, [r4]
   16f20:	stm	r6, {r0, r1}
   16f24:	b	16e04 <strspn@plt+0x5bcc>
   16f28:	bl	1122c <abort@plt>
   16f2c:	andeq	sl, r2, r4, lsr #2
   16f30:	andeq	sl, r2, ip, lsr r1
   16f34:	muleq	r2, r0, r4
   16f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f3c:	sub	sp, sp, #44	; 0x2c
   16f40:	mov	sl, r0
   16f44:	bl	11130 <__errno_location@plt>
   16f48:	ldr	r4, [pc, #348]	; 170ac <strspn@plt+0x5e74>
   16f4c:	ldr	r2, [r4, #4]
   16f50:	ldr	r5, [r4]
   16f54:	cmp	r2, #0
   16f58:	ldr	r3, [r0]
   16f5c:	mov	r8, r0
   16f60:	str	r3, [sp, #28]
   16f64:	bgt	16fc0 <strspn@plt+0x5d88>
   16f68:	add	r6, r4, #8
   16f6c:	cmp	r5, r6
   16f70:	str	r2, [sp, #36]	; 0x24
   16f74:	beq	1707c <strspn@plt+0x5e44>
   16f78:	mov	r3, #8
   16f7c:	mov	r0, r5
   16f80:	str	r3, [sp]
   16f84:	rsb	r2, r2, #1
   16f88:	mvn	r3, #-2147483648	; 0x80000000
   16f8c:	add	r1, sp, #36	; 0x24
   16f90:	bl	17fa4 <strspn@plt+0x6d6c>
   16f94:	mov	r5, r0
   16f98:	str	r0, [r4]
   16f9c:	ldr	r0, [r4, #4]
   16fa0:	ldr	r2, [sp, #36]	; 0x24
   16fa4:	mov	r1, #0
   16fa8:	sub	r2, r2, r0
   16fac:	add	r0, r5, r0, lsl #3
   16fb0:	lsl	r2, r2, #3
   16fb4:	bl	11154 <memset@plt>
   16fb8:	ldr	r3, [sp, #36]	; 0x24
   16fbc:	str	r3, [r4, #4]
   16fc0:	ldr	r7, [r4, #20]
   16fc4:	ldr	r9, [r5]
   16fc8:	ldr	r6, [r5, #4]
   16fcc:	ldr	r2, [r4, #56]	; 0x38
   16fd0:	ldr	r3, [r4, #16]
   16fd4:	ldr	ip, [r4, #60]	; 0x3c
   16fd8:	ldr	fp, [pc, #208]	; 170b0 <strspn@plt+0x5e78>
   16fdc:	orr	r7, r7, #1
   16fe0:	str	r2, [sp, #12]
   16fe4:	str	r3, [sp]
   16fe8:	str	r7, [sp, #4]
   16fec:	mov	r1, r9
   16ff0:	mov	r0, r6
   16ff4:	str	ip, [sp, #16]
   16ff8:	str	fp, [sp, #8]
   16ffc:	mvn	r3, #0
   17000:	mov	r2, sl
   17004:	bl	13240 <strspn@plt+0x2008>
   17008:	cmp	r9, r0
   1700c:	bhi	17068 <strspn@plt+0x5e30>
   17010:	ldr	r3, [pc, #156]	; 170b4 <strspn@plt+0x5e7c>
   17014:	add	r9, r0, #1
   17018:	cmp	r6, r3
   1701c:	str	r9, [r5]
   17020:	beq	1702c <strspn@plt+0x5df4>
   17024:	mov	r0, r6
   17028:	bl	13014 <strspn@plt+0x1ddc>
   1702c:	mov	r0, r9
   17030:	bl	17d88 <strspn@plt+0x6b50>
   17034:	ldr	ip, [r4, #60]	; 0x3c
   17038:	ldr	r3, [r4, #16]
   1703c:	ldr	lr, [r4, #56]	; 0x38
   17040:	mov	r2, sl
   17044:	mov	r1, r9
   17048:	str	r0, [r5, #4]
   1704c:	str	r3, [sp]
   17050:	stmib	sp, {r7, fp}
   17054:	str	ip, [sp, #16]
   17058:	str	lr, [sp, #12]
   1705c:	mvn	r3, #0
   17060:	mov	r6, r0
   17064:	bl	13240 <strspn@plt+0x2008>
   17068:	ldr	r3, [sp, #28]
   1706c:	mov	r0, r6
   17070:	str	r3, [r8]
   17074:	add	sp, sp, #44	; 0x2c
   17078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1707c:	mov	r3, #8
   17080:	str	r3, [sp]
   17084:	add	r1, sp, #36	; 0x24
   17088:	rsb	r2, r2, #1
   1708c:	mvn	r3, #-2147483648	; 0x80000000
   17090:	mov	r0, #0
   17094:	bl	17fa4 <strspn@plt+0x6d6c>
   17098:	mov	r5, r0
   1709c:	ldm	r6, {r0, r1}
   170a0:	str	r5, [r4]
   170a4:	stm	r5, {r0, r1}
   170a8:	b	16f9c <strspn@plt+0x5d64>
   170ac:	andeq	sl, r2, r4, lsr #2
   170b0:	andeq	sl, r2, ip, lsr r1
   170b4:	muleq	r2, r0, r4
   170b8:	push	{r4, r5, r6, r7, lr}
   170bc:	mov	r7, r1
   170c0:	ldrb	r3, [r0]
   170c4:	sub	sp, sp, #12
   170c8:	sub	r3, r3, #48	; 0x30
   170cc:	cmp	r3, #9
   170d0:	bls	17124 <strspn@plt+0x5eec>
   170d4:	mov	r6, r0
   170d8:	ldr	r5, [pc, #324]	; 17224 <strspn@plt+0x5fec>
   170dc:	mov	r4, #0
   170e0:	b	170f0 <strspn@plt+0x5eb8>
   170e4:	add	r4, r4, #1
   170e8:	cmp	r4, #35	; 0x23
   170ec:	beq	17154 <strspn@plt+0x5f1c>
   170f0:	mov	r0, r5
   170f4:	mov	r1, r6
   170f8:	bl	10f5c <strcmp@plt>
   170fc:	add	r5, r5, #12
   17100:	cmp	r0, #0
   17104:	bne	170e4 <strspn@plt+0x5eac>
   17108:	ldr	r3, [pc, #280]	; 17228 <strspn@plt+0x5ff0>
   1710c:	add	r4, r4, r4, lsl #1
   17110:	ldr	r0, [r3, r4, lsl #2]
   17114:	str	r0, [r7]
   17118:	asr	r0, r0, #31
   1711c:	add	sp, sp, #12
   17120:	pop	{r4, r5, r6, r7, pc}
   17124:	mov	r2, #10
   17128:	add	r1, sp, #4
   1712c:	bl	10f68 <strtol@plt>
   17130:	ldr	r3, [sp, #4]
   17134:	ldrb	r3, [r3]
   17138:	cmp	r0, #64	; 0x40
   1713c:	cmple	r3, #0
   17140:	beq	17114 <strspn@plt+0x5edc>
   17144:	mvn	r3, #0
   17148:	mov	r0, r3
   1714c:	str	r3, [r7]
   17150:	b	1711c <strspn@plt+0x5ee4>
   17154:	bl	11208 <__libc_current_sigrtmin@plt>
   17158:	mov	r5, r0
   1715c:	bl	1110c <__libc_current_sigrtmax@plt>
   17160:	cmp	r5, #0
   17164:	mov	r4, r0
   17168:	ble	17184 <strspn@plt+0x5f4c>
   1716c:	mov	r2, #5
   17170:	ldr	r1, [pc, #180]	; 1722c <strspn@plt+0x5ff4>
   17174:	mov	r0, r6
   17178:	bl	11220 <strncmp@plt>
   1717c:	cmp	r0, #0
   17180:	beq	171ec <strspn@plt+0x5fb4>
   17184:	cmp	r4, #0
   17188:	ble	17144 <strspn@plt+0x5f0c>
   1718c:	mov	r2, #5
   17190:	ldr	r1, [pc, #152]	; 17230 <strspn@plt+0x5ff8>
   17194:	mov	r0, r6
   17198:	bl	11220 <strncmp@plt>
   1719c:	cmp	r0, #0
   171a0:	bne	17144 <strspn@plt+0x5f0c>
   171a4:	add	r0, r6, #5
   171a8:	mov	r2, #10
   171ac:	add	r1, sp, #4
   171b0:	bl	10f68 <strtol@plt>
   171b4:	ldr	r3, [sp, #4]
   171b8:	ldrb	r3, [r3]
   171bc:	cmp	r3, #0
   171c0:	bne	17144 <strspn@plt+0x5f0c>
   171c4:	sub	r5, r5, r4
   171c8:	cmp	r0, r5
   171cc:	movlt	r5, #0
   171d0:	movge	r5, #1
   171d4:	cmp	r0, #0
   171d8:	movgt	r5, #0
   171dc:	cmp	r5, #0
   171e0:	beq	17144 <strspn@plt+0x5f0c>
   171e4:	add	r0, r4, r0
   171e8:	b	17114 <strspn@plt+0x5edc>
   171ec:	add	r0, r6, #5
   171f0:	mov	r2, #10
   171f4:	add	r1, sp, #4
   171f8:	bl	10f68 <strtol@plt>
   171fc:	ldr	r3, [sp, #4]
   17200:	ldrb	r3, [r3]
   17204:	cmp	r0, #0
   17208:	cmpge	r3, #0
   1720c:	bne	17144 <strspn@plt+0x5f0c>
   17210:	sub	r4, r4, r5
   17214:	cmp	r0, r4
   17218:	bgt	17144 <strspn@plt+0x5f0c>
   1721c:	add	r0, r5, r0
   17220:	b	17114 <strspn@plt+0x5edc>
   17224:	andeq	sl, r2, r8, ror #2
   17228:	andeq	sl, r2, r4, ror #2
   1722c:	andeq	r9, r1, r8, asr fp
   17230:	andeq	r9, r1, r0, ror #22
   17234:	mov	r3, #0
   17238:	push	{r4, r5, r6, lr}
   1723c:	mov	r2, r3
   17240:	sub	sp, sp, #8
   17244:	ldr	lr, [pc, #200]	; 17314 <strspn@plt+0x60dc>
   17248:	mov	r4, r0
   1724c:	mov	r5, r1
   17250:	b	17260 <strspn@plt+0x6028>
   17254:	add	r2, r2, #1
   17258:	cmp	r2, #35	; 0x23
   1725c:	beq	17290 <strspn@plt+0x6058>
   17260:	ldr	ip, [lr, r3]
   17264:	add	r3, r3, #12
   17268:	cmp	ip, r4
   1726c:	bne	17254 <strspn@plt+0x601c>
   17270:	add	r2, r2, r2, lsl #1
   17274:	mov	r0, r5
   17278:	add	r2, lr, r2, lsl #2
   1727c:	add	r1, r2, #4
   17280:	bl	11064 <strcpy@plt>
   17284:	mov	r0, #0
   17288:	add	sp, sp, #8
   1728c:	pop	{r4, r5, r6, pc}
   17290:	bl	11208 <__libc_current_sigrtmin@plt>
   17294:	mov	r6, r0
   17298:	bl	1110c <__libc_current_sigrtmax@plt>
   1729c:	cmp	r4, r0
   172a0:	movle	r3, #0
   172a4:	movgt	r3, #1
   172a8:	cmp	r4, r6
   172ac:	orrlt	r3, r3, #1
   172b0:	cmp	r3, #0
   172b4:	bne	1730c <strspn@plt+0x60d4>
   172b8:	sub	r3, r0, r6
   172bc:	add	r3, r6, r3, asr #1
   172c0:	cmp	r4, r3
   172c4:	movgt	r6, r0
   172c8:	ldrle	r3, [pc, #72]	; 17318 <strspn@plt+0x60e0>
   172cc:	ldrgt	r3, [pc, #72]	; 1731c <strspn@plt+0x60e4>
   172d0:	ldr	r0, [r3]
   172d4:	ldrh	r2, [r3, #4]
   172d8:	str	r0, [r5]
   172dc:	subs	r0, r4, r6
   172e0:	strh	r2, [r5, #4]
   172e4:	beq	17288 <strspn@plt+0x6050>
   172e8:	str	r0, [sp]
   172ec:	ldr	r3, [pc, #44]	; 17320 <strspn@plt+0x60e8>
   172f0:	add	r0, r5, #5
   172f4:	mvn	r2, #0
   172f8:	mov	r1, #1
   172fc:	bl	1113c <__sprintf_chk@plt>
   17300:	mov	r0, #0
   17304:	add	sp, sp, #8
   17308:	pop	{r4, r5, r6, pc}
   1730c:	mvn	r0, #0
   17310:	b	17288 <strspn@plt+0x6050>
   17314:	andeq	sl, r2, r4, ror #2
   17318:	andeq	r9, r1, r8, asr fp
   1731c:	andeq	r9, r1, r0, ror #22
   17320:	andeq	r9, r1, r8, ror #22
   17324:	push	{r4, r5, r6, lr}
   17328:	sub	sp, sp, #32
   1732c:	cmp	r1, #0
   17330:	mov	r4, r0
   17334:	ldr	r5, [sp, #48]	; 0x30
   17338:	ldr	r6, [sp, #52]	; 0x34
   1733c:	beq	17654 <strspn@plt+0x641c>
   17340:	stm	sp, {r2, r3}
   17344:	mov	r3, r1
   17348:	ldr	r2, [pc, #808]	; 17678 <strspn@plt+0x6440>
   1734c:	mov	r1, #1
   17350:	bl	11184 <__fprintf_chk@plt>
   17354:	mov	r2, #5
   17358:	ldr	r1, [pc, #796]	; 1767c <strspn@plt+0x6444>
   1735c:	mov	r0, #0
   17360:	bl	10fec <dcgettext@plt>
   17364:	ldr	r3, [pc, #788]	; 17680 <strspn@plt+0x6448>
   17368:	ldr	r2, [pc, #788]	; 17684 <strspn@plt+0x644c>
   1736c:	str	r3, [sp]
   17370:	mov	r1, #1
   17374:	mov	r3, r0
   17378:	mov	r0, r4
   1737c:	bl	11184 <__fprintf_chk@plt>
   17380:	mov	r1, r4
   17384:	mov	r0, #10
   17388:	bl	10fe0 <fputc_unlocked@plt>
   1738c:	mov	r2, #5
   17390:	ldr	r1, [pc, #752]	; 17688 <strspn@plt+0x6450>
   17394:	mov	r0, #0
   17398:	bl	10fec <dcgettext@plt>
   1739c:	mov	r1, #1
   173a0:	ldr	r3, [pc, #740]	; 1768c <strspn@plt+0x6454>
   173a4:	mov	r2, r0
   173a8:	mov	r0, r4
   173ac:	bl	11184 <__fprintf_chk@plt>
   173b0:	mov	r1, r4
   173b4:	mov	r0, #10
   173b8:	bl	10fe0 <fputc_unlocked@plt>
   173bc:	cmp	r6, #9
   173c0:	ldrls	pc, [pc, r6, lsl #2]
   173c4:	b	1766c <strspn@plt+0x6434>
   173c8:	andeq	r7, r1, ip, asr #8
   173cc:	andeq	r7, r1, r4, asr r4
   173d0:	andeq	r7, r1, r0, lsl #9
   173d4:			; <UNDEFINED> instruction: 0x000174b4
   173d8:	strdeq	r7, [r1], -r0
   173dc:	andeq	r7, r1, ip, lsr #10
   173e0:	andeq	r7, r1, r8, ror #10
   173e4:	andeq	r7, r1, ip, lsr #11
   173e8:	strdeq	r7, [r1], -ip
   173ec:	strdeq	r7, [r1], -r0
   173f0:	ldr	r1, [pc, #664]	; 17690 <strspn@plt+0x6458>
   173f4:	mov	r2, #5
   173f8:	mov	r0, #0
   173fc:	bl	10fec <dcgettext@plt>
   17400:	ldr	ip, [r5, #32]
   17404:	ldr	r1, [r5, #28]
   17408:	ldr	r2, [r5, #24]
   1740c:	ldr	r3, [r5]
   17410:	ldr	r6, [r5, #20]
   17414:	str	ip, [sp, #28]
   17418:	ldr	lr, [r5, #16]
   1741c:	str	r1, [sp, #24]
   17420:	ldr	ip, [r5, #12]
   17424:	str	r2, [sp, #20]
   17428:	ldr	r1, [r5, #8]
   1742c:	ldr	r2, [r5, #4]
   17430:	str	r6, [sp, #16]
   17434:	stmib	sp, {r1, ip, lr}
   17438:	mov	r1, #1
   1743c:	str	r2, [sp]
   17440:	mov	r2, r0
   17444:	mov	r0, r4
   17448:	bl	11184 <__fprintf_chk@plt>
   1744c:	add	sp, sp, #32
   17450:	pop	{r4, r5, r6, pc}
   17454:	mov	r2, #5
   17458:	ldr	r1, [pc, #564]	; 17694 <strspn@plt+0x645c>
   1745c:	mov	r0, #0
   17460:	bl	10fec <dcgettext@plt>
   17464:	ldr	r3, [r5]
   17468:	mov	r1, #1
   1746c:	mov	r2, r0
   17470:	mov	r0, r4
   17474:	add	sp, sp, #32
   17478:	pop	{r4, r5, r6, lr}
   1747c:	b	11184 <__fprintf_chk@plt>
   17480:	mov	r2, #5
   17484:	ldr	r1, [pc, #524]	; 17698 <strspn@plt+0x6460>
   17488:	mov	r0, #0
   1748c:	bl	10fec <dcgettext@plt>
   17490:	ldr	r2, [r5, #4]
   17494:	ldr	r3, [r5]
   17498:	mov	r1, #1
   1749c:	str	r2, [sp, #48]	; 0x30
   174a0:	mov	r2, r0
   174a4:	mov	r0, r4
   174a8:	add	sp, sp, #32
   174ac:	pop	{r4, r5, r6, lr}
   174b0:	b	11184 <__fprintf_chk@plt>
   174b4:	mov	r2, #5
   174b8:	ldr	r1, [pc, #476]	; 1769c <strspn@plt+0x6464>
   174bc:	mov	r0, #0
   174c0:	bl	10fec <dcgettext@plt>
   174c4:	ldr	r1, [r5, #8]
   174c8:	ldr	r2, [r5, #4]
   174cc:	ldr	r3, [r5]
   174d0:	str	r1, [sp, #52]	; 0x34
   174d4:	str	r2, [sp, #48]	; 0x30
   174d8:	mov	r1, #1
   174dc:	mov	r2, r0
   174e0:	mov	r0, r4
   174e4:	add	sp, sp, #32
   174e8:	pop	{r4, r5, r6, lr}
   174ec:	b	11184 <__fprintf_chk@plt>
   174f0:	mov	r2, #5
   174f4:	ldr	r1, [pc, #420]	; 176a0 <strspn@plt+0x6468>
   174f8:	mov	r0, #0
   174fc:	bl	10fec <dcgettext@plt>
   17500:	ldr	r1, [r5, #8]
   17504:	ldr	ip, [r5, #12]
   17508:	ldr	r2, [r5, #4]
   1750c:	ldr	r3, [r5]
   17510:	stmib	sp, {r1, ip}
   17514:	str	r2, [sp]
   17518:	mov	r1, #1
   1751c:	mov	r2, r0
   17520:	mov	r0, r4
   17524:	bl	11184 <__fprintf_chk@plt>
   17528:	b	1744c <strspn@plt+0x6214>
   1752c:	mov	r2, #5
   17530:	ldr	r1, [pc, #364]	; 176a4 <strspn@plt+0x646c>
   17534:	mov	r0, #0
   17538:	bl	10fec <dcgettext@plt>
   1753c:	add	r1, r5, #8
   17540:	ldr	r2, [r5, #4]
   17544:	ldm	r1, {r1, ip, lr}
   17548:	ldr	r3, [r5]
   1754c:	str	r2, [sp]
   17550:	stmib	sp, {r1, ip, lr}
   17554:	mov	r1, #1
   17558:	mov	r2, r0
   1755c:	mov	r0, r4
   17560:	bl	11184 <__fprintf_chk@plt>
   17564:	b	1744c <strspn@plt+0x6214>
   17568:	mov	r2, #5
   1756c:	ldr	r1, [pc, #308]	; 176a8 <strspn@plt+0x6470>
   17570:	mov	r0, #0
   17574:	bl	10fec <dcgettext@plt>
   17578:	add	r1, r5, #8
   1757c:	ldr	r2, [r5, #4]
   17580:	ldm	r1, {r1, ip, lr}
   17584:	ldr	r6, [r5, #20]
   17588:	ldr	r3, [r5]
   1758c:	stmib	sp, {r1, ip, lr}
   17590:	mov	r1, #1
   17594:	str	r2, [sp]
   17598:	str	r6, [sp, #16]
   1759c:	mov	r2, r0
   175a0:	mov	r0, r4
   175a4:	bl	11184 <__fprintf_chk@plt>
   175a8:	b	1744c <strspn@plt+0x6214>
   175ac:	mov	r2, #5
   175b0:	ldr	r1, [pc, #244]	; 176ac <strspn@plt+0x6474>
   175b4:	mov	r0, #0
   175b8:	bl	10fec <dcgettext@plt>
   175bc:	ldr	r2, [r5, #24]
   175c0:	ldr	r3, [r5]
   175c4:	ldr	r6, [r5, #20]
   175c8:	ldr	lr, [r5, #16]
   175cc:	ldr	ip, [r5, #12]
   175d0:	str	r2, [sp, #20]
   175d4:	ldr	r1, [r5, #8]
   175d8:	ldr	r2, [r5, #4]
   175dc:	str	r6, [sp, #16]
   175e0:	stmib	sp, {r1, ip, lr}
   175e4:	mov	r1, #1
   175e8:	str	r2, [sp]
   175ec:	mov	r2, r0
   175f0:	mov	r0, r4
   175f4:	bl	11184 <__fprintf_chk@plt>
   175f8:	b	1744c <strspn@plt+0x6214>
   175fc:	mov	r2, #5
   17600:	ldr	r1, [pc, #168]	; 176b0 <strspn@plt+0x6478>
   17604:	mov	r0, #0
   17608:	bl	10fec <dcgettext@plt>
   1760c:	ldr	r1, [r5, #28]
   17610:	ldr	r2, [r5, #24]
   17614:	ldr	r3, [r5]
   17618:	ldr	r6, [r5, #20]
   1761c:	ldr	lr, [r5, #16]
   17620:	str	r1, [sp, #24]
   17624:	ldr	ip, [r5, #12]
   17628:	str	r2, [sp, #20]
   1762c:	ldr	r1, [r5, #8]
   17630:	ldr	r2, [r5, #4]
   17634:	str	r6, [sp, #16]
   17638:	stmib	sp, {r1, ip, lr}
   1763c:	mov	r1, #1
   17640:	str	r2, [sp]
   17644:	mov	r2, r0
   17648:	mov	r0, r4
   1764c:	bl	11184 <__fprintf_chk@plt>
   17650:	b	1744c <strspn@plt+0x6214>
   17654:	str	r3, [sp]
   17658:	mov	r1, #1
   1765c:	mov	r3, r2
   17660:	ldr	r2, [pc, #76]	; 176b4 <strspn@plt+0x647c>
   17664:	bl	11184 <__fprintf_chk@plt>
   17668:	b	17354 <strspn@plt+0x611c>
   1766c:	mov	r2, #5
   17670:	ldr	r1, [pc, #64]	; 176b8 <strspn@plt+0x6480>
   17674:	b	173f8 <strspn@plt+0x61c0>
   17678:	andeq	r9, r1, ip, ror #22
   1767c:	andeq	r9, r1, r0, lsl #23
   17680:	andeq	r0, r0, r6, ror #15
   17684:	andeq	r9, r1, r8, asr lr
   17688:	andeq	r9, r1, r4, lsl #23
   1768c:	andeq	r9, r1, r0, lsr ip
   17690:	andeq	r9, r1, r0, ror #26
   17694:	andeq	r9, r1, r4, asr ip
   17698:	andeq	r9, r1, r4, ror #24
   1769c:	andeq	r9, r1, ip, ror ip
   176a0:	muleq	r1, r8, ip
   176a4:			; <UNDEFINED> instruction: 0x00019cb8
   176a8:	ldrdeq	r9, [r1], -ip
   176ac:	andeq	r9, r1, r4, lsl #26
   176b0:	andeq	r9, r1, r0, lsr sp
   176b4:	andeq	r9, r1, r8, ror fp
   176b8:	muleq	r1, r4, sp
   176bc:	push	{r4, r5, lr}
   176c0:	sub	sp, sp, #12
   176c4:	ldr	r5, [sp, #24]
   176c8:	ldr	ip, [r5]
   176cc:	cmp	ip, #0
   176d0:	beq	176ec <strspn@plt+0x64b4>
   176d4:	mov	lr, r5
   176d8:	mov	ip, #0
   176dc:	ldr	r4, [lr, #4]!
   176e0:	add	ip, ip, #1
   176e4:	cmp	r4, #0
   176e8:	bne	176dc <strspn@plt+0x64a4>
   176ec:	stm	sp, {r5, ip}
   176f0:	bl	17324 <strspn@plt+0x60ec>
   176f4:	add	sp, sp, #12
   176f8:	pop	{r4, r5, pc}
   176fc:	push	{r4, r5, lr}
   17700:	sub	sp, sp, #76	; 0x4c
   17704:	mov	r5, r0
   17708:	ldr	ip, [sp, #88]	; 0x58
   1770c:	ldr	r0, [ip]
   17710:	cmp	r0, #0
   17714:	str	r0, [sp, #32]
   17718:	beq	17aec <strspn@plt+0x68b4>
   1771c:	ldr	r0, [ip, #4]
   17720:	cmp	r0, #0
   17724:	str	r0, [sp, #36]	; 0x24
   17728:	beq	17af4 <strspn@plt+0x68bc>
   1772c:	ldr	r0, [ip, #8]
   17730:	cmp	r0, #0
   17734:	str	r0, [sp, #40]	; 0x28
   17738:	beq	17afc <strspn@plt+0x68c4>
   1773c:	ldr	r0, [ip, #12]
   17740:	cmp	r0, #0
   17744:	str	r0, [sp, #44]	; 0x2c
   17748:	beq	17b04 <strspn@plt+0x68cc>
   1774c:	ldr	r0, [ip, #16]
   17750:	cmp	r0, #0
   17754:	str	r0, [sp, #48]	; 0x30
   17758:	beq	17b0c <strspn@plt+0x68d4>
   1775c:	ldr	r0, [ip, #20]
   17760:	cmp	r0, #0
   17764:	str	r0, [sp, #52]	; 0x34
   17768:	beq	17b14 <strspn@plt+0x68dc>
   1776c:	ldr	r0, [ip, #24]
   17770:	cmp	r0, #0
   17774:	str	r0, [sp, #56]	; 0x38
   17778:	beq	17b1c <strspn@plt+0x68e4>
   1777c:	ldr	r0, [ip, #28]
   17780:	cmp	r0, #0
   17784:	str	r0, [sp, #60]	; 0x3c
   17788:	beq	17b24 <strspn@plt+0x68ec>
   1778c:	ldr	r0, [ip, #32]
   17790:	cmp	r0, #0
   17794:	str	r0, [sp, #64]	; 0x40
   17798:	beq	17b2c <strspn@plt+0x68f4>
   1779c:	ldr	r0, [ip, #36]	; 0x24
   177a0:	cmp	r0, #0
   177a4:	movne	r4, #10
   177a8:	moveq	r4, #9
   177ac:	cmp	r1, #0
   177b0:	beq	17ac4 <strspn@plt+0x688c>
   177b4:	stm	sp, {r2, r3}
   177b8:	mov	r0, r5
   177bc:	mov	r3, r1
   177c0:	ldr	r2, [pc, #876]	; 17b34 <strspn@plt+0x68fc>
   177c4:	mov	r1, #1
   177c8:	bl	11184 <__fprintf_chk@plt>
   177cc:	mov	r2, #5
   177d0:	ldr	r1, [pc, #864]	; 17b38 <strspn@plt+0x6900>
   177d4:	mov	r0, #0
   177d8:	bl	10fec <dcgettext@plt>
   177dc:	ldr	r3, [pc, #856]	; 17b3c <strspn@plt+0x6904>
   177e0:	ldr	r2, [pc, #856]	; 17b40 <strspn@plt+0x6908>
   177e4:	str	r3, [sp]
   177e8:	mov	r1, #1
   177ec:	mov	r3, r0
   177f0:	mov	r0, r5
   177f4:	bl	11184 <__fprintf_chk@plt>
   177f8:	mov	r1, r5
   177fc:	mov	r0, #10
   17800:	bl	10fe0 <fputc_unlocked@plt>
   17804:	mov	r2, #5
   17808:	ldr	r1, [pc, #820]	; 17b44 <strspn@plt+0x690c>
   1780c:	mov	r0, #0
   17810:	bl	10fec <dcgettext@plt>
   17814:	mov	r1, #1
   17818:	ldr	r3, [pc, #808]	; 17b48 <strspn@plt+0x6910>
   1781c:	mov	r2, r0
   17820:	mov	r0, r5
   17824:	bl	11184 <__fprintf_chk@plt>
   17828:	mov	r1, r5
   1782c:	mov	r0, #10
   17830:	bl	10fe0 <fputc_unlocked@plt>
   17834:	cmp	r4, #9
   17838:	ldrls	pc, [pc, r4, lsl #2]
   1783c:	b	17ae0 <strspn@plt+0x68a8>
   17840:	andeq	r7, r1, r4, asr #17
   17844:	andeq	r7, r1, ip, asr #17
   17848:	strdeq	r7, [r1], -r8
   1784c:	andeq	r7, r1, ip, lsr #18
   17850:	andeq	r7, r1, r4, ror #18
   17854:	andeq	r7, r1, r0, lsr #19
   17858:	ldrdeq	r7, [r1], -ip
   1785c:	andeq	r7, r1, r0, lsr #20
   17860:	andeq	r7, r1, ip, ror #20
   17864:	andeq	r7, r1, r8, ror #16
   17868:	ldr	r1, [pc, #732]	; 17b4c <strspn@plt+0x6914>
   1786c:	mov	r2, #5
   17870:	mov	r0, #0
   17874:	bl	10fec <dcgettext@plt>
   17878:	ldr	ip, [sp, #64]	; 0x40
   1787c:	ldr	r1, [sp, #60]	; 0x3c
   17880:	ldr	r2, [sp, #56]	; 0x38
   17884:	ldr	lr, [sp, #48]	; 0x30
   17888:	str	ip, [sp, #28]
   1788c:	str	r1, [sp, #24]
   17890:	ldr	ip, [sp, #44]	; 0x2c
   17894:	ldr	r1, [sp, #40]	; 0x28
   17898:	ldr	r4, [sp, #52]	; 0x34
   1789c:	str	r2, [sp, #20]
   178a0:	ldr	r2, [sp, #36]	; 0x24
   178a4:	stmib	sp, {r1, ip, lr}
   178a8:	mov	r1, #1
   178ac:	str	r2, [sp]
   178b0:	ldr	r3, [sp, #32]
   178b4:	str	r4, [sp, #16]
   178b8:	mov	r2, r0
   178bc:	mov	r0, r5
   178c0:	bl	11184 <__fprintf_chk@plt>
   178c4:	add	sp, sp, #76	; 0x4c
   178c8:	pop	{r4, r5, pc}
   178cc:	mov	r2, #5
   178d0:	ldr	r1, [pc, #632]	; 17b50 <strspn@plt+0x6918>
   178d4:	mov	r0, #0
   178d8:	bl	10fec <dcgettext@plt>
   178dc:	ldr	r3, [sp, #32]
   178e0:	mov	r1, #1
   178e4:	mov	r2, r0
   178e8:	mov	r0, r5
   178ec:	add	sp, sp, #76	; 0x4c
   178f0:	pop	{r4, r5, lr}
   178f4:	b	11184 <__fprintf_chk@plt>
   178f8:	mov	r2, #5
   178fc:	ldr	r1, [pc, #592]	; 17b54 <strspn@plt+0x691c>
   17900:	mov	r0, #0
   17904:	bl	10fec <dcgettext@plt>
   17908:	ldr	r2, [sp, #36]	; 0x24
   1790c:	ldr	r3, [sp, #32]
   17910:	str	r2, [sp, #88]	; 0x58
   17914:	mov	r1, #1
   17918:	mov	r2, r0
   1791c:	mov	r0, r5
   17920:	add	sp, sp, #76	; 0x4c
   17924:	pop	{r4, r5, lr}
   17928:	b	11184 <__fprintf_chk@plt>
   1792c:	mov	r2, #5
   17930:	ldr	r1, [pc, #544]	; 17b58 <strspn@plt+0x6920>
   17934:	mov	r0, #0
   17938:	bl	10fec <dcgettext@plt>
   1793c:	ldr	r1, [sp, #40]	; 0x28
   17940:	ldr	r2, [sp, #36]	; 0x24
   17944:	str	r1, [sp, #4]
   17948:	str	r2, [sp]
   1794c:	ldr	r3, [sp, #32]
   17950:	mov	r1, #1
   17954:	mov	r2, r0
   17958:	mov	r0, r5
   1795c:	bl	11184 <__fprintf_chk@plt>
   17960:	b	178c4 <strspn@plt+0x668c>
   17964:	mov	r2, #5
   17968:	ldr	r1, [pc, #492]	; 17b5c <strspn@plt+0x6924>
   1796c:	mov	r0, #0
   17970:	bl	10fec <dcgettext@plt>
   17974:	ldr	r1, [sp, #40]	; 0x28
   17978:	ldr	ip, [sp, #44]	; 0x2c
   1797c:	ldr	r2, [sp, #36]	; 0x24
   17980:	ldr	r3, [sp, #32]
   17984:	stmib	sp, {r1, ip}
   17988:	str	r2, [sp]
   1798c:	mov	r1, #1
   17990:	mov	r2, r0
   17994:	mov	r0, r5
   17998:	bl	11184 <__fprintf_chk@plt>
   1799c:	b	178c4 <strspn@plt+0x668c>
   179a0:	mov	r2, #5
   179a4:	ldr	r1, [pc, #436]	; 17b60 <strspn@plt+0x6928>
   179a8:	mov	r0, #0
   179ac:	bl	10fec <dcgettext@plt>
   179b0:	add	r1, sp, #40	; 0x28
   179b4:	ldr	r2, [sp, #36]	; 0x24
   179b8:	ldm	r1, {r1, ip, lr}
   179bc:	ldr	r3, [sp, #32]
   179c0:	str	r2, [sp]
   179c4:	stmib	sp, {r1, ip, lr}
   179c8:	mov	r1, #1
   179cc:	mov	r2, r0
   179d0:	mov	r0, r5
   179d4:	bl	11184 <__fprintf_chk@plt>
   179d8:	b	178c4 <strspn@plt+0x668c>
   179dc:	mov	r2, #5
   179e0:	ldr	r1, [pc, #380]	; 17b64 <strspn@plt+0x692c>
   179e4:	mov	r0, #0
   179e8:	bl	10fec <dcgettext@plt>
   179ec:	add	r1, sp, #40	; 0x28
   179f0:	ldr	r2, [sp, #36]	; 0x24
   179f4:	ldm	r1, {r1, ip, lr}
   179f8:	ldr	r4, [sp, #52]	; 0x34
   179fc:	str	r2, [sp]
   17a00:	stmib	sp, {r1, ip, lr}
   17a04:	mov	r1, #1
   17a08:	ldr	r3, [sp, #32]
   17a0c:	str	r4, [sp, #16]
   17a10:	mov	r2, r0
   17a14:	mov	r0, r5
   17a18:	bl	11184 <__fprintf_chk@plt>
   17a1c:	b	178c4 <strspn@plt+0x668c>
   17a20:	mov	r2, #5
   17a24:	ldr	r1, [pc, #316]	; 17b68 <strspn@plt+0x6930>
   17a28:	mov	r0, #0
   17a2c:	bl	10fec <dcgettext@plt>
   17a30:	add	r1, sp, #40	; 0x28
   17a34:	ldr	r2, [sp, #56]	; 0x38
   17a38:	ldm	r1, {r1, ip, lr}
   17a3c:	ldr	r4, [sp, #52]	; 0x34
   17a40:	str	r2, [sp, #20]
   17a44:	ldr	r2, [sp, #36]	; 0x24
   17a48:	stmib	sp, {r1, ip, lr}
   17a4c:	mov	r1, #1
   17a50:	str	r2, [sp]
   17a54:	ldr	r3, [sp, #32]
   17a58:	str	r4, [sp, #16]
   17a5c:	mov	r2, r0
   17a60:	mov	r0, r5
   17a64:	bl	11184 <__fprintf_chk@plt>
   17a68:	b	178c4 <strspn@plt+0x668c>
   17a6c:	mov	r2, #5
   17a70:	ldr	r1, [pc, #244]	; 17b6c <strspn@plt+0x6934>
   17a74:	mov	r0, #0
   17a78:	bl	10fec <dcgettext@plt>
   17a7c:	ldr	r1, [sp, #60]	; 0x3c
   17a80:	ldr	r2, [sp, #56]	; 0x38
   17a84:	ldr	lr, [sp, #48]	; 0x30
   17a88:	ldr	ip, [sp, #44]	; 0x2c
   17a8c:	str	r1, [sp, #24]
   17a90:	ldr	r1, [sp, #40]	; 0x28
   17a94:	ldr	r4, [sp, #52]	; 0x34
   17a98:	str	r2, [sp, #20]
   17a9c:	ldr	r2, [sp, #36]	; 0x24
   17aa0:	stmib	sp, {r1, ip, lr}
   17aa4:	mov	r1, #1
   17aa8:	str	r2, [sp]
   17aac:	ldr	r3, [sp, #32]
   17ab0:	str	r4, [sp, #16]
   17ab4:	mov	r2, r0
   17ab8:	mov	r0, r5
   17abc:	bl	11184 <__fprintf_chk@plt>
   17ac0:	b	178c4 <strspn@plt+0x668c>
   17ac4:	str	r3, [sp]
   17ac8:	mov	r1, #1
   17acc:	mov	r3, r2
   17ad0:	mov	r0, r5
   17ad4:	ldr	r2, [pc, #148]	; 17b70 <strspn@plt+0x6938>
   17ad8:	bl	11184 <__fprintf_chk@plt>
   17adc:	b	177cc <strspn@plt+0x6594>
   17ae0:	mov	r2, #5
   17ae4:	ldr	r1, [pc, #136]	; 17b74 <strspn@plt+0x693c>
   17ae8:	b	17870 <strspn@plt+0x6638>
   17aec:	mov	r4, r0
   17af0:	b	177ac <strspn@plt+0x6574>
   17af4:	mov	r4, #1
   17af8:	b	177ac <strspn@plt+0x6574>
   17afc:	mov	r4, #2
   17b00:	b	177ac <strspn@plt+0x6574>
   17b04:	mov	r4, #3
   17b08:	b	177ac <strspn@plt+0x6574>
   17b0c:	mov	r4, #4
   17b10:	b	177ac <strspn@plt+0x6574>
   17b14:	mov	r4, #5
   17b18:	b	177ac <strspn@plt+0x6574>
   17b1c:	mov	r4, #6
   17b20:	b	177ac <strspn@plt+0x6574>
   17b24:	mov	r4, #7
   17b28:	b	177ac <strspn@plt+0x6574>
   17b2c:	mov	r4, #8
   17b30:	b	177ac <strspn@plt+0x6574>
   17b34:	andeq	r9, r1, ip, ror #22
   17b38:	andeq	r9, r1, r0, lsl #23
   17b3c:	andeq	r0, r0, r6, ror #15
   17b40:	andeq	r9, r1, r8, asr lr
   17b44:	andeq	r9, r1, r4, lsl #23
   17b48:	andeq	r9, r1, r0, lsr ip
   17b4c:	andeq	r9, r1, r0, ror #26
   17b50:	andeq	r9, r1, r4, asr ip
   17b54:	andeq	r9, r1, r4, ror #24
   17b58:	andeq	r9, r1, ip, ror ip
   17b5c:	muleq	r1, r8, ip
   17b60:			; <UNDEFINED> instruction: 0x00019cb8
   17b64:	ldrdeq	r9, [r1], -ip
   17b68:	andeq	r9, r1, r4, lsl #26
   17b6c:	andeq	r9, r1, r0, lsr sp
   17b70:	andeq	r9, r1, r8, ror fp
   17b74:	muleq	r1, r4, sp
   17b78:	push	{r3}		; (str r3, [sp, #-4]!)
   17b7c:	push	{lr}		; (str lr, [sp, #-4]!)
   17b80:	sub	sp, sp, #56	; 0x38
   17b84:	add	r3, sp, #64	; 0x40
   17b88:	ldr	ip, [sp, #64]	; 0x40
   17b8c:	str	r3, [sp, #12]
   17b90:	cmp	ip, #0
   17b94:	str	ip, [sp, #16]
   17b98:	beq	17c30 <strspn@plt+0x69f8>
   17b9c:	ldr	ip, [sp, #68]	; 0x44
   17ba0:	cmp	ip, #0
   17ba4:	str	ip, [sp, #20]
   17ba8:	beq	17c50 <strspn@plt+0x6a18>
   17bac:	ldr	ip, [sp, #72]	; 0x48
   17bb0:	cmp	ip, #0
   17bb4:	str	ip, [sp, #24]
   17bb8:	beq	17c58 <strspn@plt+0x6a20>
   17bbc:	ldr	ip, [sp, #76]	; 0x4c
   17bc0:	cmp	ip, #0
   17bc4:	str	ip, [sp, #28]
   17bc8:	beq	17c60 <strspn@plt+0x6a28>
   17bcc:	ldr	ip, [sp, #80]	; 0x50
   17bd0:	cmp	ip, #0
   17bd4:	str	ip, [sp, #32]
   17bd8:	beq	17c68 <strspn@plt+0x6a30>
   17bdc:	ldr	ip, [sp, #84]	; 0x54
   17be0:	cmp	ip, #0
   17be4:	str	ip, [sp, #36]	; 0x24
   17be8:	beq	17c70 <strspn@plt+0x6a38>
   17bec:	ldr	ip, [sp, #88]	; 0x58
   17bf0:	cmp	ip, #0
   17bf4:	str	ip, [sp, #40]	; 0x28
   17bf8:	beq	17c78 <strspn@plt+0x6a40>
   17bfc:	ldr	ip, [sp, #92]	; 0x5c
   17c00:	cmp	ip, #0
   17c04:	str	ip, [sp, #44]	; 0x2c
   17c08:	beq	17c80 <strspn@plt+0x6a48>
   17c0c:	ldr	ip, [sp, #96]	; 0x60
   17c10:	cmp	ip, #0
   17c14:	str	ip, [sp, #48]	; 0x30
   17c18:	beq	17c88 <strspn@plt+0x6a50>
   17c1c:	ldr	ip, [sp, #100]	; 0x64
   17c20:	cmp	ip, #0
   17c24:	str	ip, [sp, #52]	; 0x34
   17c28:	movne	ip, #10
   17c2c:	moveq	ip, #9
   17c30:	add	r3, sp, #16
   17c34:	stm	sp, {r3, ip}
   17c38:	ldr	r3, [sp, #60]	; 0x3c
   17c3c:	bl	17324 <strspn@plt+0x60ec>
   17c40:	add	sp, sp, #56	; 0x38
   17c44:	pop	{lr}		; (ldr lr, [sp], #4)
   17c48:	add	sp, sp, #4
   17c4c:	bx	lr
   17c50:	mov	ip, #1
   17c54:	b	17c30 <strspn@plt+0x69f8>
   17c58:	mov	ip, #2
   17c5c:	b	17c30 <strspn@plt+0x69f8>
   17c60:	mov	ip, #3
   17c64:	b	17c30 <strspn@plt+0x69f8>
   17c68:	mov	ip, #4
   17c6c:	b	17c30 <strspn@plt+0x69f8>
   17c70:	mov	ip, #5
   17c74:	b	17c30 <strspn@plt+0x69f8>
   17c78:	mov	ip, #6
   17c7c:	b	17c30 <strspn@plt+0x69f8>
   17c80:	mov	ip, #7
   17c84:	b	17c30 <strspn@plt+0x69f8>
   17c88:	mov	ip, #8
   17c8c:	b	17c30 <strspn@plt+0x69f8>
   17c90:	ldr	r3, [pc, #116]	; 17d0c <strspn@plt+0x6ad4>
   17c94:	push	{r4, lr}
   17c98:	mov	r0, #10
   17c9c:	ldr	r1, [r3]
   17ca0:	bl	10fe0 <fputc_unlocked@plt>
   17ca4:	mov	r2, #5
   17ca8:	ldr	r1, [pc, #96]	; 17d10 <strspn@plt+0x6ad8>
   17cac:	mov	r0, #0
   17cb0:	bl	10fec <dcgettext@plt>
   17cb4:	ldr	r2, [pc, #88]	; 17d14 <strspn@plt+0x6adc>
   17cb8:	mov	r1, r0
   17cbc:	mov	r0, #1
   17cc0:	bl	11160 <__printf_chk@plt>
   17cc4:	mov	r2, #5
   17cc8:	ldr	r1, [pc, #72]	; 17d18 <strspn@plt+0x6ae0>
   17ccc:	mov	r0, #0
   17cd0:	bl	10fec <dcgettext@plt>
   17cd4:	ldr	r3, [pc, #64]	; 17d1c <strspn@plt+0x6ae4>
   17cd8:	ldr	r2, [pc, #64]	; 17d20 <strspn@plt+0x6ae8>
   17cdc:	mov	r1, r0
   17ce0:	mov	r0, #1
   17ce4:	bl	11160 <__printf_chk@plt>
   17ce8:	mov	r2, #5
   17cec:	ldr	r1, [pc, #48]	; 17d24 <strspn@plt+0x6aec>
   17cf0:	mov	r0, #0
   17cf4:	bl	10fec <dcgettext@plt>
   17cf8:	ldr	r2, [pc, #40]	; 17d28 <strspn@plt+0x6af0>
   17cfc:	pop	{r4, lr}
   17d00:	mov	r1, r0
   17d04:	mov	r0, #1
   17d08:	b	11160 <__printf_chk@plt>
   17d0c:	andeq	sl, r2, r4, lsr #6
   17d10:	ldrdeq	r9, [r1], -r0
   17d14:	andeq	r9, r1, r4, ror #27
   17d18:	strdeq	r9, [r1], -ip
   17d1c:	andeq	r9, r1, ip, asr #8
   17d20:	andeq	r9, r1, r4, ror r4
   17d24:	andeq	r9, r1, r0, lsl lr
   17d28:	andeq	r9, r1, r8, lsr lr
   17d2c:	push	{r4, r5, r6, lr}
   17d30:	mov	r6, r0
   17d34:	mov	r5, r1
   17d38:	mov	r4, r2
   17d3c:	bl	1875c <strspn@plt+0x7524>
   17d40:	cmp	r0, #0
   17d44:	popne	{r4, r5, r6, pc}
   17d48:	cmp	r6, #0
   17d4c:	beq	17d5c <strspn@plt+0x6b24>
   17d50:	cmp	r5, #0
   17d54:	cmpne	r4, #0
   17d58:	popeq	{r4, r5, r6, pc}
   17d5c:	bl	183a8 <strspn@plt+0x7170>
   17d60:	push	{r4, lr}
   17d64:	bl	18430 <strspn@plt+0x71f8>
   17d68:	cmp	r0, #0
   17d6c:	popne	{r4, pc}
   17d70:	bl	183a8 <strspn@plt+0x7170>
   17d74:	push	{r4, lr}
   17d78:	bl	18430 <strspn@plt+0x71f8>
   17d7c:	cmp	r0, #0
   17d80:	popne	{r4, pc}
   17d84:	bl	183a8 <strspn@plt+0x7170>
   17d88:	push	{r4, lr}
   17d8c:	bl	18430 <strspn@plt+0x71f8>
   17d90:	cmp	r0, #0
   17d94:	popne	{r4, pc}
   17d98:	bl	183a8 <strspn@plt+0x7170>
   17d9c:	push	{r4, r5, r6, lr}
   17da0:	mov	r5, r0
   17da4:	mov	r4, r1
   17da8:	bl	1845c <strspn@plt+0x7224>
   17dac:	cmp	r0, #0
   17db0:	popne	{r4, r5, r6, pc}
   17db4:	adds	r4, r4, #0
   17db8:	movne	r4, #1
   17dbc:	cmp	r5, #0
   17dc0:	orreq	r4, r4, #1
   17dc4:	cmp	r4, #0
   17dc8:	popeq	{r4, r5, r6, pc}
   17dcc:	bl	183a8 <strspn@plt+0x7170>
   17dd0:	push	{r4, lr}
   17dd4:	cmp	r1, #0
   17dd8:	orreq	r1, r1, #1
   17ddc:	bl	1845c <strspn@plt+0x7224>
   17de0:	cmp	r0, #0
   17de4:	popne	{r4, pc}
   17de8:	bl	183a8 <strspn@plt+0x7170>
   17dec:	push	{r4, r5, r6, lr}
   17df0:	mov	r6, r0
   17df4:	mov	r5, r1
   17df8:	mov	r4, r2
   17dfc:	bl	1875c <strspn@plt+0x7524>
   17e00:	cmp	r0, #0
   17e04:	popne	{r4, r5, r6, pc}
   17e08:	cmp	r6, #0
   17e0c:	beq	17e1c <strspn@plt+0x6be4>
   17e10:	cmp	r5, #0
   17e14:	cmpne	r4, #0
   17e18:	popeq	{r4, r5, r6, pc}
   17e1c:	bl	183a8 <strspn@plt+0x7170>
   17e20:	cmp	r2, #0
   17e24:	cmpne	r1, #0
   17e28:	moveq	r2, #1
   17e2c:	moveq	r1, r2
   17e30:	push	{r4, lr}
   17e34:	bl	1875c <strspn@plt+0x7524>
   17e38:	cmp	r0, #0
   17e3c:	popne	{r4, pc}
   17e40:	bl	183a8 <strspn@plt+0x7170>
   17e44:	push	{r4, lr}
   17e48:	mov	r2, r1
   17e4c:	mov	r1, r0
   17e50:	mov	r0, #0
   17e54:	bl	1875c <strspn@plt+0x7524>
   17e58:	cmp	r0, #0
   17e5c:	popne	{r4, pc}
   17e60:	bl	183a8 <strspn@plt+0x7170>
   17e64:	cmp	r1, #0
   17e68:	cmpne	r0, #0
   17e6c:	moveq	r2, #1
   17e70:	movne	r2, r1
   17e74:	moveq	r1, r2
   17e78:	movne	r1, r0
   17e7c:	push	{r4, lr}
   17e80:	mov	r0, #0
   17e84:	bl	1875c <strspn@plt+0x7524>
   17e88:	cmp	r0, #0
   17e8c:	popne	{r4, pc}
   17e90:	bl	183a8 <strspn@plt+0x7170>
   17e94:	cmp	r0, #0
   17e98:	push	{r4, r5, r6, lr}
   17e9c:	mov	r5, r1
   17ea0:	ldr	r4, [r1]
   17ea4:	beq	17ee0 <strspn@plt+0x6ca8>
   17ea8:	lsr	r2, r4, #1
   17eac:	add	r3, r2, #1
   17eb0:	mvn	r3, r3
   17eb4:	cmp	r4, r3
   17eb8:	bhi	17efc <strspn@plt+0x6cc4>
   17ebc:	add	r4, r4, #1
   17ec0:	add	r4, r4, r2
   17ec4:	mov	r1, r4
   17ec8:	mov	r2, #1
   17ecc:	bl	1875c <strspn@plt+0x7524>
   17ed0:	cmp	r0, #0
   17ed4:	beq	17f00 <strspn@plt+0x6cc8>
   17ed8:	str	r4, [r5]
   17edc:	pop	{r4, r5, r6, pc}
   17ee0:	cmp	r4, #0
   17ee4:	moveq	r4, #64	; 0x40
   17ee8:	mov	r1, r4
   17eec:	mov	r2, #1
   17ef0:	bl	1875c <strspn@plt+0x7524>
   17ef4:	cmp	r0, #0
   17ef8:	bne	17ed8 <strspn@plt+0x6ca0>
   17efc:	bl	183a8 <strspn@plt+0x7170>
   17f00:	cmp	r4, #0
   17f04:	bne	17efc <strspn@plt+0x6cc4>
   17f08:	str	r4, [r5]
   17f0c:	pop	{r4, r5, r6, pc}
   17f10:	cmp	r0, #0
   17f14:	push	{r4, r5, r6, lr}
   17f18:	mov	r5, r1
   17f1c:	ldr	r4, [r1]
   17f20:	mov	r6, r2
   17f24:	beq	17f68 <strspn@plt+0x6d30>
   17f28:	lsr	r1, r4, #1
   17f2c:	add	r3, r1, #1
   17f30:	mvn	r3, r3
   17f34:	cmp	r4, r3
   17f38:	bhi	17fa0 <strspn@plt+0x6d68>
   17f3c:	add	r4, r4, #1
   17f40:	add	r4, r4, r1
   17f44:	mov	r1, r4
   17f48:	bl	1875c <strspn@plt+0x7524>
   17f4c:	cmp	r0, #0
   17f50:	bne	17f60 <strspn@plt+0x6d28>
   17f54:	cmp	r4, #0
   17f58:	cmpne	r6, #0
   17f5c:	bne	17fa0 <strspn@plt+0x6d68>
   17f60:	str	r4, [r5]
   17f64:	pop	{r4, r5, r6, pc}
   17f68:	cmp	r4, #0
   17f6c:	bne	17f88 <strspn@plt+0x6d50>
   17f70:	mov	r1, r2
   17f74:	mov	r0, #64	; 0x40
   17f78:	bl	1889c <strspn@plt+0x7664>
   17f7c:	cmp	r0, #0
   17f80:	movne	r4, r0
   17f84:	addeq	r4, r0, #1
   17f88:	mov	r2, r6
   17f8c:	mov	r1, r4
   17f90:	mov	r0, #0
   17f94:	bl	1875c <strspn@plt+0x7524>
   17f98:	cmp	r0, #0
   17f9c:	bne	17f60 <strspn@plt+0x6d28>
   17fa0:	bl	183a8 <strspn@plt+0x7170>
   17fa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17fa8:	sub	sp, sp, #12
   17fac:	ldr	r6, [r1]
   17fb0:	mov	r8, r1
   17fb4:	mov	r9, r0
   17fb8:	asrs	r4, r6, #1
   17fbc:	mov	sl, r2
   17fc0:	mov	fp, r3
   17fc4:	ldr	r7, [sp, #48]	; 0x30
   17fc8:	bmi	18144 <strspn@plt+0x6f0c>
   17fcc:	mvn	r1, #-2147483648	; 0x80000000
   17fd0:	sub	r1, r1, r4
   17fd4:	cmp	r6, r1
   17fd8:	movle	r1, #0
   17fdc:	movgt	r1, #1
   17fe0:	mvn	r3, fp
   17fe4:	cmp	r1, #0
   17fe8:	addeq	r4, r4, r6
   17fec:	mvnne	r4, #-2147483648	; 0x80000000
   17ff0:	lsr	r3, r3, #31
   17ff4:	cmp	fp, r4
   17ff8:	movge	r2, #0
   17ffc:	andlt	r2, r3, #1
   18000:	cmp	r2, #0
   18004:	beq	180f4 <strspn@plt+0x6ebc>
   18008:	cmp	r7, #0
   1800c:	blt	181dc <strspn@plt+0x6fa4>
   18010:	bne	181d4 <strspn@plt+0x6f9c>
   18014:	mov	r5, #64	; 0x40
   18018:	mov	r1, r7
   1801c:	mov	r0, r5
   18020:	str	r3, [sp, #4]
   18024:	bl	18aa8 <strspn@plt+0x7870>
   18028:	mov	r1, r7
   1802c:	mov	r4, r0
   18030:	mov	r0, r5
   18034:	bl	18cc8 <strspn@plt+0x7a90>
   18038:	ldr	r3, [sp, #4]
   1803c:	sub	r5, r5, r1
   18040:	cmp	r9, #0
   18044:	sub	r2, r4, r6
   18048:	streq	r9, [r8]
   1804c:	cmp	r2, sl
   18050:	bge	180d4 <strspn@plt+0x6e9c>
   18054:	cmp	sl, #0
   18058:	blt	18174 <strspn@plt+0x6f3c>
   1805c:	cmp	r6, #0
   18060:	blt	18080 <strspn@plt+0x6e48>
   18064:	mvn	r2, #-2147483648	; 0x80000000
   18068:	sub	r2, r2, sl
   1806c:	cmp	r6, r2
   18070:	movle	r2, #0
   18074:	movgt	r2, #1
   18078:	cmp	r2, #0
   1807c:	bne	18170 <strspn@plt+0x6f38>
   18080:	add	r6, r6, sl
   18084:	cmp	fp, r6
   18088:	movge	r3, #0
   1808c:	andlt	r3, r3, #1
   18090:	cmp	r3, #0
   18094:	mov	r4, r6
   18098:	bne	18170 <strspn@plt+0x6f38>
   1809c:	cmp	r7, #0
   180a0:	blt	18188 <strspn@plt+0x6f50>
   180a4:	beq	180d0 <strspn@plt+0x6e98>
   180a8:	cmp	r6, #0
   180ac:	blt	1822c <strspn@plt+0x6ff4>
   180b0:	mov	r1, r7
   180b4:	mvn	r0, #-2147483648	; 0x80000000
   180b8:	bl	18aa8 <strspn@plt+0x7870>
   180bc:	cmp	r6, r0
   180c0:	movle	r0, #0
   180c4:	movgt	r0, #1
   180c8:	cmp	r0, #0
   180cc:	bne	18170 <strspn@plt+0x6f38>
   180d0:	mul	r5, r6, r7
   180d4:	mov	r1, r5
   180d8:	mov	r0, r9
   180dc:	bl	1845c <strspn@plt+0x7224>
   180e0:	cmp	r0, #0
   180e4:	beq	18158 <strspn@plt+0x6f20>
   180e8:	str	r4, [r8]
   180ec:	add	sp, sp, #12
   180f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   180f4:	cmp	r7, #0
   180f8:	blt	181b4 <strspn@plt+0x6f7c>
   180fc:	beq	18014 <strspn@plt+0x6ddc>
   18100:	cmp	r4, #0
   18104:	blt	181e4 <strspn@plt+0x6fac>
   18108:	mov	r1, r7
   1810c:	mvn	r0, #-2147483648	; 0x80000000
   18110:	str	r3, [sp, #4]
   18114:	bl	18aa8 <strspn@plt+0x7870>
   18118:	ldr	r3, [sp, #4]
   1811c:	cmp	r0, r4
   18120:	movge	r0, #0
   18124:	movlt	r0, #1
   18128:	cmp	r0, #0
   1812c:	mvnne	r5, #-2147483648	; 0x80000000
   18130:	bne	18018 <strspn@plt+0x6de0>
   18134:	mul	r5, r7, r4
   18138:	cmp	r5, #63	; 0x3f
   1813c:	bgt	18040 <strspn@plt+0x6e08>
   18140:	b	18014 <strspn@plt+0x6ddc>
   18144:	rsb	r1, r4, #-2147483648	; 0x80000000
   18148:	cmp	r6, r1
   1814c:	movge	r1, #0
   18150:	movlt	r1, #1
   18154:	b	17fe0 <strspn@plt+0x6da8>
   18158:	adds	r5, r5, #0
   1815c:	movne	r5, #1
   18160:	cmp	r9, #0
   18164:	orreq	r5, r5, #1
   18168:	cmp	r5, #0
   1816c:	beq	180e8 <strspn@plt+0x6eb0>
   18170:	bl	183a8 <strspn@plt+0x7170>
   18174:	rsb	r2, sl, #-2147483648	; 0x80000000
   18178:	cmp	r6, r2
   1817c:	movge	r2, #0
   18180:	movlt	r2, #1
   18184:	b	18078 <strspn@plt+0x6e40>
   18188:	cmp	r6, #0
   1818c:	blt	18210 <strspn@plt+0x6fd8>
   18190:	cmn	r7, #1
   18194:	beq	180d0 <strspn@plt+0x6e98>
   18198:	mov	r1, r7
   1819c:	mov	r0, #-2147483648	; 0x80000000
   181a0:	bl	18aa8 <strspn@plt+0x7870>
   181a4:	cmp	r6, r0
   181a8:	movle	r0, #0
   181ac:	movgt	r0, #1
   181b0:	b	180c8 <strspn@plt+0x6e90>
   181b4:	cmp	r4, #0
   181b8:	blt	18250 <strspn@plt+0x7018>
   181bc:	cmn	r7, #1
   181c0:	beq	18134 <strspn@plt+0x6efc>
   181c4:	str	r3, [sp, #4]
   181c8:	mov	r1, r7
   181cc:	mov	r0, #-2147483648	; 0x80000000
   181d0:	b	18114 <strspn@plt+0x6edc>
   181d4:	mov	r4, fp
   181d8:	b	18108 <strspn@plt+0x6ed0>
   181dc:	mov	r4, fp
   181e0:	b	181bc <strspn@plt+0x6f84>
   181e4:	cmn	r4, #1
   181e8:	beq	18134 <strspn@plt+0x6efc>
   181ec:	mov	r1, r4
   181f0:	mov	r0, #-2147483648	; 0x80000000
   181f4:	str	r3, [sp, #4]
   181f8:	bl	18aa8 <strspn@plt+0x7870>
   181fc:	ldr	r3, [sp, #4]
   18200:	cmp	r7, r0
   18204:	movle	r0, #0
   18208:	movgt	r0, #1
   1820c:	b	18128 <strspn@plt+0x6ef0>
   18210:	mov	r1, r7
   18214:	mvn	r0, #-2147483648	; 0x80000000
   18218:	bl	18aa8 <strspn@plt+0x7870>
   1821c:	cmp	r6, r0
   18220:	movge	r0, #0
   18224:	movlt	r0, #1
   18228:	b	180c8 <strspn@plt+0x6e90>
   1822c:	cmn	r6, #1
   18230:	beq	180d0 <strspn@plt+0x6e98>
   18234:	mov	r1, r6
   18238:	mov	r0, #-2147483648	; 0x80000000
   1823c:	bl	18aa8 <strspn@plt+0x7870>
   18240:	cmp	r7, r0
   18244:	movle	r0, #0
   18248:	movgt	r0, #1
   1824c:	b	180c8 <strspn@plt+0x6e90>
   18250:	mov	r1, r7
   18254:	mvn	r0, #-2147483648	; 0x80000000
   18258:	str	r3, [sp, #4]
   1825c:	bl	18aa8 <strspn@plt+0x7870>
   18260:	ldr	r3, [sp, #4]
   18264:	cmp	r0, r4
   18268:	movle	r0, #0
   1826c:	movgt	r0, #1
   18270:	b	18128 <strspn@plt+0x6ef0>
   18274:	push	{r4, lr}
   18278:	mov	r1, #1
   1827c:	bl	183e8 <strspn@plt+0x71b0>
   18280:	cmp	r0, #0
   18284:	popne	{r4, pc}
   18288:	bl	183a8 <strspn@plt+0x7170>
   1828c:	push	{r4, lr}
   18290:	mov	r1, #1
   18294:	bl	183e8 <strspn@plt+0x71b0>
   18298:	cmp	r0, #0
   1829c:	popne	{r4, pc}
   182a0:	bl	183a8 <strspn@plt+0x7170>
   182a4:	push	{r4, lr}
   182a8:	bl	183e8 <strspn@plt+0x71b0>
   182ac:	cmp	r0, #0
   182b0:	popne	{r4, pc}
   182b4:	bl	183a8 <strspn@plt+0x7170>
   182b8:	push	{r4, lr}
   182bc:	bl	183e8 <strspn@plt+0x71b0>
   182c0:	cmp	r0, #0
   182c4:	popne	{r4, pc}
   182c8:	bl	183a8 <strspn@plt+0x7170>
   182cc:	push	{r4, r5, r6, lr}
   182d0:	mov	r6, r0
   182d4:	mov	r0, r1
   182d8:	mov	r4, r1
   182dc:	bl	18430 <strspn@plt+0x71f8>
   182e0:	subs	r5, r0, #0
   182e4:	beq	182fc <strspn@plt+0x70c4>
   182e8:	mov	r2, r4
   182ec:	mov	r1, r6
   182f0:	bl	10fb0 <memcpy@plt>
   182f4:	mov	r0, r5
   182f8:	pop	{r4, r5, r6, pc}
   182fc:	bl	183a8 <strspn@plt+0x7170>
   18300:	push	{r4, r5, r6, lr}
   18304:	mov	r6, r0
   18308:	mov	r0, r1
   1830c:	mov	r4, r1
   18310:	bl	18430 <strspn@plt+0x71f8>
   18314:	subs	r5, r0, #0
   18318:	beq	18330 <strspn@plt+0x70f8>
   1831c:	mov	r2, r4
   18320:	mov	r1, r6
   18324:	bl	10fb0 <memcpy@plt>
   18328:	mov	r0, r5
   1832c:	pop	{r4, r5, r6, pc}
   18330:	bl	183a8 <strspn@plt+0x7170>
   18334:	push	{r4, r5, r6, lr}
   18338:	mov	r6, r0
   1833c:	add	r0, r1, #1
   18340:	mov	r4, r1
   18344:	bl	18430 <strspn@plt+0x71f8>
   18348:	subs	r5, r0, #0
   1834c:	beq	1836c <strspn@plt+0x7134>
   18350:	mov	r3, #0
   18354:	mov	r1, r6
   18358:	strb	r3, [r5, r4]
   1835c:	mov	r2, r4
   18360:	bl	10fb0 <memcpy@plt>
   18364:	mov	r0, r5
   18368:	pop	{r4, r5, r6, pc}
   1836c:	bl	183a8 <strspn@plt+0x7170>
   18370:	push	{r4, r5, r6, lr}
   18374:	mov	r6, r0
   18378:	bl	11100 <strlen@plt>
   1837c:	add	r4, r0, #1
   18380:	mov	r0, r4
   18384:	bl	18430 <strspn@plt+0x71f8>
   18388:	subs	r5, r0, #0
   1838c:	beq	183a4 <strspn@plt+0x716c>
   18390:	mov	r2, r4
   18394:	mov	r1, r6
   18398:	bl	10fb0 <memcpy@plt>
   1839c:	mov	r0, r5
   183a0:	pop	{r4, r5, r6, pc}
   183a4:	bl	183a8 <strspn@plt+0x7170>
   183a8:	ldr	r3, [pc, #44]	; 183dc <strspn@plt+0x71a4>
   183ac:	push	{r4, lr}
   183b0:	mov	r2, #5
   183b4:	ldr	r1, [pc, #36]	; 183e0 <strspn@plt+0x71a8>
   183b8:	mov	r0, #0
   183bc:	ldr	r4, [r3]
   183c0:	bl	10fec <dcgettext@plt>
   183c4:	ldr	r2, [pc, #24]	; 183e4 <strspn@plt+0x71ac>
   183c8:	mov	r1, #0
   183cc:	mov	r3, r0
   183d0:	mov	r0, r4
   183d4:	bl	11088 <error@plt>
   183d8:	bl	1122c <abort@plt>
   183dc:	andeq	sl, r2, r0, lsr #2
   183e0:	andeq	r9, r1, r8, lsl #29
   183e4:	andeq	r9, r1, r8, lsr sl
   183e8:	cmp	r1, #0
   183ec:	cmpne	r0, #0
   183f0:	moveq	r1, #1
   183f4:	moveq	r0, r1
   183f8:	umull	r2, r3, r0, r1
   183fc:	adds	r3, r3, #0
   18400:	movne	r3, #1
   18404:	cmp	r2, #0
   18408:	blt	18418 <strspn@plt+0x71e0>
   1840c:	cmp	r3, #0
   18410:	bne	18418 <strspn@plt+0x71e0>
   18414:	b	10f38 <calloc@plt>
   18418:	push	{r4, lr}
   1841c:	bl	11130 <__errno_location@plt>
   18420:	mov	r3, #12
   18424:	str	r3, [r0]
   18428:	mov	r0, #0
   1842c:	pop	{r4, pc}
   18430:	cmp	r0, #0
   18434:	moveq	r0, #1
   18438:	cmp	r0, #0
   1843c:	blt	18444 <strspn@plt+0x720c>
   18440:	b	110a0 <malloc@plt>
   18444:	push	{r4, lr}
   18448:	bl	11130 <__errno_location@plt>
   1844c:	mov	r3, #12
   18450:	str	r3, [r0]
   18454:	mov	r0, #0
   18458:	pop	{r4, pc}
   1845c:	cmp	r0, #0
   18460:	beq	18484 <strspn@plt+0x724c>
   18464:	cmp	r1, #0
   18468:	push	{lr}		; (str lr, [sp, #-4]!)
   1846c:	sub	sp, sp, #12
   18470:	beq	1848c <strspn@plt+0x7254>
   18474:	blt	184a4 <strspn@plt+0x726c>
   18478:	add	sp, sp, #12
   1847c:	pop	{lr}		; (ldr lr, [sp], #4)
   18480:	b	10ff8 <realloc@plt>
   18484:	mov	r0, r1
   18488:	b	18430 <strspn@plt+0x71f8>
   1848c:	str	r1, [sp, #4]
   18490:	bl	13014 <strspn@plt+0x1ddc>
   18494:	ldr	r3, [sp, #4]
   18498:	mov	r0, r3
   1849c:	add	sp, sp, #12
   184a0:	pop	{pc}		; (ldr pc, [sp], #4)
   184a4:	bl	11130 <__errno_location@plt>
   184a8:	mov	r2, #12
   184ac:	mov	r3, #0
   184b0:	str	r2, [r0]
   184b4:	b	18498 <strspn@plt+0x7260>
   184b8:	push	{r4, r5, r6, lr}
   184bc:	mov	r4, r0
   184c0:	bl	11070 <__fpending@plt>
   184c4:	ldr	r5, [r4]
   184c8:	and	r5, r5, #32
   184cc:	mov	r6, r0
   184d0:	mov	r0, r4
   184d4:	bl	18534 <strspn@plt+0x72fc>
   184d8:	cmp	r5, #0
   184dc:	mov	r4, r0
   184e0:	bne	18500 <strspn@plt+0x72c8>
   184e4:	cmp	r0, #0
   184e8:	beq	184f8 <strspn@plt+0x72c0>
   184ec:	cmp	r6, #0
   184f0:	beq	1851c <strspn@plt+0x72e4>
   184f4:	mvn	r4, #0
   184f8:	mov	r0, r4
   184fc:	pop	{r4, r5, r6, pc}
   18500:	cmp	r0, #0
   18504:	bne	184f4 <strspn@plt+0x72bc>
   18508:	bl	11130 <__errno_location@plt>
   1850c:	str	r4, [r0]
   18510:	mvn	r4, #0
   18514:	mov	r0, r4
   18518:	pop	{r4, r5, r6, pc}
   1851c:	bl	11130 <__errno_location@plt>
   18520:	ldr	r4, [r0]
   18524:	subs	r4, r4, #9
   18528:	mvnne	r4, #0
   1852c:	mov	r0, r4
   18530:	pop	{r4, r5, r6, pc}
   18534:	push	{r4, r5, lr}
   18538:	sub	sp, sp, #12
   1853c:	mov	r4, r0
   18540:	bl	11178 <fileno@plt>
   18544:	cmp	r0, #0
   18548:	mov	r0, r4
   1854c:	blt	185c8 <strspn@plt+0x7390>
   18550:	bl	110c4 <__freading@plt>
   18554:	cmp	r0, #0
   18558:	bne	18594 <strspn@plt+0x735c>
   1855c:	mov	r0, r4
   18560:	bl	185d4 <strspn@plt+0x739c>
   18564:	cmp	r0, #0
   18568:	beq	185c4 <strspn@plt+0x738c>
   1856c:	bl	11130 <__errno_location@plt>
   18570:	mov	r5, r0
   18574:	mov	r0, r4
   18578:	ldr	r4, [r5]
   1857c:	bl	11190 <fclose@plt>
   18580:	cmp	r4, #0
   18584:	mvnne	r0, #0
   18588:	strne	r4, [r5]
   1858c:	add	sp, sp, #12
   18590:	pop	{r4, r5, pc}
   18594:	mov	r0, r4
   18598:	bl	11178 <fileno@plt>
   1859c:	mov	r3, #1
   185a0:	str	r3, [sp]
   185a4:	mov	r2, #0
   185a8:	mov	r3, #0
   185ac:	bl	1104c <lseek64@plt>
   185b0:	mvn	r3, #0
   185b4:	mvn	r2, #0
   185b8:	cmp	r1, r3
   185bc:	cmpeq	r0, r2
   185c0:	bne	1855c <strspn@plt+0x7324>
   185c4:	mov	r0, r4
   185c8:	add	sp, sp, #12
   185cc:	pop	{r4, r5, lr}
   185d0:	b	11190 <fclose@plt>
   185d4:	push	{r4, lr}
   185d8:	subs	r4, r0, #0
   185dc:	sub	sp, sp, #8
   185e0:	beq	185fc <strspn@plt+0x73c4>
   185e4:	bl	110c4 <__freading@plt>
   185e8:	cmp	r0, #0
   185ec:	beq	185fc <strspn@plt+0x73c4>
   185f0:	ldr	r3, [r4]
   185f4:	tst	r3, #256	; 0x100
   185f8:	bne	1860c <strspn@plt+0x73d4>
   185fc:	mov	r0, r4
   18600:	add	sp, sp, #8
   18604:	pop	{r4, lr}
   18608:	b	10f74 <fflush@plt>
   1860c:	mov	r3, #1
   18610:	str	r3, [sp]
   18614:	mov	r2, #0
   18618:	mov	r3, #0
   1861c:	mov	r0, r4
   18620:	bl	18634 <strspn@plt+0x73fc>
   18624:	mov	r0, r4
   18628:	add	sp, sp, #8
   1862c:	pop	{r4, lr}
   18630:	b	10f74 <fflush@plt>
   18634:	push	{r4, r5, r6, r7, r8, lr}
   18638:	sub	sp, sp, #8
   1863c:	ldmib	r0, {ip, lr}
   18640:	mov	r4, r0
   18644:	ldr	r5, [sp, #32]
   18648:	cmp	lr, ip
   1864c:	beq	18664 <strspn@plt+0x742c>
   18650:	str	r5, [sp, #32]
   18654:	mov	r0, r4
   18658:	add	sp, sp, #8
   1865c:	pop	{r4, r5, r6, r7, r8, lr}
   18660:	b	1119c <fseeko64@plt>
   18664:	ldr	lr, [r0, #20]
   18668:	ldr	ip, [r0, #16]
   1866c:	cmp	lr, ip
   18670:	bne	18650 <strspn@plt+0x7418>
   18674:	ldr	r8, [r0, #36]	; 0x24
   18678:	cmp	r8, #0
   1867c:	bne	18650 <strspn@plt+0x7418>
   18680:	mov	r6, r2
   18684:	mov	r7, r3
   18688:	bl	11178 <fileno@plt>
   1868c:	mov	r2, r6
   18690:	mov	r3, r7
   18694:	str	r5, [sp]
   18698:	bl	1104c <lseek64@plt>
   1869c:	mvn	r3, #0
   186a0:	mvn	r2, #0
   186a4:	cmp	r1, r3
   186a8:	cmpeq	r0, r2
   186ac:	beq	186cc <strspn@plt+0x7494>
   186b0:	ldr	r3, [r4]
   186b4:	strd	r0, [r4, #80]	; 0x50
   186b8:	mov	r0, r8
   186bc:	bic	r3, r3, #16
   186c0:	str	r3, [r4]
   186c4:	add	sp, sp, #8
   186c8:	pop	{r4, r5, r6, r7, r8, pc}
   186cc:	mvn	r0, #0
   186d0:	b	186c4 <strspn@plt+0x748c>
   186d4:	push	{r4, lr}
   186d8:	mov	r0, #14
   186dc:	bl	111e4 <nl_langinfo@plt>
   186e0:	cmp	r0, #0
   186e4:	beq	186fc <strspn@plt+0x74c4>
   186e8:	ldrb	r2, [r0]
   186ec:	ldr	r3, [pc, #16]	; 18704 <strspn@plt+0x74cc>
   186f0:	cmp	r2, #0
   186f4:	moveq	r0, r3
   186f8:	pop	{r4, pc}
   186fc:	ldr	r0, [pc]	; 18704 <strspn@plt+0x74cc>
   18700:	pop	{r4, pc}
   18704:	muleq	r1, ip, lr
   18708:	push	{r4, r5, r6, r7, lr}
   1870c:	subs	r6, r0, #0
   18710:	sub	sp, sp, #12
   18714:	addeq	r6, sp, #4
   18718:	mov	r0, r6
   1871c:	mov	r5, r2
   18720:	mov	r7, r1
   18724:	bl	1107c <mbrtowc@plt>
   18728:	cmp	r5, #0
   1872c:	cmnne	r0, #3
   18730:	mov	r4, r0
   18734:	bls	18750 <strspn@plt+0x7518>
   18738:	mov	r0, #0
   1873c:	bl	187a8 <strspn@plt+0x7570>
   18740:	cmp	r0, #0
   18744:	moveq	r4, #1
   18748:	ldrbeq	r3, [r7]
   1874c:	streq	r3, [r6]
   18750:	mov	r0, r4
   18754:	add	sp, sp, #12
   18758:	pop	{r4, r5, r6, r7, pc}
   1875c:	push	{r4, r5, r6, lr}
   18760:	subs	r4, r2, #0
   18764:	mov	r6, r0
   18768:	mov	r5, r1
   1876c:	beq	18798 <strspn@plt+0x7560>
   18770:	mov	r1, r4
   18774:	mvn	r0, #0
   18778:	bl	1889c <strspn@plt+0x7664>
   1877c:	cmp	r0, r5
   18780:	bcs	18798 <strspn@plt+0x7560>
   18784:	bl	11130 <__errno_location@plt>
   18788:	mov	r3, #12
   1878c:	str	r3, [r0]
   18790:	mov	r0, #0
   18794:	pop	{r4, r5, r6, pc}
   18798:	mul	r1, r5, r4
   1879c:	mov	r0, r6
   187a0:	pop	{r4, r5, r6, lr}
   187a4:	b	1845c <strspn@plt+0x7224>
   187a8:	push	{lr}		; (str lr, [sp, #-4]!)
   187ac:	sub	sp, sp, #268	; 0x10c
   187b0:	add	r1, sp, #4
   187b4:	ldr	r2, [pc, #60]	; 187f8 <strspn@plt+0x75c0>
   187b8:	bl	18804 <strspn@plt+0x75cc>
   187bc:	cmp	r0, #0
   187c0:	movne	r0, #0
   187c4:	bne	187f0 <strspn@plt+0x75b8>
   187c8:	ldr	r1, [pc, #44]	; 187fc <strspn@plt+0x75c4>
   187cc:	add	r0, sp, #4
   187d0:	bl	10f5c <strcmp@plt>
   187d4:	cmp	r0, #0
   187d8:	beq	187f0 <strspn@plt+0x75b8>
   187dc:	add	r0, sp, #4
   187e0:	ldr	r1, [pc, #24]	; 18800 <strspn@plt+0x75c8>
   187e4:	bl	10f5c <strcmp@plt>
   187e8:	adds	r0, r0, #0
   187ec:	movne	r0, #1
   187f0:	add	sp, sp, #268	; 0x10c
   187f4:	pop	{pc}		; (ldr pc, [sp], #4)
   187f8:	andeq	r0, r0, r1, lsl #2
   187fc:	andeq	r9, r1, r4, lsr #29
   18800:	andeq	r9, r1, r8, lsr #29
   18804:	push	{r4, r5, r6, lr}
   18808:	mov	r5, r1
   1880c:	mov	r1, #0
   18810:	mov	r4, r2
   18814:	bl	111b4 <setlocale@plt>
   18818:	subs	r6, r0, #0
   1881c:	beq	18878 <strspn@plt+0x7640>
   18820:	bl	11100 <strlen@plt>
   18824:	cmp	r4, r0
   18828:	bhi	18860 <strspn@plt+0x7628>
   1882c:	cmp	r4, #0
   18830:	bne	1883c <strspn@plt+0x7604>
   18834:	mov	r0, #34	; 0x22
   18838:	pop	{r4, r5, r6, pc}
   1883c:	sub	r4, r4, #1
   18840:	mov	r1, r6
   18844:	mov	r2, r4
   18848:	mov	r0, r5
   1884c:	bl	10fb0 <memcpy@plt>
   18850:	mov	r3, #0
   18854:	strb	r3, [r5, r4]
   18858:	mov	r0, #34	; 0x22
   1885c:	pop	{r4, r5, r6, pc}
   18860:	add	r2, r0, #1
   18864:	mov	r1, r6
   18868:	mov	r0, r5
   1886c:	bl	10fb0 <memcpy@plt>
   18870:	mov	r0, #0
   18874:	pop	{r4, r5, r6, pc}
   18878:	cmp	r4, #0
   1887c:	beq	1888c <strspn@plt+0x7654>
   18880:	strb	r6, [r5]
   18884:	mov	r0, #22
   18888:	pop	{r4, r5, r6, pc}
   1888c:	mov	r0, #22
   18890:	pop	{r4, r5, r6, pc}
   18894:	mov	r1, #0
   18898:	b	111b4 <setlocale@plt>
   1889c:	subs	r2, r1, #1
   188a0:	bxeq	lr
   188a4:	bcc	18a7c <strspn@plt+0x7844>
   188a8:	cmp	r0, r1
   188ac:	bls	18a60 <strspn@plt+0x7828>
   188b0:	tst	r1, r2
   188b4:	beq	18a6c <strspn@plt+0x7834>
   188b8:	clz	r3, r0
   188bc:	clz	r2, r1
   188c0:	sub	r3, r2, r3
   188c4:	rsbs	r3, r3, #31
   188c8:	addne	r3, r3, r3, lsl #1
   188cc:	mov	r2, #0
   188d0:	addne	pc, pc, r3, lsl #2
   188d4:	nop			; (mov r0, r0)
   188d8:	cmp	r0, r1, lsl #31
   188dc:	adc	r2, r2, r2
   188e0:	subcs	r0, r0, r1, lsl #31
   188e4:	cmp	r0, r1, lsl #30
   188e8:	adc	r2, r2, r2
   188ec:	subcs	r0, r0, r1, lsl #30
   188f0:	cmp	r0, r1, lsl #29
   188f4:	adc	r2, r2, r2
   188f8:	subcs	r0, r0, r1, lsl #29
   188fc:	cmp	r0, r1, lsl #28
   18900:	adc	r2, r2, r2
   18904:	subcs	r0, r0, r1, lsl #28
   18908:	cmp	r0, r1, lsl #27
   1890c:	adc	r2, r2, r2
   18910:	subcs	r0, r0, r1, lsl #27
   18914:	cmp	r0, r1, lsl #26
   18918:	adc	r2, r2, r2
   1891c:	subcs	r0, r0, r1, lsl #26
   18920:	cmp	r0, r1, lsl #25
   18924:	adc	r2, r2, r2
   18928:	subcs	r0, r0, r1, lsl #25
   1892c:	cmp	r0, r1, lsl #24
   18930:	adc	r2, r2, r2
   18934:	subcs	r0, r0, r1, lsl #24
   18938:	cmp	r0, r1, lsl #23
   1893c:	adc	r2, r2, r2
   18940:	subcs	r0, r0, r1, lsl #23
   18944:	cmp	r0, r1, lsl #22
   18948:	adc	r2, r2, r2
   1894c:	subcs	r0, r0, r1, lsl #22
   18950:	cmp	r0, r1, lsl #21
   18954:	adc	r2, r2, r2
   18958:	subcs	r0, r0, r1, lsl #21
   1895c:	cmp	r0, r1, lsl #20
   18960:	adc	r2, r2, r2
   18964:	subcs	r0, r0, r1, lsl #20
   18968:	cmp	r0, r1, lsl #19
   1896c:	adc	r2, r2, r2
   18970:	subcs	r0, r0, r1, lsl #19
   18974:	cmp	r0, r1, lsl #18
   18978:	adc	r2, r2, r2
   1897c:	subcs	r0, r0, r1, lsl #18
   18980:	cmp	r0, r1, lsl #17
   18984:	adc	r2, r2, r2
   18988:	subcs	r0, r0, r1, lsl #17
   1898c:	cmp	r0, r1, lsl #16
   18990:	adc	r2, r2, r2
   18994:	subcs	r0, r0, r1, lsl #16
   18998:	cmp	r0, r1, lsl #15
   1899c:	adc	r2, r2, r2
   189a0:	subcs	r0, r0, r1, lsl #15
   189a4:	cmp	r0, r1, lsl #14
   189a8:	adc	r2, r2, r2
   189ac:	subcs	r0, r0, r1, lsl #14
   189b0:	cmp	r0, r1, lsl #13
   189b4:	adc	r2, r2, r2
   189b8:	subcs	r0, r0, r1, lsl #13
   189bc:	cmp	r0, r1, lsl #12
   189c0:	adc	r2, r2, r2
   189c4:	subcs	r0, r0, r1, lsl #12
   189c8:	cmp	r0, r1, lsl #11
   189cc:	adc	r2, r2, r2
   189d0:	subcs	r0, r0, r1, lsl #11
   189d4:	cmp	r0, r1, lsl #10
   189d8:	adc	r2, r2, r2
   189dc:	subcs	r0, r0, r1, lsl #10
   189e0:	cmp	r0, r1, lsl #9
   189e4:	adc	r2, r2, r2
   189e8:	subcs	r0, r0, r1, lsl #9
   189ec:	cmp	r0, r1, lsl #8
   189f0:	adc	r2, r2, r2
   189f4:	subcs	r0, r0, r1, lsl #8
   189f8:	cmp	r0, r1, lsl #7
   189fc:	adc	r2, r2, r2
   18a00:	subcs	r0, r0, r1, lsl #7
   18a04:	cmp	r0, r1, lsl #6
   18a08:	adc	r2, r2, r2
   18a0c:	subcs	r0, r0, r1, lsl #6
   18a10:	cmp	r0, r1, lsl #5
   18a14:	adc	r2, r2, r2
   18a18:	subcs	r0, r0, r1, lsl #5
   18a1c:	cmp	r0, r1, lsl #4
   18a20:	adc	r2, r2, r2
   18a24:	subcs	r0, r0, r1, lsl #4
   18a28:	cmp	r0, r1, lsl #3
   18a2c:	adc	r2, r2, r2
   18a30:	subcs	r0, r0, r1, lsl #3
   18a34:	cmp	r0, r1, lsl #2
   18a38:	adc	r2, r2, r2
   18a3c:	subcs	r0, r0, r1, lsl #2
   18a40:	cmp	r0, r1, lsl #1
   18a44:	adc	r2, r2, r2
   18a48:	subcs	r0, r0, r1, lsl #1
   18a4c:	cmp	r0, r1
   18a50:	adc	r2, r2, r2
   18a54:	subcs	r0, r0, r1
   18a58:	mov	r0, r2
   18a5c:	bx	lr
   18a60:	moveq	r0, #1
   18a64:	movne	r0, #0
   18a68:	bx	lr
   18a6c:	clz	r2, r1
   18a70:	rsb	r2, r2, #31
   18a74:	lsr	r0, r0, r2
   18a78:	bx	lr
   18a7c:	cmp	r0, #0
   18a80:	mvnne	r0, #0
   18a84:	b	18ce8 <strspn@plt+0x7ab0>
   18a88:	cmp	r1, #0
   18a8c:	beq	18a7c <strspn@plt+0x7844>
   18a90:	push	{r0, r1, lr}
   18a94:	bl	1889c <strspn@plt+0x7664>
   18a98:	pop	{r1, r2, lr}
   18a9c:	mul	r3, r2, r0
   18aa0:	sub	r1, r1, r3
   18aa4:	bx	lr
   18aa8:	cmp	r1, #0
   18aac:	beq	18cb8 <strspn@plt+0x7a80>
   18ab0:	eor	ip, r0, r1
   18ab4:	rsbmi	r1, r1, #0
   18ab8:	subs	r2, r1, #1
   18abc:	beq	18c84 <strspn@plt+0x7a4c>
   18ac0:	movs	r3, r0
   18ac4:	rsbmi	r3, r0, #0
   18ac8:	cmp	r3, r1
   18acc:	bls	18c90 <strspn@plt+0x7a58>
   18ad0:	tst	r1, r2
   18ad4:	beq	18ca0 <strspn@plt+0x7a68>
   18ad8:	clz	r2, r3
   18adc:	clz	r0, r1
   18ae0:	sub	r2, r0, r2
   18ae4:	rsbs	r2, r2, #31
   18ae8:	addne	r2, r2, r2, lsl #1
   18aec:	mov	r0, #0
   18af0:	addne	pc, pc, r2, lsl #2
   18af4:	nop			; (mov r0, r0)
   18af8:	cmp	r3, r1, lsl #31
   18afc:	adc	r0, r0, r0
   18b00:	subcs	r3, r3, r1, lsl #31
   18b04:	cmp	r3, r1, lsl #30
   18b08:	adc	r0, r0, r0
   18b0c:	subcs	r3, r3, r1, lsl #30
   18b10:	cmp	r3, r1, lsl #29
   18b14:	adc	r0, r0, r0
   18b18:	subcs	r3, r3, r1, lsl #29
   18b1c:	cmp	r3, r1, lsl #28
   18b20:	adc	r0, r0, r0
   18b24:	subcs	r3, r3, r1, lsl #28
   18b28:	cmp	r3, r1, lsl #27
   18b2c:	adc	r0, r0, r0
   18b30:	subcs	r3, r3, r1, lsl #27
   18b34:	cmp	r3, r1, lsl #26
   18b38:	adc	r0, r0, r0
   18b3c:	subcs	r3, r3, r1, lsl #26
   18b40:	cmp	r3, r1, lsl #25
   18b44:	adc	r0, r0, r0
   18b48:	subcs	r3, r3, r1, lsl #25
   18b4c:	cmp	r3, r1, lsl #24
   18b50:	adc	r0, r0, r0
   18b54:	subcs	r3, r3, r1, lsl #24
   18b58:	cmp	r3, r1, lsl #23
   18b5c:	adc	r0, r0, r0
   18b60:	subcs	r3, r3, r1, lsl #23
   18b64:	cmp	r3, r1, lsl #22
   18b68:	adc	r0, r0, r0
   18b6c:	subcs	r3, r3, r1, lsl #22
   18b70:	cmp	r3, r1, lsl #21
   18b74:	adc	r0, r0, r0
   18b78:	subcs	r3, r3, r1, lsl #21
   18b7c:	cmp	r3, r1, lsl #20
   18b80:	adc	r0, r0, r0
   18b84:	subcs	r3, r3, r1, lsl #20
   18b88:	cmp	r3, r1, lsl #19
   18b8c:	adc	r0, r0, r0
   18b90:	subcs	r3, r3, r1, lsl #19
   18b94:	cmp	r3, r1, lsl #18
   18b98:	adc	r0, r0, r0
   18b9c:	subcs	r3, r3, r1, lsl #18
   18ba0:	cmp	r3, r1, lsl #17
   18ba4:	adc	r0, r0, r0
   18ba8:	subcs	r3, r3, r1, lsl #17
   18bac:	cmp	r3, r1, lsl #16
   18bb0:	adc	r0, r0, r0
   18bb4:	subcs	r3, r3, r1, lsl #16
   18bb8:	cmp	r3, r1, lsl #15
   18bbc:	adc	r0, r0, r0
   18bc0:	subcs	r3, r3, r1, lsl #15
   18bc4:	cmp	r3, r1, lsl #14
   18bc8:	adc	r0, r0, r0
   18bcc:	subcs	r3, r3, r1, lsl #14
   18bd0:	cmp	r3, r1, lsl #13
   18bd4:	adc	r0, r0, r0
   18bd8:	subcs	r3, r3, r1, lsl #13
   18bdc:	cmp	r3, r1, lsl #12
   18be0:	adc	r0, r0, r0
   18be4:	subcs	r3, r3, r1, lsl #12
   18be8:	cmp	r3, r1, lsl #11
   18bec:	adc	r0, r0, r0
   18bf0:	subcs	r3, r3, r1, lsl #11
   18bf4:	cmp	r3, r1, lsl #10
   18bf8:	adc	r0, r0, r0
   18bfc:	subcs	r3, r3, r1, lsl #10
   18c00:	cmp	r3, r1, lsl #9
   18c04:	adc	r0, r0, r0
   18c08:	subcs	r3, r3, r1, lsl #9
   18c0c:	cmp	r3, r1, lsl #8
   18c10:	adc	r0, r0, r0
   18c14:	subcs	r3, r3, r1, lsl #8
   18c18:	cmp	r3, r1, lsl #7
   18c1c:	adc	r0, r0, r0
   18c20:	subcs	r3, r3, r1, lsl #7
   18c24:	cmp	r3, r1, lsl #6
   18c28:	adc	r0, r0, r0
   18c2c:	subcs	r3, r3, r1, lsl #6
   18c30:	cmp	r3, r1, lsl #5
   18c34:	adc	r0, r0, r0
   18c38:	subcs	r3, r3, r1, lsl #5
   18c3c:	cmp	r3, r1, lsl #4
   18c40:	adc	r0, r0, r0
   18c44:	subcs	r3, r3, r1, lsl #4
   18c48:	cmp	r3, r1, lsl #3
   18c4c:	adc	r0, r0, r0
   18c50:	subcs	r3, r3, r1, lsl #3
   18c54:	cmp	r3, r1, lsl #2
   18c58:	adc	r0, r0, r0
   18c5c:	subcs	r3, r3, r1, lsl #2
   18c60:	cmp	r3, r1, lsl #1
   18c64:	adc	r0, r0, r0
   18c68:	subcs	r3, r3, r1, lsl #1
   18c6c:	cmp	r3, r1
   18c70:	adc	r0, r0, r0
   18c74:	subcs	r3, r3, r1
   18c78:	cmp	ip, #0
   18c7c:	rsbmi	r0, r0, #0
   18c80:	bx	lr
   18c84:	teq	ip, r0
   18c88:	rsbmi	r0, r0, #0
   18c8c:	bx	lr
   18c90:	movcc	r0, #0
   18c94:	asreq	r0, ip, #31
   18c98:	orreq	r0, r0, #1
   18c9c:	bx	lr
   18ca0:	clz	r2, r1
   18ca4:	rsb	r2, r2, #31
   18ca8:	cmp	ip, #0
   18cac:	lsr	r0, r3, r2
   18cb0:	rsbmi	r0, r0, #0
   18cb4:	bx	lr
   18cb8:	cmp	r0, #0
   18cbc:	mvngt	r0, #-2147483648	; 0x80000000
   18cc0:	movlt	r0, #-2147483648	; 0x80000000
   18cc4:	b	18ce8 <strspn@plt+0x7ab0>
   18cc8:	cmp	r1, #0
   18ccc:	beq	18cb8 <strspn@plt+0x7a80>
   18cd0:	push	{r0, r1, lr}
   18cd4:	bl	18ab0 <strspn@plt+0x7878>
   18cd8:	pop	{r1, r2, lr}
   18cdc:	mul	r3, r2, r0
   18ce0:	sub	r1, r1, r3
   18ce4:	bx	lr
   18ce8:	push	{r1, lr}
   18cec:	mov	r0, #8
   18cf0:	bl	10f50 <raise@plt>
   18cf4:	pop	{r1, pc}
   18cf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18cfc:	mov	r7, r0
   18d00:	ldr	r6, [pc, #72]	; 18d50 <strspn@plt+0x7b18>
   18d04:	ldr	r5, [pc, #72]	; 18d54 <strspn@plt+0x7b1c>
   18d08:	add	r6, pc, r6
   18d0c:	add	r5, pc, r5
   18d10:	sub	r6, r6, r5
   18d14:	mov	r8, r1
   18d18:	mov	r9, r2
   18d1c:	bl	10f18 <calloc@plt-0x20>
   18d20:	asrs	r6, r6, #2
   18d24:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18d28:	mov	r4, #0
   18d2c:	add	r4, r4, #1
   18d30:	ldr	r3, [r5], #4
   18d34:	mov	r2, r9
   18d38:	mov	r1, r8
   18d3c:	mov	r0, r7
   18d40:	blx	r3
   18d44:	cmp	r6, r4
   18d48:	bne	18d2c <strspn@plt+0x7af4>
   18d4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18d50:	andeq	r1, r1, r0, lsl #4
   18d54:	strdeq	r1, [r1], -r8
   18d58:	bx	lr
   18d5c:	ldr	r3, [pc, #12]	; 18d70 <strspn@plt+0x7b38>
   18d60:	mov	r1, #0
   18d64:	add	r3, pc, r3
   18d68:	ldr	r2, [r3]
   18d6c:	b	11148 <__cxa_atexit@plt>
   18d70:	andeq	r1, r1, ip, lsr #7

Disassembly of section .fini:

00018d74 <.fini>:
   18d74:	push	{r3, lr}
   18d78:	pop	{r3, pc}
