<stg><name>ALU::ALU_ALU::perform_operation</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %A), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %B), !map !41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %op_code), !map !45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %result), !map !49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %carry_borrow), !map !53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str4, i32 0, i32 0, i4* %A) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str5, i32 0, i32 0, i4* %B) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str8, [8 x i8]* @p_str6, i32 0, i32 0, i3* %op_code) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [13 x i8]* @p_str7, [7 x i8]* @p_str9, i32 0, i32 0, i4* %result) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [7 x i8]* @p_str10, [13 x i8]* @p_str11, i32 0, i32 0, i1* %carry_borrow) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecProcessDef([4 x i8]* @p_str2, i32 0, [18 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  %val_V = call i3 @_ssdm_op_Read.ap_auto.volatile.i3P(i3* %op_code)

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:14  switch i3 %val_V, label %._crit_edge [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 -3, label %6
    i3 -2, label %7
    i3 -1, label %8
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="7"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_27 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="7"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %val_V_28 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_28"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="7"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_V_7 = xor i4 %val_V_28, %val_V_27

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="7"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_25 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %val_V_26 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_26"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_V_3 = and i4 %val_V_26, %val_V_25

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %res_V_6 = xor i4 %r_V_3, -1

]]></node>
<StgValue><ssdm name="res_V_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_23 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %val_V_24 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_24"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_V_6 = or i4 %val_V_24, %val_V_23

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_21 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %val_V_22 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_22"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_V_5 = and i4 %val_V_22, %val_V_21

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_11 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %res_V_3 = add i4 %val_V_11, -1

]]></node>
<StgValue><ssdm name="res_V_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %val_V_12 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %carry_3 = icmp eq i4 %val_V_12, 0

]]></node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_9 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %res_V_2 = add i4 %val_V_9, 1

]]></node>
<StgValue><ssdm name="res_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %val_V_10 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %carry_2 = icmp eq i4 %val_V_10, -1

]]></node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %val_V_6 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %res_V_1 = sub i4 %val_V_5, %val_V_6

]]></node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %val_V_7 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %val_V_8 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %carry_1 = icmp ult i4 %val_V_7, %val_V_8

]]></node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %res_V = add i4 %val_V_2, %val_V_1

]]></node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %val_V_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

]]></node>
<StgValue><ssdm name="val_V_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

]]></node>
<StgValue><ssdm name="val_V_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="4">
<![CDATA[
:5  %lhs_V = zext i4 %val_V_3 to i5

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="5" op_0_bw="4">
<![CDATA[
:6  %rhs_V = zext i4 %val_V_4 to i5

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %r_V = add i5 %rhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:8  %carry = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %r_V, i32 4)

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="val_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4">
<![CDATA[
._crit_edge:0  %v_V = phi i4 [ %r_V_7, %8 ], [ %res_V_6, %7 ], [ %r_V_6, %6 ], [ %r_V_5, %5 ], [ %res_V_3, %4 ], [ %res_V_2, %3 ], [ %res_V_1, %2 ], [ %res_V, %1 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
._crit_edge:1  %v = phi i1 [ false, %8 ], [ false, %7 ], [ false, %6 ], [ false, %5 ], [ %carry_3, %4 ], [ %carry_2, %3 ], [ %carry_1, %2 ], [ %carry, %1 ], [ false, %0 ]

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %result, i4 %v_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %carry_borrow, i1 %v)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0">
<![CDATA[
._crit_edge:5  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
