// Seed: 1021425191
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply1 id_5
);
  wire id_7;
  assign module_1.type_19 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7
    , id_17,
    output wire id_8,
    input wor id_9,
    input supply0 id_10
    , id_18,
    output supply0 id_11,
    output supply1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input wire id_15
);
  initial begin : LABEL_0
    id_17 <= {1 & 1, 1};
  end
  module_0 modCall_1 (
      id_15,
      id_11,
      id_4,
      id_4,
      id_8,
      id_12
  );
endmodule
