

================================================================
== Vitis HLS Report for 'node4_Pipeline_loop15_loop16_loop17'
================================================================
* Date:           Thu Jun 13 11:26:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   103974|   103974|  0.346 ms|  0.346 ms|  103974|  103974|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop15_loop16_loop17  |   103972|   103972|         6|          1|          1|  103968|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      180|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      145|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      145|      342|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_8ns_11_1_1_U1  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2  |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln143_1_fu_118_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln143_fu_246_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln144_1_fu_174_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln144_fu_213_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln145_fu_168_p2       |         +|   0|  0|  12|           4|           1|
    |and_ln143_fu_148_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln143_fu_112_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln144_fu_130_p2      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln145_fu_142_p2      |      icmp|   0|  0|  12|           4|           5|
    |or_ln144_fu_154_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln143_1_fu_252_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln143_fu_206_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln144_1_fu_219_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln144_2_fu_180_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln144_fu_160_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_136_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 180|          87|          59|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v63_load               |   9|          2|    4|          8|
    |indvar_flatten12_fu_66                  |   9|          2|   17|         34|
    |indvar_flatten_fu_58                    |   9|          2|   11|         22|
    |v61_fu_62                               |   9|          2|    7|         14|
    |v62_fu_54                               |   9|          2|    7|         14|
    |v63_fu_50                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   80|        160|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln143_reg_327                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln144_reg_321                |   1|   0|    1|          0|
    |indvar_flatten12_fu_66            |  17|   0|   17|          0|
    |indvar_flatten_fu_58              |  11|   0|   11|          0|
    |mul_ln147_reg_342                 |  11|   0|   11|          0|
    |select_ln144_1_reg_337            |   7|   0|    7|          0|
    |select_ln144_reg_332              |   4|   0|    4|          0|
    |v61_fu_62                         |   7|   0|    7|          0|
    |v62_fu_54                         |   7|   0|    7|          0|
    |v63_fu_50                         |   4|   0|    4|          0|
    |icmp_ln144_reg_321                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 145|  32|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  node4_Pipeline_loop15_loop16_loop17|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  node4_Pipeline_loop15_loop16_loop17|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  node4_Pipeline_loop15_loop16_loop17|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  node4_Pipeline_loop15_loop16_loop17|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  node4_Pipeline_loop15_loop16_loop17|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  node4_Pipeline_loop15_loop16_loop17|  return value|
|v60_address0  |  out|   17|   ap_memory|                                  v60|         array|
|v60_ce0       |  out|    1|   ap_memory|                                  v60|         array|
|v60_we0       |  out|    1|   ap_memory|                                  v60|         array|
|v60_d0        |  out|   32|   ap_memory|                                  v60|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

