/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2013 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Monday 3/10/14 07:52:56
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -output=/p/slx/pvesv/wfr_autogen/wfr -l=0 /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR/232_MISC_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/740_MISC_Debug_Registers.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_WFR_MISC_SW_DEF
#define DEF_WFR_MISC_SW_DEF

#define MISC_OFFSET						0x0000000
#define MISC_DEBUG_OFFSET					0X0080000
/*
* Table #6 of 232_MISC_Registers.xml - MISC_CFG_RSA_R2
* RSA helper variable, R-squared, derived from modulus - 2048 bits in 32 
* entries. The RSA engine modifies this during operation. The lower 256 bits 
* will match the digest upon successful validation.
*/
#define WFR_MISC_CFG_RSA_R2					(WFR_MISC + 0x000000000000)
#define WFR_MISC_CFG_RSA_R2_RESETCSR				0x0000000000000000ull
#define WFR_MISC_CFG_RSA_R2_DATA_SHIFT				0
#define WFR_MISC_CFG_RSA_R2_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_R2_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #7 of 232_MISC_Registers.xml - MISC_CFG_RSA_SIGNATURE
* RSA signature - 2048 bits in 32 entries. The RSA engine modifies this during 
* operation.
*/
#define WFR_MISC_CFG_RSA_SIGNATURE				(WFR_MISC + 0x000000000200)
#define WFR_MISC_CFG_RSA_SIGNATURE_RESETCSR			0x0000000000000000ull
#define WFR_MISC_CFG_RSA_SIGNATURE_DATA_SHIFT			0
#define WFR_MISC_CFG_RSA_SIGNATURE_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_SIGNATURE_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #8 of 232_MISC_Registers.xml - MISC_CFG_RSA_MODULUS
* RSA modulus - 2048 bits in 32 entries. The RSA engine modifies this during 
* operation.
*/
#define WFR_MISC_CFG_RSA_MODULUS				(WFR_MISC + 0x000000000400)
#define WFR_MISC_CFG_RSA_MODULUS_RESETCSR			0x0000000000000000ull
#define WFR_MISC_CFG_RSA_MODULUS_DATA_SHIFT			0
#define WFR_MISC_CFG_RSA_MODULUS_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_MODULUS_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #9 of 232_MISC_Registers.xml - MISC_CFG_SHA_PRELOAD
* This register provides an interface to preload data directly to the SHA engine 
* prior to loading firmware. Notably, the Code Signing System (CSS) flow 
* requires a CSS-formatted header to be signed and validated in addition to the 
* firmware.
*/
#define WFR_MISC_CFG_SHA_PRELOAD				(WFR_MISC + 0x000000000A00)
#define WFR_MISC_CFG_SHA_PRELOAD_RESETCSR			0x0000000000000000ull
#define WFR_MISC_CFG_SHA_PRELOAD_DATA_SHIFT			0
#define WFR_MISC_CFG_SHA_PRELOAD_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_SHA_PRELOAD_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #10 of 232_MISC_Registers.xml - MISC_CFG_RSA_CMD
* RSA engine command interface.
*/
#define WFR_MISC_CFG_RSA_CMD					(WFR_MISC + 0x000000000A08)
#define WFR_MISC_CFG_RSA_CMD_RESETCSR				0x0000000000000000ull
#define WFR_MISC_CFG_RSA_CMD_CMD_SHIFT				0
#define WFR_MISC_CFG_RSA_CMD_CMD_MASK				0x3ull
#define WFR_MISC_CFG_RSA_CMD_CMD_SMASK				0x3ull
/*
* Table #11 of 232_MISC_Registers.xml - MISC_CFG_RSA_MU
* RSA helper variable, mu, derived from modulus - 64 bits.
*/
#define WFR_MISC_CFG_RSA_MU					(WFR_MISC + 0x000000000A10)
#define WFR_MISC_CFG_RSA_MU_RESETCSR				0x0000000000000000ull
#define WFR_MISC_CFG_RSA_MU_DATA_SHIFT				0
#define WFR_MISC_CFG_RSA_MU_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_MU_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #12 of 232_MISC_Registers.xml - MISC_CFG_FW_CTRL
* Firmware-related control and status bits.
*/
#define WFR_MISC_CFG_FW_CTRL					(WFR_MISC + 0x000000001000)
#define WFR_MISC_CFG_FW_CTRL_RESETCSR				0x0000000000000000ull
#define WFR_MISC_CFG_FW_CTRL_RSA_STATUS_SHIFT			2
#define WFR_MISC_CFG_FW_CTRL_RSA_STATUS_MASK			0x3ull
#define WFR_MISC_CFG_FW_CTRL_RSA_STATUS_SMASK			0xCull
#define WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_SHIFT		1
#define WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_MASK		0x1ull
#define WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_SMASK		0x2ull
#define WFR_MISC_CFG_FW_CTRL_DISABLE_VALIDATION_SHIFT		0
#define WFR_MISC_CFG_FW_CTRL_DISABLE_VALIDATION_MASK		0x1ull
#define WFR_MISC_CFG_FW_CTRL_DISABLE_VALIDATION_SMASK		0x1ull
/*
* Table #13 of 232_MISC_Registers.xml - MISC_STS_8051_DIGEST
* 8051 firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_8051_DIGEST				(WFR_MISC + 0x000000001040)
#define WFR_MISC_STS_8051_DIGEST_RESETCSR			0x0000000000000000ull
#define WFR_MISC_STS_8051_DIGEST_DATA_SHIFT			0
#define WFR_MISC_STS_8051_DIGEST_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_8051_DIGEST_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #14 of 232_MISC_Registers.xml - MISC_STS_SBM_DIGEST
* SBus Master Spico firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_SBM_DIGEST					(WFR_MISC + 0x000000001060)
#define WFR_MISC_STS_SBM_DIGEST_RESETCSR			0x0000000000000000ull
#define WFR_MISC_STS_SBM_DIGEST_DATA_SHIFT			0
#define WFR_MISC_STS_SBM_DIGEST_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_SBM_DIGEST_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #15 of 232_MISC_Registers.xml - MISC_STS_PCIE_DIGEST
* PCIe SerDes Spico firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_PCIE_DIGEST				(WFR_MISC + 0x000000001080)
#define WFR_MISC_STS_PCIE_DIGEST_RESETCSR			0x0000000000000000ull
#define WFR_MISC_STS_PCIE_DIGEST_DATA_SHIFT			0
#define WFR_MISC_STS_PCIE_DIGEST_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_PCIE_DIGEST_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #16 of 232_MISC_Registers.xml - MISC_STS_FAB_DIGEST
* Fabric SerDes Spico firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_FAB_DIGEST					(WFR_MISC + 0x0000000010A0)
#define WFR_MISC_STS_FAB_DIGEST_RESETCSR			0x0000000000000000ull
#define WFR_MISC_STS_FAB_DIGEST_DATA_SHIFT			0
#define WFR_MISC_STS_FAB_DIGEST_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_FAB_DIGEST_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #17 of 232_MISC_Registers.xml - MISC_ERR_STATUS
* This CSR reports error status for the MISC block. The MISC block error cases 
* are defined in #%%#Section 11.4, #%%#'MISC Error Cases'#%%#.
*/
#define WFR_MISC_ERR_STATUS					(WFR_MISC + 0x000000002000)
#define WFR_MISC_ERR_STATUS_RESETCSR				0x0000000000000000ull
#define WFR_MISC_ERR_STATUS_MISC_PLL_LOCK_FAIL_ERR_SHIFT	12
#define WFR_MISC_ERR_STATUS_MISC_PLL_LOCK_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_STATUS_MISC_PLL_LOCK_FAIL_ERR_SMASK	0x1000ull
#define WFR_MISC_ERR_STATUS_MISC_MBIST_FAIL_ERR_SHIFT		11
#define WFR_MISC_ERR_STATUS_MISC_MBIST_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_STATUS_MISC_MBIST_FAIL_ERR_SMASK		0x800ull
#define WFR_MISC_ERR_STATUS_MISC_INVALID_EEP_CMD_ERR_SHIFT	10
#define WFR_MISC_ERR_STATUS_MISC_INVALID_EEP_CMD_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_INVALID_EEP_CMD_ERR_SMASK	0x400ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_DONE_PARITY_ERR_SHIFT	9
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_DONE_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_DONE_PARITY_ERR_SMASK	0x200ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_WRITE_ERR_SHIFT		8
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_WRITE_ERR_MASK		0x1ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_WRITE_ERR_SMASK		0x100ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_READ_BAD_ADDR_ERR_SHIFT	7
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_READ_BAD_ADDR_ERR_SMASK	0x80ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_CSR_PARITY_ERR_SHIFT	6
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_CSR_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_EFUSE_CSR_PARITY_ERR_SMASK	0x40ull
#define WFR_MISC_ERR_STATUS_MISC_FW_AUTH_FAILED_ERR_SHIFT	5
#define WFR_MISC_ERR_STATUS_MISC_FW_AUTH_FAILED_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_FW_AUTH_FAILED_ERR_SMASK	0x20ull
#define WFR_MISC_ERR_STATUS_MISC_KEY_MISMATCH_ERR_SHIFT		4
#define WFR_MISC_ERR_STATUS_MISC_KEY_MISMATCH_ERR_MASK		0x1ull
#define WFR_MISC_ERR_STATUS_MISC_KEY_MISMATCH_ERR_SMASK		0x10ull
#define WFR_MISC_ERR_STATUS_MISC_SBUS_WRITE_FAILED_ERR_SHIFT	3
#define WFR_MISC_ERR_STATUS_MISC_SBUS_WRITE_FAILED_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_SBUS_WRITE_FAILED_ERR_SMASK	0x8ull
#define WFR_MISC_ERR_STATUS_MISC_CSR_WRITE_BAD_ADDR_ERR_SHIFT	2
#define WFR_MISC_ERR_STATUS_MISC_CSR_WRITE_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_CSR_WRITE_BAD_ADDR_ERR_SMASK	0x4ull
#define WFR_MISC_ERR_STATUS_MISC_CSR_READ_BAD_ADDR_ERR_SHIFT	1
#define WFR_MISC_ERR_STATUS_MISC_CSR_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_STATUS_MISC_CSR_READ_BAD_ADDR_ERR_SMASK	0x2ull
#define WFR_MISC_ERR_STATUS_MISC_CSR_PARITY_ERR_SHIFT		0
#define WFR_MISC_ERR_STATUS_MISC_CSR_PARITY_ERR_MASK		0x1ull
#define WFR_MISC_ERR_STATUS_MISC_CSR_PARITY_ERR_SMASK		0x1ull
/*
* Table #18 of 232_MISC_Registers.xml - MISC_ERR_MASK
* This CSR is used to set the error mask for the MISC block. The MISC block 
* error cases are defined in #%%#Section 11.4, #%%#'MISC Error 
* Cases'#%%#.
*/
#define WFR_MISC_ERR_MASK					(WFR_MISC + 0x000000002008)
#define WFR_MISC_ERR_MASK_RESETCSR				0x0000000000000000ull
#define WFR_MISC_ERR_MASK_MISC_PLL_LOCK_FAIL_ERR_SHIFT		12
#define WFR_MISC_ERR_MASK_MISC_PLL_LOCK_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_PLL_LOCK_FAIL_ERR_SMASK		0x1000ull
#define WFR_MISC_ERR_MASK_MISC_MBIST_FAIL_ERR_SHIFT		11
#define WFR_MISC_ERR_MASK_MISC_MBIST_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_MBIST_FAIL_ERR_SMASK		0x800ull
#define WFR_MISC_ERR_MASK_MISC_INVALID_EEP_CMD_ERR_SHIFT	10
#define WFR_MISC_ERR_MASK_MISC_INVALID_EEP_CMD_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_INVALID_EEP_CMD_ERR_SMASK	0x400ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_DONE_PARITY_ERR_SHIFT	9
#define WFR_MISC_ERR_MASK_MISC_EFUSE_DONE_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_DONE_PARITY_ERR_SMASK	0x200ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_WRITE_ERR_SHIFT		8
#define WFR_MISC_ERR_MASK_MISC_EFUSE_WRITE_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_WRITE_ERR_SMASK		0x100ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_READ_BAD_ADDR_ERR_SHIFT	7
#define WFR_MISC_ERR_MASK_MISC_EFUSE_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_READ_BAD_ADDR_ERR_SMASK	0x80ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_CSR_PARITY_ERR_SHIFT	6
#define WFR_MISC_ERR_MASK_MISC_EFUSE_CSR_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_MASK_MISC_EFUSE_CSR_PARITY_ERR_SMASK	0x40ull
#define WFR_MISC_ERR_MASK_MISC_FW_AUTH_FAILED_ERR_SHIFT		5
#define WFR_MISC_ERR_MASK_MISC_FW_AUTH_FAILED_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_FW_AUTH_FAILED_ERR_SMASK		0x20ull
#define WFR_MISC_ERR_MASK_MISC_KEY_MISMATCH_ERR_SHIFT		4
#define WFR_MISC_ERR_MASK_MISC_KEY_MISMATCH_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_KEY_MISMATCH_ERR_SMASK		0x10ull
#define WFR_MISC_ERR_MASK_MISC_SBUS_WRITE_FAILED_ERR_SHIFT	3
#define WFR_MISC_ERR_MASK_MISC_SBUS_WRITE_FAILED_ERR_MASK	0x1ull
#define WFR_MISC_ERR_MASK_MISC_SBUS_WRITE_FAILED_ERR_SMASK	0x8ull
#define WFR_MISC_ERR_MASK_MISC_CSR_WRITE_BAD_ADDR_ERR_SHIFT	2
#define WFR_MISC_ERR_MASK_MISC_CSR_WRITE_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_MASK_MISC_CSR_WRITE_BAD_ADDR_ERR_SMASK	0x4ull
#define WFR_MISC_ERR_MASK_MISC_CSR_READ_BAD_ADDR_ERR_SHIFT	1
#define WFR_MISC_ERR_MASK_MISC_CSR_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_MASK_MISC_CSR_READ_BAD_ADDR_ERR_SMASK	0x2ull
#define WFR_MISC_ERR_MASK_MISC_CSR_PARITY_ERR_SHIFT		0
#define WFR_MISC_ERR_MASK_MISC_CSR_PARITY_ERR_MASK		0x1ull
#define WFR_MISC_ERR_MASK_MISC_CSR_PARITY_ERR_SMASK		0x1ull
/*
* Table #19 of 232_MISC_Registers.xml - MISC_ERR_CLEAR
* This CSR is used to clear an error or errors for the MISC block. Each bit that 
* is written as 1 will clear down the corresponding error case. The MISC block 
* error cases are defined in #%%#Section 11.4, #%%#'MISC Error 
* Cases'#%%#.
*/
#define WFR_MISC_ERR_CLEAR					(WFR_MISC + 0x000000002010)
#define WFR_MISC_ERR_CLEAR_RESETCSR				0x0000000000000000ull
#define WFR_MISC_ERR_CLEAR_MISC_PLL_LOCK_FAIL_ERR_SHIFT		12
#define WFR_MISC_ERR_CLEAR_MISC_PLL_LOCK_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_PLL_LOCK_FAIL_ERR_SMASK		0x1000ull
#define WFR_MISC_ERR_CLEAR_MISC_MBIST_FAIL_ERR_SHIFT		11
#define WFR_MISC_ERR_CLEAR_MISC_MBIST_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_MBIST_FAIL_ERR_SMASK		0x800ull
#define WFR_MISC_ERR_CLEAR_MISC_INVALID_EEP_CMD_ERR_SHIFT	10
#define WFR_MISC_ERR_CLEAR_MISC_INVALID_EEP_CMD_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_INVALID_EEP_CMD_ERR_SMASK	0x400ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_DONE_PARITY_ERR_SHIFT	9
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_DONE_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_DONE_PARITY_ERR_SMASK	0x200ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_WRITE_ERR_SHIFT		8
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_WRITE_ERR_MASK		0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_WRITE_ERR_SMASK		0x100ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_READ_BAD_ADDR_ERR_SHIFT	7
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_READ_BAD_ADDR_ERR_SMASK	0x80ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_CSR_PARITY_ERR_SHIFT	6
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_CSR_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_EFUSE_CSR_PARITY_ERR_SMASK	0x40ull
#define WFR_MISC_ERR_CLEAR_MISC_FW_AUTH_FAILED_ERR_SHIFT	5
#define WFR_MISC_ERR_CLEAR_MISC_FW_AUTH_FAILED_ERR_MASK		0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_FW_AUTH_FAILED_ERR_SMASK	0x20ull
#define WFR_MISC_ERR_CLEAR_MISC_KEY_MISMATCH_ERR_SHIFT		4
#define WFR_MISC_ERR_CLEAR_MISC_KEY_MISMATCH_ERR_MASK		0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_KEY_MISMATCH_ERR_SMASK		0x10ull
#define WFR_MISC_ERR_CLEAR_MISC_SBUS_WRITE_FAILED_ERR_SHIFT	3
#define WFR_MISC_ERR_CLEAR_MISC_SBUS_WRITE_FAILED_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_SBUS_WRITE_FAILED_ERR_SMASK	0x8ull
#define WFR_MISC_ERR_CLEAR_MISC_CSR_WRITE_BAD_ADDR_ERR_SHIFT	2
#define WFR_MISC_ERR_CLEAR_MISC_CSR_WRITE_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_CSR_WRITE_BAD_ADDR_ERR_SMASK	0x4ull
#define WFR_MISC_ERR_CLEAR_MISC_CSR_READ_BAD_ADDR_ERR_SHIFT	1
#define WFR_MISC_ERR_CLEAR_MISC_CSR_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_CSR_READ_BAD_ADDR_ERR_SMASK	0x2ull
#define WFR_MISC_ERR_CLEAR_MISC_CSR_PARITY_ERR_SHIFT		0
#define WFR_MISC_ERR_CLEAR_MISC_CSR_PARITY_ERR_MASK		0x1ull
#define WFR_MISC_ERR_CLEAR_MISC_CSR_PARITY_ERR_SMASK		0x1ull
/*
* Table #20 of 232_MISC_Registers.xml - MISC_ERR_FORCE
* This CSR is used to force the setting of an error or errors for the MISC 
* block. Each bit that is written as 1 will set the corresponding error case. 
* This feature is for testing purposes. The MISC block error cases are defined 
* in #%%#Section 11.4, #%%#'MISC Error Cases'#%%#.
*/
#define WFR_MISC_ERR_FORCE					(WFR_MISC + 0x000000002018)
#define WFR_MISC_ERR_FORCE_RESETCSR				0x0000000000000000ull
#define WFR_MISC_ERR_FORCE_MISC_PLL_LOCK_FAIL_ERR_SHIFT		12
#define WFR_MISC_ERR_FORCE_MISC_PLL_LOCK_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_FORCE_MISC_PLL_LOCK_FAIL_ERR_SMASK		0x1000ull
#define WFR_MISC_ERR_FORCE_MISC_MBIST_FAIL_ERR_SHIFT		11
#define WFR_MISC_ERR_FORCE_MISC_MBIST_FAIL_ERR_MASK		0x1ull
#define WFR_MISC_ERR_FORCE_MISC_MBIST_FAIL_ERR_SMASK		0x800ull
#define WFR_MISC_ERR_FORCE_MISC_INVALID_EEP_CMD_ERR_SHIFT	10
#define WFR_MISC_ERR_FORCE_MISC_INVALID_EEP_CMD_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_INVALID_EEP_CMD_ERR_SMASK	0x400ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_DONE_PARITY_ERR_SHIFT	9
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_DONE_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_DONE_PARITY_ERR_SMASK	0x200ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_WRITE_ERR_SHIFT		8
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_WRITE_ERR_MASK		0x1ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_WRITE_ERR_SMASK		0x100ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_READ_BAD_ADDR_ERR_SHIFT	7
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_READ_BAD_ADDR_ERR_SMASK	0x80ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_CSR_PARITY_ERR_SHIFT	6
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_CSR_PARITY_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_EFUSE_CSR_PARITY_ERR_SMASK	0x40ull
#define WFR_MISC_ERR_FORCE_MISC_FW_AUTH_FAILED_ERR_SHIFT	5
#define WFR_MISC_ERR_FORCE_MISC_FW_AUTH_FAILED_ERR_MASK		0x1ull
#define WFR_MISC_ERR_FORCE_MISC_FW_AUTH_FAILED_ERR_SMASK	0x20ull
#define WFR_MISC_ERR_FORCE_MISC_KEY_MISMATCH_ERR_SHIFT		4
#define WFR_MISC_ERR_FORCE_MISC_KEY_MISMATCH_ERR_MASK		0x1ull
#define WFR_MISC_ERR_FORCE_MISC_KEY_MISMATCH_ERR_SMASK		0x10ull
#define WFR_MISC_ERR_FORCE_MISC_SBUS_WRITE_FAILED_ERR_SHIFT	3
#define WFR_MISC_ERR_FORCE_MISC_SBUS_WRITE_FAILED_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_SBUS_WRITE_FAILED_ERR_SMASK	0x8ull
#define WFR_MISC_ERR_FORCE_MISC_CSR_WRITE_BAD_ADDR_ERR_SHIFT	2
#define WFR_MISC_ERR_FORCE_MISC_CSR_WRITE_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_CSR_WRITE_BAD_ADDR_ERR_SMASK	0x4ull
#define WFR_MISC_ERR_FORCE_MISC_CSR_READ_BAD_ADDR_ERR_SHIFT	1
#define WFR_MISC_ERR_FORCE_MISC_CSR_READ_BAD_ADDR_ERR_MASK	0x1ull
#define WFR_MISC_ERR_FORCE_MISC_CSR_READ_BAD_ADDR_ERR_SMASK	0x2ull
#define WFR_MISC_ERR_FORCE_MISC_CSR_PARITY_ERR_SHIFT		0
#define WFR_MISC_ERR_FORCE_MISC_CSR_PARITY_ERR_MASK		0x1ull
#define WFR_MISC_ERR_FORCE_MISC_CSR_PARITY_ERR_SMASK		0x1ull
/*
* Table #23 of 740_MISC_Debug_Registers.xml - MISC_DBG_CSR_INFO
* This CSR is used to log error information in the event of a CSR parity error. 
* This information is only captured when the corresponding error status bit 
* transitions from a 0 to a 1, if the error status bit was already set the 
* information in this CSR is not updated.
*/
#define WFR_MISC_DBG_CSR_INFO					(WFR_MISC + 0x000000080000)
#define WFR_MISC_DBG_CSR_INFO_RESETCSR				0x0000000000000000ull
#define WFR_MISC_DBG_CSR_INFO_DATA_PARITY_SHIFT			32
#define WFR_MISC_DBG_CSR_INFO_DATA_PARITY_MASK			0x3ull
#define WFR_MISC_DBG_CSR_INFO_DATA_PARITY_SMASK			0x300000000ull
#define WFR_MISC_DBG_CSR_INFO_ADDRESS_PARITY_SHIFT		30
#define WFR_MISC_DBG_CSR_INFO_ADDRESS_PARITY_MASK		0x1ull
#define WFR_MISC_DBG_CSR_INFO_ADDRESS_PARITY_SMASK		0x40000000ull
#define WFR_MISC_DBG_CSR_INFO_ADDRESS_SHIFT			4
#define WFR_MISC_DBG_CSR_INFO_ADDRESS_MASK			0x3FFFFFFull
#define WFR_MISC_DBG_CSR_INFO_ADDRESS_SMASK			0x3FFFFFF0ull
#define WFR_MISC_DBG_CSR_INFO_DATA_ERR_SHIFT			3
#define WFR_MISC_DBG_CSR_INFO_DATA_ERR_MASK			0x1ull
#define WFR_MISC_DBG_CSR_INFO_DATA_ERR_SMASK			0x8ull
#define WFR_MISC_DBG_CSR_INFO_WRITE_BUS_DATA_ERR_SHIFT		2
#define WFR_MISC_DBG_CSR_INFO_WRITE_BUS_DATA_ERR_MASK		0x1ull
#define WFR_MISC_DBG_CSR_INFO_WRITE_BUS_DATA_ERR_SMASK		0x4ull
#define WFR_MISC_DBG_CSR_INFO_WRITE_BUS_ADD_ERR_SHIFT		1
#define WFR_MISC_DBG_CSR_INFO_WRITE_BUS_ADD_ERR_MASK		0x1ull
#define WFR_MISC_DBG_CSR_INFO_WRITE_BUS_ADD_ERR_SMASK		0x2ull
#define WFR_MISC_DBG_CSR_INFO_READ_BUS_ADD_ERR_SHIFT		0
#define WFR_MISC_DBG_CSR_INFO_READ_BUS_ADD_ERR_MASK		0x1ull
#define WFR_MISC_DBG_CSR_INFO_READ_BUS_ADD_ERR_SMASK		0x1ull
/*
* Table #24 of 740_MISC_Debug_Registers.xml - MISC_DBG_CSR_DATA
* This CSR is used to log error information in the event of a CSR parity error. 
* This information is only captured when the corresponding error status bit 
* transitions from a 0 to a 1, if the error status bit was already set the 
* information in this CSR is not updated.
*/
#define WFR_MISC_DBG_CSR_DATA					(WFR_MISC + 0x000000080008)
#define WFR_MISC_DBG_CSR_DATA_RESETCSR				0x0000000000000000ull
#define WFR_MISC_DBG_CSR_DATA_DATA_SHIFT			0
#define WFR_MISC_DBG_CSR_DATA_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_DBG_CSR_DATA_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #25 of 740_MISC_Debug_Registers.xml - MISC_DBG_READ_MISS
* This CSR is used to log error information in the event of a MISC configuration 
* bus read miss error. This information is only captured when the corresponding 
* error status bit transitions from a 0 to a 1, if the error status bit was 
* already set the information in this CSR is not updated
*/
#define WFR_MISC_DBG_READ_MISS					(WFR_MISC + 0x000000080010)
#define WFR_MISC_DBG_READ_MISS_RESETCSR				0x0000000000000000ull
#define WFR_MISC_DBG_READ_MISS_ADDRESS_SHIFT			0
#define WFR_MISC_DBG_READ_MISS_ADDRESS_MASK			0x3FFFFFFull
#define WFR_MISC_DBG_READ_MISS_ADDRESS_SMASK			0x3FFFFFFull
/*
* Table #26 of 740_MISC_Debug_Registers.xml - MISC_DBG_WRITE_MISS
* This CSR is used to log error information in the event of a MISC configuration 
* bus write miss error. This information is only captured when the corresponding 
* error status bit transitions from a 0 to a 1, if the error status bit was 
* already set the information in this CSR is not updated
*/
#define WFR_MISC_DBG_WRITE_MISS					(WFR_MISC + 0x000000080018)
#define WFR_MISC_DBG_WRITE_MISS_RESETCSR			0x0000000000000000ull
#define WFR_MISC_DBG_WRITE_MISS_ADDRESS_SHIFT			0
#define WFR_MISC_DBG_WRITE_MISS_ADDRESS_MASK			0x3FFFFFFull
#define WFR_MISC_DBG_WRITE_MISS_ADDRESS_SMASK			0x3FFFFFFull

#endif 		/* DEF_WFR_MISC_SW_DEF */
