\doxysection{stm32f4xx\+\_\+ll\+\_\+spi.\+c}
\hypertarget{stm32f4xx__ll__spi_8c_source}{}\label{stm32f4xx__ll__spi_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_spi.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_spi.c}}
\mbox{\hyperlink{stm32f4xx__ll__spi_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00018}00018\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00019}00019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00020}00020\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__spi_8h}{stm32f4xx\_ll\_spi.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__bus_8h}{stm32f4xx\_ll\_bus.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00023}00023\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{stm32f4xx\_ll\_rcc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00024}00024\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00025}00025\ \textcolor{preprocessor}{\#ifdef\ \ USE\_FULL\_ASSERT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00026}00026\ \textcolor{preprocessor}{\#include\ "{}stm32\_assert.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00027}00027\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00028}00028\ \textcolor{preprocessor}{\#define\ assert\_param(expr)\ ((void)0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00029}00029\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_ASSERT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00034}00034\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00035}00035\ \textcolor{preprocessor}{\#if\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ ||\ defined\ (SPI5)\ ||\ defined(SPI6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00041}00041\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00042}00042\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00044}00044\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00048}00048\ \textcolor{comment}{/*\ SPI\ registers\ Masks\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00049}00049\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CLEAR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPHA\ \ \ \ |\ SPI\_CR1\_CPOL\ \ \ \ \ |\ SPI\_CR1\_MSTR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\ \ \ \ \ \ |\ SPI\_CR1\_LSBFIRST\ |\ SPI\_CR1\_SSI\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00051}00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\ \ \ \ \ |\ SPI\_CR1\_RXONLY\ \ \ |\ SPI\_CR1\_DFF\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00052}00052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\ |\ SPI\_CR1\_CRCEN\ \ \ \ |\ SPI\_CR1\_BIDIOE\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00053}00053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00058}00058\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00062}00062\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_TRANSFER\_DIRECTION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_FULL\_DUPLEX)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00063}00063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_SIMPLEX\_RX)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00064}00064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_HALF\_DUPLEX\_RX)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00065}00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_HALF\_DUPLEX\_TX))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00067}00067\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_MODE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_MODE\_MASTER)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00068}00068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_MODE\_SLAVE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00070}00070\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_DATAWIDTH(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_DATAWIDTH\_8BIT)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00071}00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_DATAWIDTH\_16BIT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00073}00073\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_POLARITY(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_POLARITY\_LOW)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00076}00076\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_PHASE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_PHASE\_1EDGE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_PHASE\_2EDGE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00079}00079\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_NSS(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_NSS\_SOFT)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00080}00080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_NSS\_HARD\_INPUT)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_NSS\_HARD\_OUTPUT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00083}00083\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_BAUDRATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV2)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00084}00084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV4)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV8)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV16)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV32)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV64)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV128)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_BAUDRATEPRESCALER\_DIV256))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00092}00092\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_BITORDER(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_LSB\_FIRST)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_MSB\_FIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00095}00095\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_CRCCALCULATION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_SPI\_CRCCALCULATION\_ENABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_SPI\_CRCCALCULATION\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00098}00098\ \textcolor{preprocessor}{\#define\ IS\_LL\_SPI\_CRC\_POLYNOMIAL(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ >=\ 0x1U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00103}00103\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00104}00104\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00106}00106\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00122}00122\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_SPI\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00123}00123\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00124}00124\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00126}00126\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00127}00127\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\_SPI\_ALL\_INSTANCE}}(SPIx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00129}00129\ \textcolor{preprocessor}{\#if\ defined(SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00130}00130\ \ \ \textcolor{keywordflow}{if}\ (SPIx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00131}00131\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00132}00132\ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00133}00133\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_SPI1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00135}00135\ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00136}00136\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_SPI1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00138}00138\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00139}00139\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00140}00140\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00141}00141\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00142}00142\ \ \ \textcolor{keywordflow}{if}\ (SPIx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00143}00143\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00144}00144\ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00145}00145\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_SPI2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00147}00147\ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00148}00148\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_SPI2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00150}00150\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00151}00151\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00152}00152\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00153}00153\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00154}00154\ \ \ \textcolor{keywordflow}{if}\ (SPIx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00155}00155\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00156}00156\ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00157}00157\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_SPI3);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00159}00159\ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00160}00160\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_SPI3);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00161}00161\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00162}00162\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00163}00163\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00164}00164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00165}00165\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00166}00166\ \ \ \textcolor{keywordflow}{if}\ (SPIx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00167}00167\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00168}00168\ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00169}00169\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_SPI4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00171}00171\ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00172}00172\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_SPI4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00174}00174\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00175}00175\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00176}00176\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00177}00177\ \textcolor{preprocessor}{\#if\ defined(SPI5)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00178}00178\ \ \ \textcolor{keywordflow}{if}\ (SPIx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00179}00179\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00180}00180\ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00181}00181\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_SPI5);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00183}00183\ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00184}00184\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_SPI5);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00186}00186\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00187}00187\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00188}00188\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00189}00189\ \textcolor{preprocessor}{\#if\ defined(SPI6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00190}00190\ \ \ \textcolor{keywordflow}{if}\ (SPIx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00191}00191\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00192}00192\ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00193}00193\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_SPI6);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00195}00195\ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ SPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00196}00196\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_SPI6);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00198}00198\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00199}00199\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00200}00200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00202}00202\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00203}00203\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00214}00214\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_SPI\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_SPI\_InitTypeDef\ *SPI\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00215}00215\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00216}00216\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00218}00218\ \ \ \textcolor{comment}{/*\ Check\ the\ SPI\ Instance\ SPIx*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00219}00219\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\_SPI\_ALL\_INSTANCE}}(SPIx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00220}00220\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00221}00221\ \ \ \textcolor{comment}{/*\ Check\ the\ SPI\ parameters\ from\ SPI\_InitStruct*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00222}00222\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_TRANSFER\_DIRECTION(SPI\_InitStruct-\/>TransferDirection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00223}00223\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_MODE(SPI\_InitStruct-\/>Mode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00224}00224\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_DATAWIDTH(SPI\_InitStruct-\/>DataWidth));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00225}00225\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_POLARITY(SPI\_InitStruct-\/>ClockPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00226}00226\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_PHASE(SPI\_InitStruct-\/>ClockPhase));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00227}00227\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_NSS(SPI\_InitStruct-\/>NSS));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00228}00228\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_BAUDRATE(SPI\_InitStruct-\/>BaudRate));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00229}00229\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_BITORDER(SPI\_InitStruct-\/>BitOrder));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00230}00230\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_CRCCALCULATION(SPI\_InitStruct-\/>CRCCalculation));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00232}00232\ \ \ \textcolor{keywordflow}{if}\ (LL\_SPI\_IsEnabled(SPIx)\ ==\ 0x00000000U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00233}00233\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00234}00234\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPIx\ CR1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00235}00235\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ SPIx\ CR1\ with\ parameters:}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00236}00236\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ TransferDirection:\ \ SPI\_CR1\_BIDIMODE,\ SPI\_CR1\_BIDIOE\ and\ SPI\_CR1\_RXONLY\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00237}00237\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ Master/Slave\ Mode:\ \ SPI\_CR1\_MSTR\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00238}00238\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ DataWidth:\ \ \ \ \ \ \ \ \ \ SPI\_CR1\_DFF\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00239}00239\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ ClockPolarity:\ \ \ \ \ \ SPI\_CR1\_CPOL\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00240}00240\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ ClockPhase:\ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00241}00241\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ NSS\ management:\ \ \ \ \ SPI\_CR1\_SSM\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00242}00242\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ BaudRate\ prescaler:\ SPI\_CR1\_BR[2:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00243}00243\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ BitOrder:\ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00244}00244\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ CRCCalculation:\ \ \ \ \ SPI\_CR1\_CRCEN\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00245}00245\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00246}00246\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00247}00247\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00248}00248\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_InitStruct-\/>TransferDirection\ |\ SPI\_InitStruct-\/>Mode\ |\ SPI\_InitStruct-\/>DataWidth\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00249}00249\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_InitStruct-\/>ClockPolarity\ |\ SPI\_InitStruct-\/>ClockPhase\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00250}00250\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_InitStruct-\/>NSS\ |\ SPI\_InitStruct-\/>BaudRate\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00251}00251\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_InitStruct-\/>BitOrder\ |\ SPI\_InitStruct-\/>CRCCalculation);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00252}00252\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00253}00253\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPIx\ CR2\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00254}00254\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ SPIx\ CR2\ with\ parameters:}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00255}00255\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ NSS\ management:\ \ \ \ \ SSOE\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00256}00256\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00257}00257\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}},\ (SPI\_InitStruct-\/>NSS\ >>\ 16U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00258}00258\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00259}00259\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPIx\ CRCPR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00260}00260\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ SPIx\ CRCPR\ with\ parameters:}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00261}00261\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ CRCPoly:\ \ \ \ \ \ \ \ \ \ \ \ CRCPOLY[15:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00262}00262\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00263}00263\ \ \ \ \ \textcolor{keywordflow}{if}\ (SPI\_InitStruct-\/>CRCCalculation\ ==\ LL\_SPI\_CRCCALCULATION\_ENABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00264}00264\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00265}00265\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_SPI\_CRC\_POLYNOMIAL(SPI\_InitStruct-\/>CRCPoly));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00266}00266\ \ \ \ \ \ \ LL\_SPI\_SetCRCPolynomial(SPIx,\ SPI\_InitStruct-\/>CRCPoly);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00267}00267\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00268}00268\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00269}00269\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00271}00271\ \ \ \textcolor{comment}{/*\ Activate\ the\ SPI\ mode\ (Reset\ I2SMOD\ bit\ in\ I2SCFGR\ register)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00272}00272\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00273}00273\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00274}00274\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00282}00282\ \textcolor{keywordtype}{void}\ LL\_SPI\_StructInit(LL\_SPI\_InitTypeDef\ *SPI\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00283}00283\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00284}00284\ \ \ \textcolor{comment}{/*\ Set\ SPI\_InitStruct\ fields\ to\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00285}00285\ \ \ SPI\_InitStruct-\/>TransferDirection\ =\ LL\_SPI\_FULL\_DUPLEX;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00286}00286\ \ \ SPI\_InitStruct-\/>Mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_SPI\_MODE\_SLAVE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00287}00287\ \ \ SPI\_InitStruct-\/>DataWidth\ \ \ \ \ \ \ \ \ =\ LL\_SPI\_DATAWIDTH\_8BIT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00288}00288\ \ \ SPI\_InitStruct-\/>ClockPolarity\ \ \ \ \ =\ LL\_SPI\_POLARITY\_LOW;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00289}00289\ \ \ SPI\_InitStruct-\/>ClockPhase\ \ \ \ \ \ \ \ =\ LL\_SPI\_PHASE\_1EDGE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00290}00290\ \ \ SPI\_InitStruct-\/>NSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_SPI\_NSS\_HARD\_INPUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00291}00291\ \ \ SPI\_InitStruct-\/>BaudRate\ \ \ \ \ \ \ \ \ \ =\ LL\_SPI\_BAUDRATEPRESCALER\_DIV2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00292}00292\ \ \ SPI\_InitStruct-\/>BitOrder\ \ \ \ \ \ \ \ \ \ =\ LL\_SPI\_MSB\_FIRST;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00293}00293\ \ \ SPI\_InitStruct-\/>CRCCalculation\ \ \ \ =\ LL\_SPI\_CRCCALCULATION\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00294}00294\ \ \ SPI\_InitStruct-\/>CRCPoly\ \ \ \ \ \ \ \ \ \ \ =\ 7U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00295}00295\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00296}00296\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00300}00300\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00304}00304\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00312}00312\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00313}00313\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00314}00314\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00315}00315\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00319}00319\ \textcolor{comment}{/*\ I2S\ registers\ Masks\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00320}00320\ \textcolor{preprocessor}{\#define\ I2S\_I2SCFGR\_CLEAR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ \ \ |\ SPI\_I2SCFGR\_DATLEN\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00321}00321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\ \ \ |\ SPI\_I2SCFGR\_I2SSTD\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00322}00322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\ \ |\ SPI\_I2SCFGR\_I2SMOD\ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00324}00324\ \textcolor{preprocessor}{\#define\ I2S\_I2SPR\_CLEAR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00328}00328\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00333}00333\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_DATAFORMAT(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ ==\ LL\_I2S\_DATAFORMAT\_16B)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00334}00334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_DATAFORMAT\_16B\_EXTENDED)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_DATAFORMAT\_24B)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00336}00336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_DATAFORMAT\_32B))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00337}00337\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00338}00338\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_CPOL(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_I2S\_POLARITY\_LOW)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00339}00339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00340}00340\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00341}00341\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_STANDARD(\_\_VALUE\_\_)\ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_I2S\_STANDARD\_PHILIPS)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_STANDARD\_MSB)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_STANDARD\_LSB)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_STANDARD\_PCM\_SHORT)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_STANDARD\_PCM\_LONG))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00347}00347\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_MODE(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_I2S\_MODE\_SLAVE\_TX)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00348}00348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_MODE\_SLAVE\_RX)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_MODE\_MASTER\_TX)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00350}00350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_MODE\_MASTER\_RX))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00352}00352\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_MCLK\_OUTPUT(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_I2S\_MCLK\_OUTPUT\_ENABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_MCLK\_OUTPUT\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00355}00355\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_AUDIO\_FREQ(\_\_VALUE\_\_)\ ((((\_\_VALUE\_\_)\ >=\ LL\_I2S\_AUDIOFREQ\_8K)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\&\ ((\_\_VALUE\_\_)\ <=\ LL\_I2S\_AUDIOFREQ\_192K))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_AUDIOFREQ\_DEFAULT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00359}00359\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_PRESCALER\_LINEAR(\_\_VALUE\_\_)\ \ ((\_\_VALUE\_\_)\ >=\ 0x2U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00361}00361\ \textcolor{preprocessor}{\#define\ IS\_LL\_I2S\_PRESCALER\_PARITY(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_I2S\_PRESCALER\_PARITY\_EVEN)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00362}00362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_I2S\_PRESCALER\_PARITY\_ODD))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00367}00367\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00369}00369\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00385}00385\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_I2S\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00386}00386\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00387}00387\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_DeInit(SPIx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00388}00388\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00389}00389\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00400}00400\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_I2S\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00401}00401\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00402}00402\ \ \ uint32\_t\ i2sdiv\ =\ 2U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00403}00403\ \ \ uint32\_t\ i2sodd\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00404}00404\ \ \ uint32\_t\ packetlength\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00405}00405\ \ \ uint32\_t\ tmp;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00406}00406\ \ \ uint32\_t\ sourceclock;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00407}00407\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00409}00409\ \ \ \textcolor{comment}{/*\ Check\ the\ I2S\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00410}00410\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\_I2S\_ALL\_INSTANCE}}(SPIx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00411}00411\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_MODE(I2S\_InitStruct-\/>Mode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00412}00412\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_STANDARD(I2S\_InitStruct-\/>Standard));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00413}00413\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_DATAFORMAT(I2S\_InitStruct-\/>DataFormat));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00414}00414\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_MCLK\_OUTPUT(I2S\_InitStruct-\/>MCLKOutput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00415}00415\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_AUDIO\_FREQ(I2S\_InitStruct-\/>AudioFreq));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00416}00416\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_CPOL(I2S\_InitStruct-\/>ClockPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00418}00418\ \ \ \textcolor{keywordflow}{if}\ (LL\_I2S\_IsEnabled(SPIx)\ ==\ 0x00000000U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00419}00419\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00420}00420\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPIx\ I2SCFGR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00421}00421\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ SPIx\ I2SCFGR\ with\ parameters:}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00422}00422\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ Mode:\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG[1:0]\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00423}00423\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ Standard:\ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD[1:0]\ and\ SPI\_I2SCFGR\_PCMSYNC\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00424}00424\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ DataFormat:\ \ \ \ SPI\_I2SCFGR\_CHLEN\ and\ SPI\_I2SCFGR\_DATLEN\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00425}00425\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ ClockPolarity:\ SPI\_I2SCFGR\_CKPOL\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00426}00426\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00428}00428\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ SPIx\ I2SCFGR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00429}00429\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00430}00430\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_I2SCFGR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00431}00431\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_InitStruct-\/>Mode\ |\ I2S\_InitStruct-\/>Standard\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00432}00432\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_InitStruct-\/>DataFormat\ |\ I2S\_InitStruct-\/>ClockPolarity\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00433}00433\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00434}00434\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00435}00435\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPIx\ I2SPR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00436}00436\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ SPIx\ I2SPR\ with\ parameters:}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00437}00437\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ MCLKOutput:\ \ \ \ SPI\_I2SPR\_MCKOE\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00438}00438\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ AudioFreq:\ \ \ \ \ SPI\_I2SPR\_I2SDIV[7:0]\ and\ SPI\_I2SPR\_ODD\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00439}00439\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00440}00440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00441}00441\ \ \ \ \ \textcolor{comment}{/*\ If\ the\ requested\ audio\ frequency\ is\ not\ the\ default,\ compute\ the\ prescaler\ (i2sodd,\ i2sdiv)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00442}00442\ \textcolor{comment}{\ \ \ \ \ *\ else,\ default\ values\ are\ used:\ \ i2sodd\ =\ 0U,\ i2sdiv\ =\ 2U.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00443}00443\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00444}00444\ \ \ \ \ \textcolor{keywordflow}{if}\ (I2S\_InitStruct-\/>AudioFreq\ !=\ LL\_I2S\_AUDIOFREQ\_DEFAULT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00445}00445\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00446}00446\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ frame\ length\ (For\ the\ Prescaler\ computing)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00447}00447\ \textcolor{comment}{\ \ \ \ \ \ \ *\ Default\ value:\ LL\_I2S\_DATAFORMAT\_16B\ (packetlength\ =\ 1U).}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00448}00448\ \textcolor{comment}{\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00449}00449\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (I2S\_InitStruct-\/>DataFormat\ !=\ LL\_I2S\_DATAFORMAT\_16B)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00450}00450\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00451}00451\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Packet\ length\ is\ 32\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00452}00452\ \ \ \ \ \ \ \ \ packetlength\ =\ 2U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00453}00453\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00454}00454\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00455}00455\ \ \ \ \ \ \ \textcolor{comment}{/*\ If\ an\ external\ I2S\ clock\ has\ to\ be\ used,\ the\ specific\ define\ should\ be\ set}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00456}00456\ \textcolor{comment}{\ \ \ \ \ \ in\ the\ project\ configuration\ or\ in\ the\ stm32f4xx\_ll\_rcc.h\ file\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00457}00457\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00458}00458\ \ \ \ \ \ \ sourceclock\ =\ LL\_RCC\_GetI2SClockFreq(LL\_RCC\_I2S1\_CLKSOURCE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00460}00460\ \ \ \ \ \ \ \textcolor{comment}{/*\ Compute\ the\ Real\ divider\ depending\ on\ the\ MCLK\ output\ state\ with\ a\ floating\ point\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00461}00461\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (I2S\_InitStruct-\/>MCLKOutput\ ==\ LL\_I2S\_MCLK\_OUTPUT\_ENABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00462}00462\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00463}00463\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MCLK\ output\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00464}00464\ \ \ \ \ \ \ \ \ tmp\ =\ (((((sourceclock\ /\ 256U)\ *\ 10U)\ /\ I2S\_InitStruct-\/>AudioFreq))\ +\ 5U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00465}00465\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00466}00466\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00467}00467\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00468}00468\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MCLK\ output\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00469}00469\ \ \ \ \ \ \ \ \ tmp\ =\ (((((sourceclock\ /\ (32U\ *\ packetlength))\ *\ 10U)\ /\ I2S\_InitStruct-\/>AudioFreq))\ +\ 5U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00470}00470\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00471}00471\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00472}00472\ \ \ \ \ \ \ \textcolor{comment}{/*\ Remove\ the\ floating\ point\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00473}00473\ \ \ \ \ \ \ tmp\ =\ tmp\ /\ 10U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00475}00475\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parity\ of\ the\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00476}00476\ \ \ \ \ \ \ i2sodd\ =\ (tmp\ \&\ (uint16\_t)0x0001U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00477}00477\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00478}00478\ \ \ \ \ \ \ \textcolor{comment}{/*\ Compute\ the\ i2sdiv\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00479}00479\ \ \ \ \ \ \ i2sdiv\ =\ ((tmp\ -\/\ i2sodd)\ /\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00481}00481\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ Mask\ for\ the\ Odd\ bit\ (SPI\_I2SPR[8])\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00482}00482\ \ \ \ \ \ \ i2sodd\ =\ (i2sodd\ <<\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00483}00483\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00484}00484\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00485}00485\ \ \ \ \ \textcolor{comment}{/*\ Test\ if\ the\ divider\ is\ 1\ or\ 0\ or\ greater\ than\ 0xFF\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00486}00486\ \ \ \ \ \textcolor{keywordflow}{if}\ ((i2sdiv\ <\ 2U)\ ||\ (i2sdiv\ >\ 0xFFU))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00487}00487\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00488}00488\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00489}00489\ \ \ \ \ \ \ i2sdiv\ =\ 2U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00490}00490\ \ \ \ \ \ \ i2sodd\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00491}00491\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00493}00493\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ SPIx\ I2SPR\ register\ the\ computed\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00494}00494\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ i2sdiv\ |\ i2sodd\ |\ I2S\_InitStruct-\/>MCLKOutput);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00495}00495\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00496}00496\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00497}00497\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00498}00498\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00499}00499\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00507}00507\ \textcolor{keywordtype}{void}\ LL\_I2S\_StructInit(LL\_I2S\_InitTypeDef\ *I2S\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00508}00508\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00509}00509\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Reset\ I2S\ init\ structure\ parameters\ values\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00510}00510\ \ \ I2S\_InitStruct-\/>Mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_I2S\_MODE\_SLAVE\_TX;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00511}00511\ \ \ I2S\_InitStruct-\/>Standard\ \ \ \ \ \ \ \ \ \ =\ LL\_I2S\_STANDARD\_PHILIPS;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00512}00512\ \ \ I2S\_InitStruct-\/>DataFormat\ \ \ \ \ \ \ \ =\ LL\_I2S\_DATAFORMAT\_16B;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00513}00513\ \ \ I2S\_InitStruct-\/>MCLKOutput\ \ \ \ \ \ \ \ =\ LL\_I2S\_MCLK\_OUTPUT\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00514}00514\ \ \ I2S\_InitStruct-\/>AudioFreq\ \ \ \ \ \ \ \ \ =\ LL\_I2S\_AUDIOFREQ\_DEFAULT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00515}00515\ \ \ I2S\_InitStruct-\/>ClockPolarity\ \ \ \ \ =\ LL\_I2S\_POLARITY\_LOW;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00516}00516\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00529}00529\ \textcolor{keywordtype}{void}\ LL\_I2S\_ConfigPrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerLinear,\ uint32\_t\ PrescalerParity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00530}00530\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00531}00531\ \ \ \textcolor{comment}{/*\ Check\ the\ I2S\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00532}00532\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\_I2S\_ALL\_INSTANCE}}(SPIx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00533}00533\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_PRESCALER\_LINEAR(PrescalerLinear));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00534}00534\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_PRESCALER\_PARITY(PrescalerParity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00535}00535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00536}00536\ \ \ \textcolor{comment}{/*\ Write\ to\ SPIx\ I2SPR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00537}00537\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}},\ PrescalerLinear\ |\ (PrescalerParity\ <<\ 8U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00538}00538\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00539}00539\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00540}00540\ \textcolor{preprocessor}{\#if\ defined\ (SPI\_I2S\_FULLDUPLEX\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00555}00555\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \ LL\_I2S\_InitFullDuplex(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *I2Sxext,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00556}00556\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00557}00557\ \ \ uint32\_t\ mode\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00558}00558\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00559}00559\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00560}00560\ \ \ \textcolor{comment}{/*\ Check\ the\ I2S\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00561}00561\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2f0d621c72fe4e5039562472460e29ab}{IS\_I2S\_EXT\_ALL\_INSTANCE}}(I2Sxext));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00562}00562\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_MODE(I2S\_InitStruct-\/>Mode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00563}00563\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_STANDARD(I2S\_InitStruct-\/>Standard));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00564}00564\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_DATAFORMAT(I2S\_InitStruct-\/>DataFormat));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00565}00565\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_I2S\_CPOL(I2S\_InitStruct-\/>ClockPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00566}00566\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00567}00567\ \ \ \textcolor{keywordflow}{if}\ (LL\_I2S\_IsEnabled(I2Sxext)\ ==\ 0x00000000U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00568}00568\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00569}00569\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPIx\ I2SCFGR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00570}00570\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ SPIx\ I2SCFGR\ with\ parameters:}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00571}00571\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ Mode:\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG[1:0]\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00572}00572\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ Standard:\ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD[1:0]\ and\ SPI\_I2SCFGR\_PCMSYNC\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00573}00573\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ DataFormat:\ \ \ \ SPI\_I2SCFGR\_CHLEN\ and\ SPI\_I2SCFGR\_DATLEN\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00574}00574\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ ClockPolarity:\ SPI\_I2SCFGR\_CKPOL\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00575}00575\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00577}00577\ \ \ \ \ \textcolor{comment}{/*\ Reset\ I2SPR\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00578}00578\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(I2Sxext-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ I2S\_I2SPR\_CLEAR\_MASK);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00579}00579\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00580}00580\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ mode\ to\ be\ configured\ for\ the\ extended\ I2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00581}00581\ \ \ \ \ \textcolor{keywordflow}{if}\ ((I2S\_InitStruct-\/>Mode\ ==\ LL\_I2S\_MODE\_MASTER\_TX)\ ||\ (I2S\_InitStruct-\/>Mode\ ==\ LL\_I2S\_MODE\_SLAVE\_TX))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00582}00582\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00583}00583\ \ \ \ \ \ \ mode\ =\ LL\_I2S\_MODE\_SLAVE\_RX;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00584}00584\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00585}00585\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00586}00586\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00587}00587\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((I2S\_InitStruct-\/>Mode\ ==\ LL\_I2S\_MODE\_MASTER\_RX)\ ||\ (I2S\_InitStruct-\/>Mode\ ==\ LL\_I2S\_MODE\_SLAVE\_RX))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00588}00588\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00589}00589\ \ \ \ \ \ \ \ \ mode\ =\ LL\_I2S\_MODE\_SLAVE\_TX;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00590}00590\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00591}00591\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00592}00592\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00593}00593\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ SPIx\ I2SCFGR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00594}00594\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(I2Sxext-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00595}00595\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_I2SCFGR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00596}00596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_InitStruct-\/>Standard\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00597}00597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_InitStruct-\/>DataFormat\ |\ I2S\_InitStruct-\/>ClockPolarity\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00598}00598\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ mode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00600}00600\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00601}00601\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00602}00602\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00603}00603\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00604}00604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2S\_FULLDUPLEX\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00605}00605\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00609}00609\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00613}00613\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00618}00618\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ ||\ defined\ (SPI5)\ ||\ defined(SPI6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00623}00623\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00624}00624\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__spi_8c_source_l00625}00625\ }

\end{DoxyCode}
