// Seed: 1791122953
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  type_17(
      1, 1
  );
  logic id_8;
  assign id_2[1'h0] = 1;
  assign #id_9 id_0 = 'b0;
  logic id_10;
  logic id_11;
  logic id_12;
  logic id_13;
endmodule
