-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_Mat_exit2636_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr1_cols_c_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    arr1_cols_c_empty_n : IN STD_LOGIC;
    arr1_cols_c_read : OUT STD_LOGIC;
    cols1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols1_ap_vld : OUT STD_LOGIC;
    val_assign20_loc_cha : IN STD_LOGIC_VECTOR (16 downto 0);
    arr1_cols_c50_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    arr1_cols_c50_full_n : IN STD_LOGIC;
    arr1_cols_c50_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (18 downto 0) );
end;


architecture behav of Block_Mat_exit2636_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal arr1_cols_c_blk_n : STD_LOGIC;
    signal arr1_cols_c50_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal param1_val_1_V_fu_65_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cols1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_read_cast_i_fu_57_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal param1_val_1_V_1_fu_61_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg(0) <= '0';
                ap_return_0_preg(1) <= '0';
                ap_return_0_preg(2) <= '0';
                ap_return_0_preg(3) <= '0';
                ap_return_0_preg(4) <= '0';
                ap_return_0_preg(5) <= '0';
                ap_return_0_preg(6) <= '0';
                ap_return_0_preg(7) <= '0';
                ap_return_0_preg(8) <= '0';
                ap_return_0_preg(9) <= '0';
                ap_return_0_preg(10) <= '0';
                ap_return_0_preg(11) <= '0';
                ap_return_0_preg(12) <= '0';
                ap_return_0_preg(13) <= '0';
                ap_return_0_preg(14) <= '0';
                ap_return_0_preg(15) <= '0';
                ap_return_0_preg(16) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_0_preg(16 downto 0) <= p_read_cast_i_fu_57_p1(16 downto 0);
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg(0) <= '0';
                ap_return_1_preg(1) <= '0';
                ap_return_1_preg(2) <= '0';
                ap_return_1_preg(3) <= '0';
                ap_return_1_preg(4) <= '0';
                ap_return_1_preg(5) <= '0';
                ap_return_1_preg(6) <= '0';
                ap_return_1_preg(7) <= '0';
                ap_return_1_preg(8) <= '0';
                ap_return_1_preg(9) <= '0';
                ap_return_1_preg(10) <= '0';
                ap_return_1_preg(11) <= '0';
                ap_return_1_preg(12) <= '0';
                ap_return_1_preg(13) <= '0';
                ap_return_1_preg(14) <= '0';
                ap_return_1_preg(15) <= '0';
                ap_return_1_preg(16) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_1_preg(16 downto 0) <= param1_val_1_V_1_fu_61_p1(16 downto 0);
                end if; 
            end if;
        end if;
    end process;


    cols1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cols1_preg(0) <= '0';
                cols1_preg(1) <= '0';
                cols1_preg(2) <= '0';
                cols1_preg(3) <= '0';
                cols1_preg(4) <= '0';
                cols1_preg(5) <= '0';
                cols1_preg(6) <= '0';
                cols1_preg(7) <= '0';
                cols1_preg(8) <= '0';
                cols1_preg(9) <= '0';
                cols1_preg(10) <= '0';
                cols1_preg(11) <= '0';
                cols1_preg(12) <= '0';
                cols1_preg(13) <= '0';
                cols1_preg(14) <= '0';
                cols1_preg(15) <= '0';
                cols1_preg(16) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        cols1_preg(16 downto 0) <= param1_val_1_V_fu_65_p1(16 downto 0);
                end if; 
            end if;
        end if;
    end process;

    cols1_preg(31 downto 17) <= "000000000000000";
    ap_return_0_preg(18 downto 17) <= "00";
    ap_return_1_preg(18 downto 17) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n, p_read_cast_i_fu_57_p1, ap_return_0_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_0 <= p_read_cast_i_fu_57_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n, param1_val_1_V_1_fu_61_p1, ap_return_1_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_1 <= param1_val_1_V_1_fu_61_p1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    arr1_cols_c50_blk_n_assign_proc : process(ap_CS_fsm_state1, arr1_cols_c50_full_n)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            arr1_cols_c50_blk_n <= arr1_cols_c50_full_n;
        else 
            arr1_cols_c50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    arr1_cols_c50_din <= arr1_cols_c_dout;

    arr1_cols_c50_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            arr1_cols_c50_write <= ap_const_logic_1;
        else 
            arr1_cols_c50_write <= ap_const_logic_0;
        end if; 
    end process;


    arr1_cols_c_blk_n_assign_proc : process(ap_CS_fsm_state1, arr1_cols_c_empty_n)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            arr1_cols_c_blk_n <= arr1_cols_c_empty_n;
        else 
            arr1_cols_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    arr1_cols_c_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            arr1_cols_c_read <= ap_const_logic_1;
        else 
            arr1_cols_c_read <= ap_const_logic_0;
        end if; 
    end process;


    cols1_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n, param1_val_1_V_fu_65_p1, cols1_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols1 <= param1_val_1_V_fu_65_p1;
        else 
            cols1 <= cols1_preg;
        end if; 
    end process;


    cols1_ap_vld_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arr1_cols_c_empty_n, arr1_cols_c50_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (arr1_cols_c50_full_n = ap_const_logic_0) or (arr1_cols_c_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols1_ap_vld <= ap_const_logic_1;
        else 
            cols1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_read_cast_i_fu_57_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_assign20_loc_cha),19));
    param1_val_1_V_1_fu_61_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arr1_cols_c_dout),19));
    param1_val_1_V_fu_65_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arr1_cols_c_dout),32));
end behav;
