{
  "questions": [
    {
      "question": "What is the primary purpose of a clock signal in a synchronous digital circuit?",
      "options": [
        "To provide power to the circuit components.",
        "To synchronize the operations of all sequential elements.",
        "To amplify weak digital signals.",
        "To generate random numbers for testing.",
        "To measure the ambient temperature of the chip."
      ],
      "correct": 1
    },
    {
      "question": "In the context of Design for Testability (DFT) for Integrated Circuits and Printed Circuit Boards (PCBs), what is the primary purpose of the JTAG (IEEE 1149.1) standard, commonly known as Boundary Scan?",
      "options": [
        "To measure the operating temperature of the chip for thermal management.",
        "To provide a standardized method for in-circuit testing of interconnects and components on a PCB.",
        "To perform static timing analysis on the synthesized netlist.",
        "To optimize power consumption of the core logic during operation.",
        "To automatically generate test vectors for combinational logic."
      ],
      "correct": 1
    },
    {
      "question": "In a multi-processor system with private caches, which cache coherence protocol typically invalidates other copies of a data block when a write occurs to ensure consistency?",
      "options": [
        "Write-Through protocol",
        "Write-Back protocol",
        "Write-Update protocol",
        "Write-Invalidate protocol",
        "Sequential Consistency protocol"
      ],
      "correct": 3
    },
    {
      "question": "In advanced semiconductor devices, what is a \"soft error\" primarily caused by, and what is its main characteristic compared to a \"hard error\"?",
      "options": [
        "It's a permanent physical defect caused by manufacturing imperfections, leading to a permanent circuit malfunction.",
        "It's a temporary, non-destructive data corruption caused by high-energy particle strikes, which can be corrected by rewriting the data.",
        "It refers to a gradual degradation of transistor performance due to aging and wear-out mechanisms like NBTI.",
        "It's an error in logic synthesis that results in incorrect Boolean functionality, detected during functional verification.",
        "It's a timing violation (setup/hold) that causes a flip-flop to enter a metastable state, leading to unpredictable output."
      ],
      "correct": 1
    },
    {
      "question": "Which page replacement algorithm guarantees the lowest possible page fault rate for a given reference string, but is generally impractical to implement in real operating systems?",
      "options": [
        "Least Recently Used (LRU)",
        "First-In, First-Out (FIFO)",
        "Optimal (MIN/OPT)",
        "Least Frequently Used (LFU)",
        "Random Replacement"
      ],
      "correct": 2
    }
  ]
}