verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_0/sim/design_1_v_frmbuf_wr_0_0.v" \
"../../../bd/design_1/ipshared/6a38/hdl/csi2_rx_to_pixel.v" \
"../../../bd/design_1/ipshared/6a38/hdl/dphy_rx_to_byte.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video_v1_0.v" \
"../../../bd/design_1/ip/design_1_mipi_rx_to_video_0_0/sim/design_1_mipi_rx_to_video_0_0.v" \
"../../../bd/design_1/ipshared/xil_isp_lite_1.0/hdl/isp_lite/isp_utils.v" \
"../../../bd/design_1/ipshared/8829/hdl/video_to_axis.v" \
"../../../bd/design_1/ipshared/8829/hdl/video_to_axis_v1_0.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_0/sim/design_1_video_to_axis_0_0.v" \
"../../../bd/design_1/ipshared/2133/hdl/axis_to_video.v" \
"../../../bd/design_1/ipshared/2133/hdl/video_timing_gen.v" \
"../../../bd/design_1/ipshared/2133/hdl/axis_to_video_v1_0.v" \
"../../../bd/design_1/ip/design_1_axis_to_video_0_0/sim/design_1_axis_to_video_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_rd_0_0/sim/design_1_v_frmbuf_rd_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_1/sim/design_1_v_frmbuf_wr_0_1.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_1_0/sim/design_1_video_to_axis_1_0.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_crop.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_dscale.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_hist_equ.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_osd.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_sobel.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_top.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_yuv2rgb.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_yuv444to422.v" \
"../../../bd/design_1/ipshared/3450/hdl/xil_vip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3450/hdl/xil_vip_v1_0.v" \
"../../../bd/design_1/ip/design_1_xil_vip_0_0/sim/design_1_xil_vip_0_0.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_2dnr.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_blc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_bnr.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_ccm.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_csc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_demosaic.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_dgain.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_dpc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_ee.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_gamma.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_stat_ae.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_stat_awb.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_top.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_wb.v" \
"../../../bd/design_1/ipshared/f095/hdl/xil_isp_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f095/hdl/xil_isp_lite_v1_0.v" \
"../../../bd/design_1/ip/design_1_xil_isp_lite_0_0/sim/design_1_xil_isp_lite_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tdata_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tuser_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tstrb_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tkeep_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tid_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tdest_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tlast_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/top_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/sim/design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_v_frm_wr_0_0/sim/design_1_v_frm_wr_0_0.v" \
"../../../bd/design_1/ip/design_1_mipi_rx_to_video_ias1_0/sim/design_1_mipi_rx_to_video_ias1_0.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_1/sim/design_1_video_to_axis_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_srn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_sawn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_swn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_sbn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_sarn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_srn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_sawn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_swn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_sbn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
