############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.
RTL header:
module top_module (
	input [15:0] in,
	output [7:0] out_hi,
	output [7:0] out_lo
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input [15:0] in,
    output [7:0] out_hi,
    output [7:0] out_lo
);

    assign out_lo = in[7:0];  // Lower byte
    assign out_hi = in[15:8]; // Upper byte

endmodule
```

