Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 13 15:38:26 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          32          
TIMING-18  Warning   Missing input or output delay  160         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -75.694    -2406.105                     32                   32        0.169        0.000                      0                   32        4.500        0.000                       0                   176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -75.694    -2406.105                     32                   32        0.169        0.000                      0                   32        4.500        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           32  Failing Endpoints,  Worst Slack      -75.694ns,  Total Violation    -2406.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -75.694ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.585ns  (logic 60.589ns (70.794%)  route 24.996ns (29.206%))
  Logic Levels:           323  (CARRY4=294 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  ffout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.208    ffout_reg[27]_i_1_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.542 r  ffout_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    90.542    ffout0[29]
    SLICE_X0Y163         FDRE                                         r  ffout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.762    14.578    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[29]/C
                         clock pessimism              0.243    14.821    
                         clock uncertainty           -0.035    14.786    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.062    14.848    ffout_reg[29]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -90.542    
  -------------------------------------------------------------------
                         slack                                -75.694    

Slack (VIOLATED) :        -75.673ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.564ns  (logic 60.568ns (70.787%)  route 24.996ns (29.214%))
  Logic Levels:           323  (CARRY4=294 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  ffout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.208    ffout_reg[27]_i_1_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    90.521 r  ffout_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    90.521    ffout0[31]
    SLICE_X0Y163         FDRE                                         r  ffout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.762    14.578    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[31]/C
                         clock pessimism              0.243    14.821    
                         clock uncertainty           -0.035    14.786    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.062    14.848    ffout_reg[31]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -90.521    
  -------------------------------------------------------------------
                         slack                                -75.673    

Slack (VIOLATED) :        -75.599ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.490ns  (logic 60.494ns (70.761%)  route 24.996ns (29.239%))
  Logic Levels:           323  (CARRY4=294 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  ffout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.208    ffout_reg[27]_i_1_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.447 r  ffout_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    90.447    ffout0[30]
    SLICE_X0Y163         FDRE                                         r  ffout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.762    14.578    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[30]/C
                         clock pessimism              0.243    14.821    
                         clock uncertainty           -0.035    14.786    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.062    14.848    ffout_reg[30]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -90.447    
  -------------------------------------------------------------------
                         slack                                -75.599    

Slack (VIOLATED) :        -75.583ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.474ns  (logic 60.478ns (70.756%)  route 24.996ns (29.244%))
  Logic Levels:           323  (CARRY4=294 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  ffout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.208    ffout_reg[27]_i_1_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    90.431 r  ffout_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    90.431    ffout0[28]
    SLICE_X0Y163         FDRE                                         r  ffout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.762    14.578    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[28]/C
                         clock pessimism              0.243    14.821    
                         clock uncertainty           -0.035    14.786    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.062    14.848    ffout_reg[28]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -90.431    
  -------------------------------------------------------------------
                         slack                                -75.583    

Slack (VIOLATED) :        -75.579ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.471ns  (logic 60.475ns (70.755%)  route 24.996ns (29.245%))
  Logic Levels:           322  (CARRY4=293 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.428 r  ffout_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    90.428    ffout0[25]
    SLICE_X0Y162         FDRE                                         r  ffout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.763    14.579    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[25]/C
                         clock pessimism              0.243    14.822    
                         clock uncertainty           -0.035    14.787    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.062    14.849    ffout_reg[25]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -90.428    
  -------------------------------------------------------------------
                         slack                                -75.579    

Slack (VIOLATED) :        -75.558ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.450ns  (logic 60.454ns (70.748%)  route 24.996ns (29.253%))
  Logic Levels:           322  (CARRY4=293 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    90.407 r  ffout_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    90.407    ffout0[27]
    SLICE_X0Y162         FDRE                                         r  ffout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.763    14.579    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[27]/C
                         clock pessimism              0.243    14.822    
                         clock uncertainty           -0.035    14.787    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.062    14.849    ffout_reg[27]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -90.407    
  -------------------------------------------------------------------
                         slack                                -75.558    

Slack (VIOLATED) :        -75.484ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.376ns  (logic 60.380ns (70.722%)  route 24.996ns (29.278%))
  Logic Levels:           322  (CARRY4=293 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.333 r  ffout_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    90.333    ffout0[26]
    SLICE_X0Y162         FDRE                                         r  ffout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.763    14.579    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[26]/C
                         clock pessimism              0.243    14.822    
                         clock uncertainty           -0.035    14.787    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.062    14.849    ffout_reg[26]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -90.333    
  -------------------------------------------------------------------
                         slack                                -75.484    

Slack (VIOLATED) :        -75.468ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.360ns  (logic 60.364ns (70.717%)  route 24.996ns (29.283%))
  Logic Levels:           322  (CARRY4=293 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  ffout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.094    ffout_reg[23]_i_1_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    90.317 r  ffout_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    90.317    ffout0[24]
    SLICE_X0Y162         FDRE                                         r  ffout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.763    14.579    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[24]/C
                         clock pessimism              0.243    14.822    
                         clock uncertainty           -0.035    14.787    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.062    14.849    ffout_reg[24]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -90.317    
  -------------------------------------------------------------------
                         slack                                -75.468    

Slack (VIOLATED) :        -75.464ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.357ns  (logic 60.361ns (70.716%)  route 24.996ns (29.284%))
  Logic Levels:           321  (CARRY4=292 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.314 r  ffout_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    90.314    ffout0[21]
    SLICE_X0Y161         FDRE                                         r  ffout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.764    14.580    clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ffout_reg[21]/C
                         clock pessimism              0.243    14.823    
                         clock uncertainty           -0.035    14.788    
    SLICE_X0Y161         FDRE (Setup_fdre_C_D)        0.062    14.850    ffout_reg[21]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -90.314    
  -------------------------------------------------------------------
                         slack                                -75.464    

Slack (VIOLATED) :        -75.443ns  (required time - arrival time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        85.336ns  (logic 60.340ns (70.708%)  route 24.996ns (29.292%))
  Logic Levels:           321  (CARRY4=292 LUT2=1 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.897     4.957    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.413 r  ff2_reg[0]/Q
                         net (fo=5, routed)           0.467     5.880    ff2[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  ffout[31]_i_242/O
                         net (fo=1, routed)           0.000     6.004    ffout[31]_i_242_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.536 r  ffout_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.536    ffout_reg[31]_i_207_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  ffout_reg[31]_i_178/CO[3]
                         net (fo=1, routed)           0.000     6.650    ffout_reg[31]_i_178_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  ffout_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.764    ffout_reg[31]_i_149_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  ffout_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     6.878    ffout_reg[31]_i_120_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  ffout_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.992    ffout_reg[31]_i_91_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  ffout_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.106    ffout_reg[31]_i_62_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  ffout_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.220    ffout_reg[31]_i_33_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ffout_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.334    ffout_reg[31]_i_24_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.605 r  ffout_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          1.034     8.639    ffout2[31]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.373     9.012 r  ffout[31]_i_235/O
                         net (fo=1, routed)           0.000     9.012    ffout[31]_i_235_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.562 r  ffout_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000     9.562    ffout_reg[31]_i_202_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ffout_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.676    ffout_reg[31]_i_173_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ffout_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.790    ffout_reg[31]_i_144_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ffout_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.904    ffout_reg[31]_i_115_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ffout_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.018    ffout_reg[31]_i_86_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ffout_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.132    ffout_reg[31]_i_57_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.246 r  ffout_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.246    ffout_reg[31]_i_28_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  ffout_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.360    ffout_reg[31]_i_15_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.517 r  ffout_reg[31]_i_12/CO[1]
                         net (fo=37, routed)          1.015    11.531    ffout2[30]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.329    11.860 r  ffout[31]_i_232/O
                         net (fo=1, routed)           0.000    11.860    ffout[31]_i_232_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.393 r  ffout_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    12.393    ffout_reg[31]_i_201_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  ffout_reg[31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    12.510    ffout_reg[31]_i_172_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  ffout_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    12.627    ffout_reg[31]_i_143_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  ffout_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.744    ffout_reg[31]_i_114_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  ffout_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.861    ffout_reg[31]_i_85_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.978 r  ffout_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.978    ffout_reg[31]_i_56_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.095 r  ffout_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.095    ffout_reg[31]_i_27_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  ffout_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.212    ffout_reg[31]_i_14_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.369 r  ffout_reg[31]_i_9/CO[1]
                         net (fo=37, routed)          1.000    14.370    ffout2[29]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.332    14.702 r  ffout[31]_i_194/O
                         net (fo=1, routed)           0.000    14.702    ffout[31]_i_194_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  ffout_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.252    ffout_reg[31]_i_162_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  ffout_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.366    ffout_reg[31]_i_133_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  ffout_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.480    ffout_reg[31]_i_104_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  ffout_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.594    ffout_reg[31]_i_75_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  ffout_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.708    ffout_reg[31]_i_38_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  ffout_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.822    ffout_reg[31]_i_18_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.979 r  ffout_reg[31]_i_10/CO[1]
                         net (fo=37, routed)          0.925    16.903    ffout2[28]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.329    17.232 r  ffout[31]_i_248/O
                         net (fo=1, routed)           0.000    17.232    ffout[31]_i_248_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.782 r  ffout_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    17.782    ffout_reg[31]_i_225_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  ffout_reg[31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    17.896    ffout_reg[31]_i_196_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  ffout_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    18.010    ffout_reg[31]_i_167_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.124 r  ffout_reg[31]_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.124    ffout_reg[31]_i_138_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.238 r  ffout_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    18.238    ffout_reg[31]_i_109_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.352 r  ffout_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.352    ffout_reg[31]_i_80_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.466 r  ffout_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.466    ffout_reg[31]_i_43_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.580 r  ffout_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.580    ffout_reg[31]_i_21_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.737 r  ffout_reg[31]_i_11/CO[1]
                         net (fo=37, routed)          0.872    19.609    ffout2[27]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    19.938 r  ffout[27]_i_168/O
                         net (fo=1, routed)           0.000    19.938    ffout[27]_i_168_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.488 r  ffout_reg[27]_i_146/CO[3]
                         net (fo=1, routed)           0.000    20.488    ffout_reg[27]_i_146_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  ffout_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.602    ffout_reg[27]_i_126_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  ffout_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.716    ffout_reg[27]_i_106_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  ffout_reg[27]_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.830    ffout_reg[27]_i_86_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  ffout_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    20.944    ffout_reg[27]_i_66_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  ffout_reg[27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.058    ffout_reg[27]_i_46_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.172 r  ffout_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.172    ffout_reg[27]_i_26_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.286 r  ffout_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.286    ffout_reg[27]_i_14_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.443 r  ffout_reg[27]_i_10/CO[1]
                         net (fo=37, routed)          0.901    22.344    ffout2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.329    22.673 r  ffout[27]_i_171/O
                         net (fo=1, routed)           0.000    22.673    ffout[27]_i_171_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.206 r  ffout_reg[27]_i_151/CO[3]
                         net (fo=1, routed)           0.000    23.206    ffout_reg[27]_i_151_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.323 r  ffout_reg[27]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.323    ffout_reg[27]_i_131_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.440 r  ffout_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    23.440    ffout_reg[27]_i_111_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.557 r  ffout_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.557    ffout_reg[27]_i_91_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.674 r  ffout_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.674    ffout_reg[27]_i_71_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.791 r  ffout_reg[27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.791    ffout_reg[27]_i_51_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.908 r  ffout_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.908    ffout_reg[27]_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.025 r  ffout_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.025    ffout_reg[27]_i_17_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.182 r  ffout_reg[27]_i_11/CO[1]
                         net (fo=37, routed)          0.937    25.119    ffout2[25]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.907 r  ffout_reg[27]_i_156/CO[3]
                         net (fo=1, routed)           0.000    25.907    ffout_reg[27]_i_156_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  ffout_reg[27]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.021    ffout_reg[27]_i_136_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  ffout_reg[27]_i_116/CO[3]
                         net (fo=1, routed)           0.000    26.135    ffout_reg[27]_i_116_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  ffout_reg[27]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.249    ffout_reg[27]_i_96_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  ffout_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.363    ffout_reg[27]_i_76_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  ffout_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.477    ffout_reg[27]_i_56_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  ffout_reg[27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.591    ffout_reg[27]_i_36_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  ffout_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.705    ffout_reg[27]_i_20_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.862 r  ffout_reg[27]_i_12/CO[1]
                         net (fo=37, routed)          0.822    27.684    ffout2[24]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    28.013 r  ffout[27]_i_177/O
                         net (fo=1, routed)           0.000    28.013    ffout[27]_i_177_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.563 r  ffout_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000    28.563    ffout_reg[27]_i_161_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.677 r  ffout_reg[27]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.677    ffout_reg[27]_i_141_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.791 r  ffout_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.791    ffout_reg[27]_i_121_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.905 r  ffout_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.905    ffout_reg[27]_i_101_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.019 r  ffout_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.019    ffout_reg[27]_i_81_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.133 r  ffout_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.133    ffout_reg[27]_i_61_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.247 r  ffout_reg[27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.247    ffout_reg[27]_i_41_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.361 r  ffout_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.370    ffout_reg[27]_i_23_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.527 r  ffout_reg[27]_i_13/CO[1]
                         net (fo=37, routed)          0.752    30.279    ffout2[23]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.329    30.608 r  ffout[23]_i_168/O
                         net (fo=1, routed)           0.000    30.608    ffout[23]_i_168_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.158 r  ffout_reg[23]_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.158    ffout_reg[23]_i_146_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.272 r  ffout_reg[23]_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.272    ffout_reg[23]_i_126_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.386 r  ffout_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.009    31.395    ffout_reg[23]_i_106_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.509 r  ffout_reg[23]_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.509    ffout_reg[23]_i_86_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.623 r  ffout_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.623    ffout_reg[23]_i_66_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.737 r  ffout_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.737    ffout_reg[23]_i_46_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.851 r  ffout_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.851    ffout_reg[23]_i_26_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.965 r  ffout_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.965    ffout_reg[23]_i_14_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.122 r  ffout_reg[23]_i_10/CO[1]
                         net (fo=37, routed)          0.577    32.699    ffout2[22]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.329    33.028 r  ffout[23]_i_171/O
                         net (fo=1, routed)           0.000    33.028    ffout[23]_i_171_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.561 r  ffout_reg[23]_i_151/CO[3]
                         net (fo=1, routed)           0.000    33.561    ffout_reg[23]_i_151_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.678 r  ffout_reg[23]_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.678    ffout_reg[23]_i_131_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.795 r  ffout_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.795    ffout_reg[23]_i_111_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.912 r  ffout_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.912    ffout_reg[23]_i_91_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.029 r  ffout_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    34.029    ffout_reg[23]_i_71_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.146 r  ffout_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.146    ffout_reg[23]_i_51_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.263 r  ffout_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.263    ffout_reg[23]_i_31_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.380 r  ffout_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.380    ffout_reg[23]_i_17_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.537 r  ffout_reg[23]_i_11/CO[1]
                         net (fo=37, routed)          0.796    35.333    ffout2[21]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.332    35.665 r  ffout[23]_i_174/O
                         net (fo=1, routed)           0.000    35.665    ffout[23]_i_174_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.215 r  ffout_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.215    ffout_reg[23]_i_156_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  ffout_reg[23]_i_136/CO[3]
                         net (fo=1, routed)           0.000    36.329    ffout_reg[23]_i_136_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  ffout_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.443    ffout_reg[23]_i_116_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  ffout_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.557    ffout_reg[23]_i_96_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  ffout_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.671    ffout_reg[23]_i_76_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  ffout_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.785    ffout_reg[23]_i_56_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  ffout_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.899    ffout_reg[23]_i_36_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  ffout_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.013    ffout_reg[23]_i_20_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.170 r  ffout_reg[23]_i_12/CO[1]
                         net (fo=37, routed)          0.673    37.844    ffout2[20]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.329    38.173 r  ffout[23]_i_177/O
                         net (fo=1, routed)           0.000    38.173    ffout[23]_i_177_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.723 r  ffout_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    38.723    ffout_reg[23]_i_161_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.837 r  ffout_reg[23]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.837    ffout_reg[23]_i_141_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.951 r  ffout_reg[23]_i_121/CO[3]
                         net (fo=1, routed)           0.000    38.951    ffout_reg[23]_i_121_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  ffout_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000    39.065    ffout_reg[23]_i_101_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  ffout_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.179    ffout_reg[23]_i_81_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  ffout_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    39.293    ffout_reg[23]_i_61_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  ffout_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000    39.407    ffout_reg[23]_i_41_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  ffout_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.521    ffout_reg[23]_i_23_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  ffout_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          0.674    40.351    ffout2[19]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.329    40.680 r  ffout[19]_i_168/O
                         net (fo=1, routed)           0.000    40.680    ffout[19]_i_168_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.230 r  ffout_reg[19]_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.230    ffout_reg[19]_i_146_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.344 r  ffout_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000    41.344    ffout_reg[19]_i_126_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.458 r  ffout_reg[19]_i_106/CO[3]
                         net (fo=1, routed)           0.000    41.458    ffout_reg[19]_i_106_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.572 r  ffout_reg[19]_i_86/CO[3]
                         net (fo=1, routed)           0.001    41.573    ffout_reg[19]_i_86_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.687 r  ffout_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.687    ffout_reg[19]_i_66_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.801 r  ffout_reg[19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.801    ffout_reg[19]_i_46_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.915 r  ffout_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.915    ffout_reg[19]_i_26_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.029 r  ffout_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.029    ffout_reg[19]_i_14_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.186 r  ffout_reg[19]_i_10/CO[1]
                         net (fo=37, routed)          0.685    42.871    ffout2[18]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.329    43.200 r  ffout[19]_i_171/O
                         net (fo=1, routed)           0.000    43.200    ffout[19]_i_171_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.750 r  ffout_reg[19]_i_151/CO[3]
                         net (fo=1, routed)           0.000    43.750    ffout_reg[19]_i_151_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  ffout_reg[19]_i_131/CO[3]
                         net (fo=1, routed)           0.000    43.864    ffout_reg[19]_i_131_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  ffout_reg[19]_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.978    ffout_reg[19]_i_111_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  ffout_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    44.092    ffout_reg[19]_i_91_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  ffout_reg[19]_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.206    ffout_reg[19]_i_71_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.320 r  ffout_reg[19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.320    ffout_reg[19]_i_51_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.434 r  ffout_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.434    ffout_reg[19]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.548 r  ffout_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.548    ffout_reg[19]_i_17_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.705 r  ffout_reg[19]_i_11/CO[1]
                         net (fo=37, routed)          0.637    45.342    ffout2[17]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.329    45.671 r  ffout[19]_i_174/O
                         net (fo=1, routed)           0.000    45.671    ffout[19]_i_174_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.221 r  ffout_reg[19]_i_156/CO[3]
                         net (fo=1, routed)           0.000    46.221    ffout_reg[19]_i_156_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  ffout_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    46.335    ffout_reg[19]_i_136_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  ffout_reg[19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    46.449    ffout_reg[19]_i_116_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  ffout_reg[19]_i_96/CO[3]
                         net (fo=1, routed)           0.000    46.563    ffout_reg[19]_i_96_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  ffout_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    46.677    ffout_reg[19]_i_76_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.791 r  ffout_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    46.791    ffout_reg[19]_i_56_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.905 r  ffout_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.905    ffout_reg[19]_i_36_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.019 r  ffout_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.019    ffout_reg[19]_i_20_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.176 r  ffout_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          0.748    47.924    ffout2[16]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.329    48.253 r  ffout[19]_i_177/O
                         net (fo=1, routed)           0.000    48.253    ffout[19]_i_177_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.786 r  ffout_reg[19]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.786    ffout_reg[19]_i_161_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.903 r  ffout_reg[19]_i_141/CO[3]
                         net (fo=1, routed)           0.000    48.903    ffout_reg[19]_i_141_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.020 r  ffout_reg[19]_i_121/CO[3]
                         net (fo=1, routed)           0.000    49.020    ffout_reg[19]_i_121_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.137 r  ffout_reg[19]_i_101/CO[3]
                         net (fo=1, routed)           0.000    49.137    ffout_reg[19]_i_101_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  ffout_reg[19]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.254    ffout_reg[19]_i_81_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  ffout_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    49.371    ffout_reg[19]_i_61_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  ffout_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.488    ffout_reg[19]_i_41_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.605 r  ffout_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.605    ffout_reg[19]_i_23_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.762 r  ffout_reg[19]_i_13/CO[1]
                         net (fo=37, routed)          0.760    50.522    ffout2[15]
    SLICE_X1Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    51.310 r  ffout_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    51.310    ffout_reg[15]_i_146_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  ffout_reg[15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.424    ffout_reg[15]_i_126_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  ffout_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    51.538    ffout_reg[15]_i_106_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  ffout_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.009    51.661    ffout_reg[15]_i_86_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  ffout_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    51.775    ffout_reg[15]_i_66_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.889 r  ffout_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.889    ffout_reg[15]_i_46_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.003 r  ffout_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.003    ffout_reg[15]_i_26_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.117 r  ffout_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.117    ffout_reg[15]_i_14_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.274 r  ffout_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.724    52.998    ffout2[14]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.329    53.327 r  ffout[15]_i_171/O
                         net (fo=1, routed)           0.000    53.327    ffout[15]_i_171_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.860 r  ffout_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.860    ffout_reg[15]_i_151_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.977 r  ffout_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.977    ffout_reg[15]_i_131_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.094 r  ffout_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    54.094    ffout_reg[15]_i_111_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.211 r  ffout_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.211    ffout_reg[15]_i_91_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.328 r  ffout_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.328    ffout_reg[15]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  ffout_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    54.445    ffout_reg[15]_i_51_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  ffout_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.562    ffout_reg[15]_i_31_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  ffout_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.679    ffout_reg[15]_i_17_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.836 r  ffout_reg[15]_i_11/CO[1]
                         net (fo=37, routed)          0.743    55.579    ffout2[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.367 r  ffout_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    56.367    ffout_reg[15]_i_156_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  ffout_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    56.481    ffout_reg[15]_i_136_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  ffout_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    56.595    ffout_reg[15]_i_116_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  ffout_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    56.709    ffout_reg[15]_i_96_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.823 r  ffout_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    56.823    ffout_reg[15]_i_76_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.937 r  ffout_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.937    ffout_reg[15]_i_56_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.051 r  ffout_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.051    ffout_reg[15]_i_36_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.165 r  ffout_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.165    ffout_reg[15]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.322 r  ffout_reg[15]_i_12/CO[1]
                         net (fo=37, routed)          0.717    58.039    ffout2[12]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.329    58.368 r  ffout[15]_i_177/O
                         net (fo=1, routed)           0.000    58.368    ffout[15]_i_177_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.901 r  ffout_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    58.901    ffout_reg[15]_i_161_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.018 r  ffout_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.018    ffout_reg[15]_i_141_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.135 r  ffout_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    59.135    ffout_reg[15]_i_121_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.252 r  ffout_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    59.252    ffout_reg[15]_i_101_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.369 r  ffout_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.369    ffout_reg[15]_i_81_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.486 r  ffout_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.486    ffout_reg[15]_i_61_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.603 r  ffout_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    ffout_reg[15]_i_41_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.720 r  ffout_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.720    ffout_reg[15]_i_23_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.877 r  ffout_reg[15]_i_13/CO[1]
                         net (fo=37, routed)          0.586    60.463    ffout2[11]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.332    60.795 r  ffout[11]_i_168/O
                         net (fo=1, routed)           0.000    60.795    ffout[11]_i_168_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.345 r  ffout_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    61.345    ffout_reg[11]_i_146_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  ffout_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    61.459    ffout_reg[11]_i_126_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  ffout_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    61.573    ffout_reg[11]_i_106_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.687 r  ffout_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.687    ffout_reg[11]_i_86_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.801 r  ffout_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.001    61.802    ffout_reg[11]_i_66_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.916 r  ffout_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.916    ffout_reg[11]_i_46_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.030 r  ffout_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.030    ffout_reg[11]_i_26_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.144 r  ffout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.144    ffout_reg[11]_i_14_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.301 r  ffout_reg[11]_i_10/CO[1]
                         net (fo=37, routed)          0.620    62.921    ffout2[10]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.329    63.250 r  ffout[11]_i_171/O
                         net (fo=1, routed)           0.000    63.250    ffout[11]_i_171_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.783 r  ffout_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.783    ffout_reg[11]_i_151_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.900 r  ffout_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    63.900    ffout_reg[11]_i_131_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.017 r  ffout_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    64.017    ffout_reg[11]_i_111_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.134 r  ffout_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    64.134    ffout_reg[11]_i_91_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.251 r  ffout_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.251    ffout_reg[11]_i_71_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.368 r  ffout_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.368    ffout_reg[11]_i_51_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.485 r  ffout_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.485    ffout_reg[11]_i_31_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.602 r  ffout_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.602    ffout_reg[11]_i_17_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.759 r  ffout_reg[11]_i_11/CO[1]
                         net (fo=37, routed)          0.621    65.380    ffout2[9]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.332    65.712 r  ffout[11]_i_174/O
                         net (fo=1, routed)           0.000    65.712    ffout[11]_i_174_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.262 r  ffout_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.262    ffout_reg[11]_i_156_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.376 r  ffout_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    66.376    ffout_reg[11]_i_136_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.490 r  ffout_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    66.490    ffout_reg[11]_i_116_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.604 r  ffout_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    66.604    ffout_reg[11]_i_96_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.718 r  ffout_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.718    ffout_reg[11]_i_76_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.832 r  ffout_reg[11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    66.832    ffout_reg[11]_i_56_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.946 r  ffout_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.946    ffout_reg[11]_i_36_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.060 r  ffout_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.060    ffout_reg[11]_i_20_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.217 r  ffout_reg[11]_i_12/CO[1]
                         net (fo=37, routed)          0.676    67.893    ffout2[8]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.329    68.222 r  ffout[11]_i_177/O
                         net (fo=1, routed)           0.000    68.222    ffout[11]_i_177_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.755 r  ffout_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.755    ffout_reg[11]_i_161_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.872 r  ffout_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.872    ffout_reg[11]_i_141_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.989 r  ffout_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    68.989    ffout_reg[11]_i_121_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.106 r  ffout_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.106    ffout_reg[11]_i_101_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.223 r  ffout_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    69.223    ffout_reg[11]_i_81_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  ffout_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.340    ffout_reg[11]_i_61_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  ffout_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    69.457    ffout_reg[11]_i_41_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  ffout_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.574    ffout_reg[11]_i_23_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  ffout_reg[11]_i_13/CO[1]
                         net (fo=37, routed)          0.731    70.462    ffout2[7]
    SLICE_X1Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.250 r  ffout_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    71.250    ffout_reg[7]_i_146_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.364 r  ffout_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    71.364    ffout_reg[7]_i_126_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.478 r  ffout_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    71.478    ffout_reg[7]_i_106_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.592 r  ffout_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.592    ffout_reg[7]_i_86_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.706 r  ffout_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.706    ffout_reg[7]_i_66_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.820 r  ffout_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.009    71.829    ffout_reg[7]_i_46_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.943 r  ffout_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.943    ffout_reg[7]_i_26_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.057 r  ffout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.057    ffout_reg[7]_i_14_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.214 r  ffout_reg[7]_i_10/CO[1]
                         net (fo=37, routed)          0.785    72.999    ffout2[6]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.329    73.328 r  ffout[7]_i_171/O
                         net (fo=1, routed)           0.000    73.328    ffout[7]_i_171_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.861 r  ffout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    73.861    ffout_reg[7]_i_151_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.978 r  ffout_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    73.978    ffout_reg[7]_i_131_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.095 r  ffout_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.095    ffout_reg[7]_i_111_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.212 r  ffout_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    74.212    ffout_reg[7]_i_91_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.329 r  ffout_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.329    ffout_reg[7]_i_71_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.446 r  ffout_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.446    ffout_reg[7]_i_51_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.563 r  ffout_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.563    ffout_reg[7]_i_31_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.680 r  ffout_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.680    ffout_reg[7]_i_17_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.837 r  ffout_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.764    75.601    ffout2[5]
    SLICE_X3Y130         LUT3 (Prop_lut3_I0_O)        0.332    75.933 r  ffout[7]_i_174/O
                         net (fo=1, routed)           0.000    75.933    ffout[7]_i_174_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.483 r  ffout_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.483    ffout_reg[7]_i_156_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  ffout_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    76.597    ffout_reg[7]_i_136_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  ffout_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.711    ffout_reg[7]_i_116_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  ffout_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    76.825    ffout_reg[7]_i_96_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  ffout_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    76.939    ffout_reg[7]_i_76_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.053 r  ffout_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    77.053    ffout_reg[7]_i_56_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.167 r  ffout_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.167    ffout_reg[7]_i_36_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.281 r  ffout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.281    ffout_reg[7]_i_20_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.438 r  ffout_reg[7]_i_12/CO[1]
                         net (fo=37, routed)          0.768    78.207    ffout2[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.329    78.536 r  ffout[7]_i_177/O
                         net (fo=1, routed)           0.000    78.536    ffout[7]_i_177_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.069 r  ffout_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    79.069    ffout_reg[7]_i_161_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.186 r  ffout_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    79.186    ffout_reg[7]_i_141_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.303 r  ffout_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    79.303    ffout_reg[7]_i_121_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.420 r  ffout_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    79.420    ffout_reg[7]_i_101_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.537 r  ffout_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    79.537    ffout_reg[7]_i_81_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.654 r  ffout_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    79.654    ffout_reg[7]_i_61_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.771 r  ffout_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.771    ffout_reg[7]_i_41_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.888 r  ffout_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.888    ffout_reg[7]_i_23_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.045 r  ffout_reg[7]_i_13/CO[1]
                         net (fo=37, routed)          0.697    80.742    ffout2[3]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.332    81.074 r  ffout[3]_i_127/O
                         net (fo=1, routed)           0.000    81.074    ffout[3]_i_127_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.624 r  ffout_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.624    ffout_reg[3]_i_110_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.738 r  ffout_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.738    ffout_reg[3]_i_95_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.852 r  ffout_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    81.852    ffout_reg[3]_i_80_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.966 r  ffout_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.966    ffout_reg[3]_i_65_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.080 r  ffout_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.080    ffout_reg[3]_i_50_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.194 r  ffout_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.194    ffout_reg[3]_i_35_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.308 r  ffout_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.308    ffout_reg[3]_i_20_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.422 r  ffout_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    82.422    ffout_reg[3]_i_12_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.579 r  ffout_reg[3]_i_9/CO[1]
                         net (fo=37, routed)          0.733    83.312    ffout2[2]
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.329    83.641 r  ffout[3]_i_130/O
                         net (fo=1, routed)           0.000    83.641    ffout[3]_i_130_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.174 r  ffout_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    84.174    ffout_reg[3]_i_115_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  ffout_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    84.291    ffout_reg[3]_i_100_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  ffout_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    84.408    ffout_reg[3]_i_85_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.525 r  ffout_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.001    84.526    ffout_reg[3]_i_70_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.643 r  ffout_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    84.643    ffout_reg[3]_i_55_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.760 r  ffout_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.760    ffout_reg[3]_i_40_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.877 r  ffout_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.877    ffout_reg[3]_i_25_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.994 r  ffout_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.994    ffout_reg[3]_i_15_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.151 r  ffout_reg[3]_i_10/CO[1]
                         net (fo=37, routed)          0.904    86.055    ffout2[1]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.332    86.387 r  ffout[3]_i_134/O
                         net (fo=1, routed)           0.000    86.387    ffout[3]_i_134_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.919 r  ffout_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    86.919    ffout_reg[3]_i_120_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.033 r  ffout_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    87.033    ffout_reg[3]_i_105_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.147 r  ffout_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.001    87.148    ffout_reg[3]_i_90_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.262 r  ffout_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.262    ffout_reg[3]_i_75_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.376 r  ffout_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    87.376    ffout_reg[3]_i_60_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.490 r  ffout_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.490    ffout_reg[3]_i_45_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.604 r  ffout_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.604    ffout_reg[3]_i_30_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.718 r  ffout_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.718    ffout_reg[3]_i_18_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.989 r  ffout_reg[3]_i_11/CO[0]
                         net (fo=3, routed)           0.612    88.601    ffout2[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I0_O)        0.373    88.974 r  ffout[3]_i_7/O
                         net (fo=1, routed)           0.000    88.974    ffout[3]_i_7_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  ffout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.524    ffout_reg[3]_i_1_n_0
    SLICE_X0Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  ffout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.638    ffout_reg[7]_i_1_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  ffout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.752    ffout_reg[11]_i_1_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  ffout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.866    ffout_reg[15]_i_1_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  ffout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.980    ffout_reg[19]_i_1_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    90.293 r  ffout_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    90.293    ffout0[23]
    SLICE_X0Y161         FDRE                                         r  ffout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.764    14.580    clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ffout_reg[23]/C
                         clock pessimism              0.243    14.823    
                         clock uncertainty           -0.035    14.788    
    SLICE_X0Y161         FDRE (Setup_fdre_C_D)        0.062    14.850    ffout_reg[23]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -90.293    
  -------------------------------------------------------------------
                         slack                                -75.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ff4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.252ns (40.126%)  route 0.376ns (59.874%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ff4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ff4_reg[2]/Q
                         net (fo=2, routed)           0.376     1.959    ff4[2]
    SLICE_X0Y156         LUT4 (Prop_lut4_I1_O)        0.045     2.004 r  ffout[3]_i_6/O
                         net (fo=1, routed)           0.000     2.004    ffout[3]_i_6_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.070 r  ffout_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.070    ffout0[2]
    SLICE_X0Y156         FDRE                                         r  ffout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.959     2.048    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  ffout_reg[2]/C
                         clock pessimism             -0.251     1.797    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.105     1.902    ffout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ff4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.285ns (43.115%)  route 0.376ns (56.885%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ff4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ff4_reg[2]/Q
                         net (fo=2, routed)           0.376     1.959    ff4[2]
    SLICE_X0Y156         LUT4 (Prop_lut4_I1_O)        0.045     2.004 r  ffout[3]_i_6/O
                         net (fo=1, routed)           0.000     2.004    ffout[3]_i_6_n_0
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.103 r  ffout_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.103    ffout0[3]
    SLICE_X0Y156         FDRE                                         r  ffout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.959     2.048    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  ffout_reg[3]/C
                         clock pessimism             -0.251     1.797    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.105     1.902    ffout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ff4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.681     1.524    clk_IBUF_BUFG
    SLICE_X1Y159         FDRE                                         r  ff4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff4_reg[15]/Q
                         net (fo=2, routed)           0.095     1.760    ff4[15]
    SLICE_X0Y159         LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  ffout[15]_i_6/O
                         net (fo=1, routed)           0.000     1.805    ffout[15]_i_6_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.868 r  ffout_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    ffout0[15]
    SLICE_X0Y159         FDRE                                         r  ffout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.958     2.047    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  ffout_reg[15]/C
                         clock pessimism             -0.510     1.537    
    SLICE_X0Y159         FDRE (Hold_fdre_C_D)         0.105     1.642    ffout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ff4_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.680     1.523    clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  ff4_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff4_reg[23]/Q
                         net (fo=2, routed)           0.095     1.759    ff4[23]
    SLICE_X0Y161         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  ffout[23]_i_6/O
                         net (fo=1, routed)           0.000     1.804    ffout[23]_i_6_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.867 r  ffout_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    ffout0[23]
    SLICE_X0Y161         FDRE                                         r  ffout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.957     2.046    clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ffout_reg[23]/C
                         clock pessimism             -0.510     1.536    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.105     1.641    ffout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ff4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.678     1.521    clk_IBUF_BUFG
    SLICE_X1Y163         FDRE                                         r  ff4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff4_reg[31]/Q
                         net (fo=1, routed)           0.095     1.757    ff4[31]
    SLICE_X0Y163         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  ffout[31]_i_5/O
                         net (fo=1, routed)           0.000     1.802    ffout[31]_i_5_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.865 r  ffout_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    ffout0[31]
    SLICE_X0Y163         FDRE                                         r  ffout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.954     2.043    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[31]/C
                         clock pessimism             -0.509     1.534    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.105     1.639    ffout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ff4_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.679     1.522    clk_IBUF_BUFG
    SLICE_X1Y162         FDRE                                         r  ff4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff4_reg[25]/Q
                         net (fo=2, routed)           0.098     1.761    ff4[25]
    SLICE_X0Y162         LUT4 (Prop_lut4_I1_O)        0.045     1.806 r  ffout[27]_i_8/O
                         net (fo=1, routed)           0.000     1.806    ffout[27]_i_8_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.871 r  ffout_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.871    ffout0[25]
    SLICE_X0Y162         FDRE                                         r  ffout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.955     2.044    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[25]/C
                         clock pessimism             -0.509     1.535    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.105     1.640    ffout_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ff4_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.680     1.523    clk_IBUF_BUFG
    SLICE_X1Y160         FDRE                                         r  ff4_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff4_reg[17]/Q
                         net (fo=2, routed)           0.098     1.762    ff4[17]
    SLICE_X0Y160         LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  ffout[19]_i_8/O
                         net (fo=1, routed)           0.000     1.807    ffout[19]_i_8_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.872 r  ffout_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.872    ffout0[17]
    SLICE_X0Y160         FDRE                                         r  ffout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.957     2.046    clk_IBUF_BUFG
    SLICE_X0Y160         FDRE                                         r  ffout_reg[17]/C
                         clock pessimism             -0.510     1.536    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.105     1.641    ffout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ff4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.681     1.524    clk_IBUF_BUFG
    SLICE_X1Y159         FDRE                                         r  ff4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff4_reg[12]/Q
                         net (fo=2, routed)           0.097     1.762    ff4[12]
    SLICE_X0Y159         LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  ffout[15]_i_9/O
                         net (fo=1, routed)           0.000     1.807    ffout[15]_i_9_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.877 r  ffout_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    ffout0[12]
    SLICE_X0Y159         FDRE                                         r  ffout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.958     2.047    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  ffout_reg[12]/C
                         clock pessimism             -0.510     1.537    
    SLICE_X0Y159         FDRE (Hold_fdre_C_D)         0.105     1.642    ffout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ff4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.680     1.523    clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  ff4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff4_reg[20]/Q
                         net (fo=2, routed)           0.097     1.761    ff4[20]
    SLICE_X0Y161         LUT4 (Prop_lut4_I1_O)        0.045     1.806 r  ffout[23]_i_9/O
                         net (fo=1, routed)           0.000     1.806    ffout[23]_i_9_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.876 r  ffout_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    ffout0[20]
    SLICE_X0Y161         FDRE                                         r  ffout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.957     2.046    clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ffout_reg[20]/C
                         clock pessimism             -0.510     1.536    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.105     1.641    ffout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ff4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ffout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.678     1.521    clk_IBUF_BUFG
    SLICE_X1Y163         FDRE                                         r  ff4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff4_reg[28]/Q
                         net (fo=2, routed)           0.097     1.759    ff4[28]
    SLICE_X0Y163         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  ffout[31]_i_8/O
                         net (fo=1, routed)           0.000     1.804    ffout[31]_i_8_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  ffout_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    ffout0[28]
    SLICE_X0Y163         FDRE                                         r  ffout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.954     2.043    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[28]/C
                         clock pessimism             -0.509     1.534    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.105     1.639    ffout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y147   ff1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95    ff1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89    ff1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83    ff1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77    ff1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y71    ff1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y65    ff1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    ff1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52    ff1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147   ff1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147   ff1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95    ff1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95    ff1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    ff1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    ff1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ff1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ff1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    ff1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    ff1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147   ff1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147   ff1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95    ff1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95    ff1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    ff1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    ff1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ff1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ff1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    ff1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    ff1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ffout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.083ns (51.106%)  route 2.950ns (48.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.895     4.955    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  ffout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.456     5.411 r  ffout_reg[1]/Q
                         net (fo=1, routed)           2.950     8.360    out_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         2.627    10.988 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.988    out[1]
    G14                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.023ns  (logic 3.077ns (51.087%)  route 2.946ns (48.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.894     4.954    clk_IBUF_BUFG
    SLICE_X0Y157         FDRE                                         r  ffout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.456     5.410 r  ffout_reg[4]/Q
                         net (fo=1, routed)           2.946     8.355    out_OBUF[4]
    F15                  OBUF (Prop_obuf_I_O)         2.621    10.976 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.976    out[4]
    F15                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.006ns  (logic 3.076ns (51.217%)  route 2.930ns (48.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.895     4.955    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  ffout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.456     5.411 r  ffout_reg[2]/Q
                         net (fo=1, routed)           2.930     8.340    out_OBUF[2]
    H14                  OBUF (Prop_obuf_I_O)         2.620    10.960 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.960    out[2]
    H14                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 3.071ns (51.222%)  route 2.924ns (48.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.895     4.955    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  ffout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.456     5.411 r  ffout_reg[3]/Q
                         net (fo=1, routed)           2.924     8.335    out_OBUF[3]
    F16                  OBUF (Prop_obuf_I_O)         2.615    10.950 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.950    out[3]
    F16                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 3.075ns (51.297%)  route 2.919ns (48.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.894     4.954    clk_IBUF_BUFG
    SLICE_X0Y157         FDRE                                         r  ffout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.456     5.410 r  ffout_reg[6]/Q
                         net (fo=1, routed)           2.919     8.329    out_OBUF[6]
    H16                  OBUF (Prop_obuf_I_O)         2.619    10.948 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.948    out[6]
    H16                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 3.064ns (51.138%)  route 2.927ns (48.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.894     4.954    clk_IBUF_BUFG
    SLICE_X0Y157         FDRE                                         r  ffout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.456     5.410 r  ffout_reg[5]/Q
                         net (fo=1, routed)           2.927     8.337    out_OBUF[5]
    G16                  OBUF (Prop_obuf_I_O)         2.608    10.945 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.945    out[5]
    G16                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 3.087ns (52.083%)  route 2.840ns (47.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.894     4.954    clk_IBUF_BUFG
    SLICE_X0Y158         FDRE                                         r  ffout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDRE (Prop_fdre_C_Q)         0.456     5.410 r  ffout_reg[8]/Q
                         net (fo=1, routed)           2.840     8.250    out_OBUF[8]
    D15                  OBUF (Prop_obuf_I_O)         2.631    10.881 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.881    out[8]
    D15                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 3.088ns (52.228%)  route 2.824ns (47.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.894     4.954    clk_IBUF_BUFG
    SLICE_X0Y157         FDRE                                         r  ffout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.456     5.410 r  ffout_reg[7]/Q
                         net (fo=1, routed)           2.824     8.234    out_OBUF[7]
    C15                  OBUF (Prop_obuf_I_O)         2.632    10.866 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.866    out[7]
    C15                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.087ns (52.486%)  route 2.794ns (47.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.895     4.955    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  ffout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.456     5.411 r  ffout_reg[0]/Q
                         net (fo=1, routed)           2.794     8.205    out_OBUF[0]
    E17                  OBUF (Prop_obuf_I_O)         2.631    10.835 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.835    out[0]
    E17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 3.102ns (53.354%)  route 2.712ns (46.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.893     4.953    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  ffout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.409 r  ffout_reg[12]/Q
                         net (fo=1, routed)           2.712     8.121    out_OBUF[12]
    B18                  OBUF (Prop_obuf_I_O)         2.646    10.767 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.767    out[12]
    B18                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ffout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.281ns (69.855%)  route 0.553ns (30.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.678     1.521    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ffout_reg[31]/Q
                         net (fo=1, routed)           0.553     2.214    out_OBUF[31]
    G13                  OBUF (Prop_obuf_I_O)         1.140     3.354 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.354    out[31]
    G13                                                               r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.288ns (69.040%)  route 0.578ns (30.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.678     1.521    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ffout_reg[30]/Q
                         net (fo=1, routed)           0.578     2.240    out_OBUF[30]
    D14                  OBUF (Prop_obuf_I_O)         1.147     3.387 r  out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.387    out[30]
    D14                                                               r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.292ns (68.853%)  route 0.584ns (31.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.678     1.521    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ffout_reg[29]/Q
                         net (fo=1, routed)           0.584     2.246    out_OBUF[29]
    C14                  OBUF (Prop_obuf_I_O)         1.151     3.397 r  out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.397    out[29]
    C14                                                               r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.302ns (68.693%)  route 0.594ns (31.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.679     1.522    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ffout_reg[27]/Q
                         net (fo=1, routed)           0.594     2.256    out_OBUF[27]
    B14                  OBUF (Prop_obuf_I_O)         1.161     3.418 r  out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.418    out[27]
    B14                                                               r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.308ns (68.712%)  route 0.596ns (31.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.678     1.521    clk_IBUF_BUFG
    SLICE_X0Y163         FDRE                                         r  ffout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ffout_reg[28]/Q
                         net (fo=1, routed)           0.596     2.258    out_OBUF[28]
    B13                  OBUF (Prop_obuf_I_O)         1.167     3.425 r  out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.425    out[28]
    B13                                                               r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.312ns (68.901%)  route 0.592ns (31.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.679     1.522    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ffout_reg[26]/Q
                         net (fo=1, routed)           0.592     2.255    out_OBUF[26]
    C12                  OBUF (Prop_obuf_I_O)         1.171     3.427 r  out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.427    out[26]
    C12                                                               r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.316ns (68.557%)  route 0.603ns (31.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.679     1.522    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ffout_reg[25]/Q
                         net (fo=1, routed)           0.603     2.266    out_OBUF[25]
    B12                  OBUF (Prop_obuf_I_O)         1.175     3.441 r  out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.441    out[25]
    B12                                                               r  out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.315ns (67.361%)  route 0.637ns (32.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.679     1.522    clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ffout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ffout_reg[24]/Q
                         net (fo=1, routed)           0.637     2.300    out_OBUF[24]
    B11                  OBUF (Prop_obuf_I_O)         1.174     3.474 r  out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.474    out[24]
    B11                                                               r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.293ns (65.877%)  route 0.670ns (34.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.680     1.523    clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ffout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ffout_reg[21]/Q
                         net (fo=1, routed)           0.670     2.334    out_OBUF[21]
    F14                  OBUF (Prop_obuf_I_O)         1.152     3.486 r  out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.486    out[21]
    F14                                                               r  out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ffout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.301ns (66.194%)  route 0.665ns (33.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.680     1.523    clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ffout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ffout_reg[22]/Q
                         net (fo=1, routed)           0.665     2.329    out_OBUF[22]
    F13                  OBUF (Prop_obuf_I_O)         1.160     3.489 r  out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.489    out[22]
    F13                                                               r  out[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[31]
                            (input port)
  Destination:            ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.829ns  (logic 0.980ns (12.521%)  route 6.849ns (87.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  a[31] (IN)
                         net (fo=0)                   0.000     0.000    a[31]
    A1                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  a_IBUF[31]_inst/O
                         net (fo=1, routed)           6.849     7.829    a_IBUF[31]
    SLICE_X3Y4           FDRE                                         r  ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.768     4.584    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  ff1_reg[31]/C

Slack:                    inf
  Source:                 c[6]
                            (input port)
  Destination:            ff3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.283ns  (logic 0.989ns (13.578%)  route 6.294ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  c[6] (IN)
                         net (fo=0)                   0.000     0.000    c[6]
    U7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  c_IBUF[6]_inst/O
                         net (fo=1, routed)           6.294     7.283    c_IBUF[6]
    SLICE_X6Y157         FDRE                                         r  ff3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.765     4.581    clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  ff3_reg[6]/C

Slack:                    inf
  Source:                 a[27]
                            (input port)
  Destination:            ff1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 0.985ns (13.579%)  route 6.272ns (86.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  a[27] (IN)
                         net (fo=0)                   0.000     0.000    a[27]
    D4                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  a_IBUF[27]_inst/O
                         net (fo=1, routed)           6.272     7.257    a_IBUF[27]
    SLICE_X5Y8           FDRE                                         r  ff1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.766     4.582    clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  ff1_reg[27]/C

Slack:                    inf
  Source:                 a[22]
                            (input port)
  Destination:            ff1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.174ns  (logic 0.973ns (13.558%)  route 6.201ns (86.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  a[22] (IN)
                         net (fo=0)                   0.000     0.000    a[22]
    E2                   IBUF (Prop_ibuf_I_O)         0.973     0.973 r  a_IBUF[22]_inst/O
                         net (fo=1, routed)           6.201     7.174    a_IBUF[22]
    SLICE_X0Y22          FDRE                                         r  ff1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.754     4.570    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  ff1_reg[22]/C

Slack:                    inf
  Source:                 a[24]
                            (input port)
  Destination:            ff1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.143ns  (logic 0.957ns (13.396%)  route 6.186ns (86.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  a[24] (IN)
                         net (fo=0)                   0.000     0.000    a[24]
    F4                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  a_IBUF[24]_inst/O
                         net (fo=1, routed)           6.186     7.143    a_IBUF[24]
    SLICE_X0Y13          FDRE                                         r  ff1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.763     4.579    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  ff1_reg[24]/C

Slack:                    inf
  Source:                 c[9]
                            (input port)
  Destination:            ff3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.135ns  (logic 0.989ns (13.864%)  route 6.146ns (86.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  c[9] (IN)
                         net (fo=0)                   0.000     0.000    c[9]
    V6                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  c_IBUF[9]_inst/O
                         net (fo=1, routed)           6.146     7.135    c_IBUF[9]
    SLICE_X6Y158         FDRE                                         r  ff3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.765     4.581    clk_IBUF_BUFG
    SLICE_X6Y158         FDRE                                         r  ff3_reg[9]/C

Slack:                    inf
  Source:                 a[19]
                            (input port)
  Destination:            ff1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.011ns  (logic 0.953ns (13.586%)  route 6.058ns (86.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  a[19] (IN)
                         net (fo=0)                   0.000     0.000    a[19]
    G2                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  a_IBUF[19]_inst/O
                         net (fo=1, routed)           6.058     7.011    a_IBUF[19]
    SLICE_X0Y40          FDRE                                         r  ff1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.766     4.582    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  ff1_reg[19]/C

Slack:                    inf
  Source:                 c[0]
                            (input port)
  Destination:            ff3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.002ns  (logic 0.967ns (13.810%)  route 6.035ns (86.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           6.035     7.002    c_IBUF[0]
    SLICE_X6Y155         FDRE                                         r  ff3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.766     4.582    clk_IBUF_BUFG
    SLICE_X6Y155         FDRE                                         r  ff3_reg[0]/C

Slack:                    inf
  Source:                 a[20]
                            (input port)
  Destination:            ff1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.992ns  (logic 0.957ns (13.690%)  route 6.035ns (86.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  a[20] (IN)
                         net (fo=0)                   0.000     0.000    a[20]
    H2                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  a_IBUF[20]_inst/O
                         net (fo=1, routed)           6.035     6.992    a_IBUF[20]
    SLICE_X1Y34          FDRE                                         r  ff1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.762     4.578    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  ff1_reg[20]/C

Slack:                    inf
  Source:                 a[26]
                            (input port)
  Destination:            ff1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.970ns  (logic 0.967ns (13.870%)  route 6.004ns (86.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  a[26] (IN)
                         net (fo=0)                   0.000     0.000    a[26]
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  a_IBUF[26]_inst/O
                         net (fo=1, routed)           6.004     6.970    a_IBUF[26]
    SLICE_X2Y12          FDRE                                         r  ff1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.764     4.580    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  ff1_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            ff2_reg[1]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.191ns (17.576%)  route 0.898ns (82.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  b_IBUF[1]_inst/O
                         net (fo=9, routed)           0.898     1.089    b_IBUF[1]
    SLICE_X3Y125         FDRE                                         r  ff2_reg[1]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.946    clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  ff2_reg[1]_replica_3/C

Slack:                    inf
  Source:                 d[31]
                            (input port)
  Destination:            ff4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.197ns (17.696%)  route 0.916ns (82.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  d[31] (IN)
                         net (fo=0)                   0.000     0.000    d[31]
    L14                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  d_IBUF[31]_inst/O
                         net (fo=1, routed)           0.916     1.113    d_IBUF[31]
    SLICE_X1Y163         FDRE                                         r  ff4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.954     2.043    clk_IBUF_BUFG
    SLICE_X1Y163         FDRE                                         r  ff4_reg[31]/C

Slack:                    inf
  Source:                 d[28]
                            (input port)
  Destination:            ff4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.193ns (16.962%)  route 0.947ns (83.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  d[28] (IN)
                         net (fo=0)                   0.000     0.000    d[28]
    L16                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  d_IBUF[28]_inst/O
                         net (fo=1, routed)           0.947     1.140    d_IBUF[28]
    SLICE_X1Y163         FDRE                                         r  ff4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.954     2.043    clk_IBUF_BUFG
    SLICE_X1Y163         FDRE                                         r  ff4_reg[28]/C

Slack:                    inf
  Source:                 d[30]
                            (input port)
  Destination:            ff4_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.195ns (16.984%)  route 0.954ns (83.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  d[30] (IN)
                         net (fo=0)                   0.000     0.000    d[30]
    M14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  d_IBUF[30]_inst/O
                         net (fo=1, routed)           0.954     1.150    d_IBUF[30]
    SLICE_X1Y163         FDRE                                         r  ff4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.954     2.043    clk_IBUF_BUFG
    SLICE_X1Y163         FDRE                                         r  ff4_reg[30]/C

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            ff2_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.153ns (13.000%)  route 1.021ns (87.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  b_IBUF[0]_inst/O
                         net (fo=8, routed)           1.021     1.173    b_IBUF[0]
    SLICE_X3Y52          FDRE                                         r  ff2_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.876     1.965    clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ff2_reg[0]_replica_1/C

Slack:                    inf
  Source:                 b[20]
                            (input port)
  Destination:            ff2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.233ns (19.443%)  route 0.965ns (80.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  b[20] (IN)
                         net (fo=0)                   0.000     0.000    b[20]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  b_IBUF[20]_inst/O
                         net (fo=1, routed)           0.965     1.199    b_IBUF[20]
    SLICE_X3Y9           FDRE                                         r  ff2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.944     2.033    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  ff2_reg[20]/C

Slack:                    inf
  Source:                 b[22]
                            (input port)
  Destination:            ff2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.216ns (17.729%)  route 1.001ns (82.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[22] (IN)
                         net (fo=0)                   0.000     0.000    b[22]
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  b_IBUF[22]_inst/O
                         net (fo=1, routed)           1.001     1.217    b_IBUF[22]
    SLICE_X3Y9           FDRE                                         r  ff2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.944     2.033    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  ff2_reg[22]/C

Slack:                    inf
  Source:                 d[27]
                            (input port)
  Destination:            ff4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.196ns (16.129%)  route 1.021ns (83.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  d[27] (IN)
                         net (fo=0)                   0.000     0.000    d[27]
    L18                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  d_IBUF[27]_inst/O
                         net (fo=1, routed)           1.021     1.217    d_IBUF[27]
    SLICE_X1Y162         FDRE                                         r  ff4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.955     2.044    clk_IBUF_BUFG
    SLICE_X1Y162         FDRE                                         r  ff4_reg[27]/C

Slack:                    inf
  Source:                 b[19]
                            (input port)
  Destination:            ff2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.236ns (18.756%)  route 1.021ns (81.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b[19] (IN)
                         net (fo=0)                   0.000     0.000    b[19]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  b_IBUF[19]_inst/O
                         net (fo=1, routed)           1.021     1.256    b_IBUF[19]
    SLICE_X3Y8           FDRE                                         r  ff2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.944     2.033    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  ff2_reg[19]/C

Slack:                    inf
  Source:                 b[24]
                            (input port)
  Destination:            ff2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.211ns (16.547%)  route 1.066ns (83.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  b[24] (IN)
                         net (fo=0)                   0.000     0.000    b[24]
    U14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  b_IBUF[24]_inst/O
                         net (fo=1, routed)           1.066     1.277    b_IBUF[24]
    SLICE_X3Y10          FDRE                                         r  ff2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.943     2.032    clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  ff2_reg[24]/C





