v 20000220
P 300 3400 0 3400 1
{
T 100 3450 5 8 1 1 0 0
pin1=1
}
P 300 3000 0 3000 1
{
T 100 3050 5 8 1 1 0 0
pin2=2
}
P 300 2600 0 2600 1
{
T 100 2650 5 8 1 1 0 0
pin3=3
}
P 300 2200 0 2200 1
{
T 100 2250 5 8 1 1 0 0
pin4=4
}
P 300 1400 0 1400 1
{
T 100 1450 5 8 1 1 0 0
pin7=7
}
P 300 1000 0 1000 1
{
T 100 1050 5 8 1 1 0 0
pin13=13
}
P 300 600 0 600 1
{
T 100 650 5 8 1 1 0 0
pin15=15
}
P 2600 2200 2300 2200 1
{
T 2400 2250 5 8 1 1 0 0
pin5=5
}
P 2600 1400 2300 1400 1
{
T 2400 1450 5 8 1 1 0 0
pin14=14
}
T 1850 2100 9 10 1 0 0 0
REF
T 1900 1750 9 10 1 0 0 0
DL
T 1850 1350 9 10 1 0 0 0
DH
T 400 3350 9 10 1 0 0 0
CSH
T 400 2950 9 10 1 0 0 0
CSL
T 400 2550 9 10 1 0 0 0
FB
T 400 2150 9 10 1 0 0 0
CC
T 400 1750 9 10 1 0 0 0
SHDN/
T 400 1350 9 10 1 0 0 0
SYNC
T 400 950 9 10 1 0 0 0
BST
T 400 550 9 10 1 0 0 0
LX
T 400 200 9 10 1 0 0 0
SKIP/
P 300 200 0 200 1
{
T 100 250 5 8 1 1 0 0
pin16=16
}
T 350 3700 9 10 1 0 0 0
MAX1637
B 300 0 2000 3650 3
T 1300 100 5 10 0 0 0 0
device=MAX1637
P 2600 1800 2300 1800 1
{
T 2400 1850 5 8 1 1 0 0
pin11=11
}
P 0 1800 200 1800 1
{
T 100 1850 5 8 1 1 0 0
pin6=6
}
V 250 1800 50 6
T 2300 3700 8 10 1 1 0 6
uref=U?
