<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>FPSID</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">FPSID, Floating-Point System ID register</h1><p>The FPSID characteristics are:</p><h2>Purpose</h2>
          <p>Provides top-level information about the floating-point implementation.</p>
        
          <p>This register largely duplicates information held in the <a href="AArch32-midr.html">MIDR</a>. ARM deprecates use of it.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Floating-point registers functional group.</li><li>The Identification registers functional group.</li></ul><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      
          <p>Implemented only if the implementation includes the Advanced SIMD and floating-point functionality.</p>
        <h2>Attributes</h2>
          <p>FPSID is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The FPSID bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Implementer">Implementer</a></td><td class="lr" colspan="1"><a href="#SW">SW</a></td><td class="lr" colspan="7"><a href="#Subarchitecture">Subarchitecture</a></td><td class="lr" colspan="8"><a href="#PartNum">PartNum</a></td><td class="lr" colspan="4"><a href="#Variant">Variant</a></td><td class="lr" colspan="4"><a href="#Revision">Revision</a></td></tr></tbody></table><h4 id="Implementer">Implementer, bits [31:24]
                  </h4>
              <p>Implementer codes are the same as those used for the <a href="AArch32-midr.html">MIDR</a>.</p>
            
              <p>For an implementation by ARM this field is <span class="hexnumber">0x41</span>, the ASCII code for A.</p>
            <h4 id="SW">SW, bit [23]
              </h4>
              <p>Software bit. Defined values are:</p>
            <table class="valuetable"><tr><th>SW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The implementation provides a hardware implementation of the floating-point instructions.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The implementation supports only software emulation of the floating-point instructions.</p>
                </td></tr></table>
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0</span>.</p>
            <h4 id="Subarchitecture">Subarchitecture, bits [22:16]
                  </h4>
              <p>Subarchitecture version number. For an implementation by ARM, defined values are:</p>
            <table class="valuetable"><tr><th>Subarchitecture</th><th>Meaning</th></tr><tr><td class="bitfield">0000000</td><td>
                  <p>VFPv1 architecture with an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> subarchitecture.</p>
                </td></tr><tr><td class="bitfield">0000001</td><td>
                  <p>VFPv2 architecture with Common VFP subarchitecture v1.</p>
                </td></tr><tr><td class="bitfield">0000010</td><td>
                  <p>VFPv3 architecture, or later, with Common VFP subarchitecture v2. The VFP architecture version is indicated by the <a href="AArch32-mvfr0.html">MVFR0</a> and <a href="AArch32-mvfr1.html">MVFR1</a> registers.</p>
                </td></tr><tr><td class="bitfield">0000011</td><td>
                  <p>VFPv3 architecture, or later, with Null subarchitecture. The entire floating-point implementation is in hardware, and no software support code is required. The VFP architecture version is indicated by the <a href="AArch32-mvfr0.html">MVFR0</a> and <a href="AArch32-mvfr1.html">MVFR1</a> registers. This value can be used only by an implementation that does not support the trap enable bits in the <a href="AArch32-fpscr.html">FPSCR</a>.</p>
                </td></tr><tr><td class="bitfield">0000100</td><td>
                  <p>VFPv3 architecture, or later, with Common VFP subarchitecture v3, and support for trap enable bits in <a href="AArch32-fpscr.html">FPSCR</a>. The VFP architecture version is indicated by the <a href="AArch32-mvfr0.html">MVFR0</a> and <a href="AArch32-mvfr1.html">MVFR1</a> registers.</p>
                </td></tr></table>
              <p>For a subarchitecture designed by ARM the most significant bit of this field, register bit[22], is 0. Values with a most significant bit of 0 that are not listed here are reserved.</p>
            
              <p>When the subarchitecture designer is not ARM, the most significant bit of this field, register bit[22], must be 1. Each implementer must maintain its own list of subarchitectures it has designed, starting at subarchitecture version number <span class="hexnumber">0x40</span>.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000011</span> and <span class="binarynumber">0000100</span>.</p>
            <h4 id="PartNum">PartNum, bits [15:8]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> part number for the floating-point implementation, assigned by the implementer.</p>
            <h4 id="Variant">Variant, bits [7:4]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> variant number. Typically, this field distinguishes between different production variants of a single product.</p>
            <h4 id="Revision">Revision, bits [3:0]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> revision number for the floating-point implementation.</p>
            <div class="access_mechanisms"><h2>Accessing the FPSID</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using VMRS with the following syntax:</p><p class="asm-code">VMRS  &lt;Rt&gt;, &lt;spec_reg&gt;</p></div><div class="access_instruction"><p>This register can be written using VMSR with the following syntax:</p><p class="asm-code">VMSR  &lt;spec_reg&gt;, &lt;Rt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;spec_reg&gt;
      </th><th>reg</th></tr><tr><td>FPSID</td><td>0000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>When access to this register is permitted, write accesses are ignored.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch32-cpacr.html">CPACR</a>.cp10==00, accesses to this register from PL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TFP==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==00, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==10, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCP10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCP10==1, Non-secure accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-nsacr.html">NSACR</a>.cp10==0, Non-secure accesses to this register from EL1 and EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.TFP==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
