;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <191, 106
	SLT 101, 3
	SLT 701, 3
	MOV -127, 600
	MOV -7, <-620
	SPL 0, <-332
	SUB -0, 0
	SUB @191, 106
	SUB -1, <0
	MOV @127, 600
	SUB 0, 900
	ADD <-130, 609
	ADD 270, 86
	SPL 0, <-332
	SUB -0, 0
	DJN 401, -1
	SUB @127, 600
	SUB -1, <0
	SLT 0, @2
	MOV -127, 600
	SUB #72, @206
	SPL 0, <-332
	SLT 121, 3
	SUB -0, 0
	MOV -7, <-620
	SUB 0, 900
	SUB 0, 900
	SUB @127, 106
	ADD <-130, 9
	ADD <-130, 9
	ADD #270, <1
	ADD 270, 60
	SUB #0, -33
	SUB #0, -33
	SUB -0, 0
	DJN 401, @-1
	MOV <-130, 9
	ADD 401, -1
	MOV -7, <-20
	JMN -130, 9
	JMN -130, 9
	ADD 401, <-1
	SPL 0, <-332
	MOV -7, <-20
	ADD 3, @320
	MOV -7, <-620
