Command: vlogan -work xilinx_defaultlib -full64 +v2k -l ../../vcs/work/log_file/analysis.log \
+define+SIMULATION_EN -sverilog -f ../../vcs/work/vcs_all_file.list +define+FSDB \

                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Wed Jan 10 19:47:43 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../src/tb/uart_top_tb.v'
Parsing design file '../../src/rtl/uart_rx.v'
Parsing design file '../../src/rtl/uart_top.v'
Parsing design file '../../src/rtl/uart_tx.v'
Parsing design file '../../src/ipcore/clk_wiz_0/clk_wiz_0.v'
Parsing design file '../../src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v'
Parsing design file '../../src/glbl/glbl.v'
CPU time: .153 seconds to compile
