<stg><name>kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %temp_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln15_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln15

]]></Node>
<StgValue><ssdm name="sext_ln15_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln15_cast = sext i62 %sext_ln15_read

]]></Node>
<StgValue><ssdm name="sext_ln15_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %temp_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:4 %icmp_ln17 = icmp_eq  i14 %indvar_flatten_load, i14 12544

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:5 %add_ln17 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:6 %br_ln17 = br i1 %icmp_ln17, void %for.inc26.loopexit.i, void %for.inc33.loopexit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.loopexit.i:8 %store_ln18 = store i14 %add_ln17, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i:2 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln15_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.loopexit.i:5 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc26.loopexit.i:0 %temp_1_load = load i32 %temp_1

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.loopexit.i:6 %bitcast_ln19 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.loopexit.i:7 %temp = fadd i32 %temp_1_load, i32 %bitcast_ln19

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc33.loopexit.i.exitStub:0 %temp_1_load_1 = load i32 %temp_1

]]></Node>
<StgValue><ssdm name="temp_1_load_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc33.loopexit.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %temp_1_out, i32 %temp_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.inc33.loopexit.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.loopexit.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_3_VITIS_LOOP_18_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26.loopexit.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc26.loopexit.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.loopexit.i:4 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.loopexit.i:7 %temp = fadd i32 %temp_1_load, i32 %bitcast_ln19

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.loopexit.i:9 %store_ln18 = store i32 %temp, i32 %temp_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.loopexit.i:10 %br_ln18 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="52" name="sext_ln15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln15"/></StgValue>
</port>
<port id="53" name="temp_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="temp_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="temp_1" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_54" to="indvar_flatten" fromId="54" toId="8">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln15_read" fromId="57" toId="9">
</dataflow>
<dataflow id="59" from="sext_ln15" to="sext_ln15_read" fromId="52" toId="9">
</dataflow>
<dataflow id="60" from="sext_ln15_read" to="sext_ln15_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="gmem0" to="specinterface_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="65" from="empty_20" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="70" from="empty_35" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="empty_47" to="specinterface_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="empty_34" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="empty_35" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="84" from="empty_35" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="85" from="empty_35" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="indvar_flatten" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="temp_1" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="95" from="indvar_flatten" to="indvar_flatten_load" fromId="8" toId="15">
</dataflow>
<dataflow id="96" from="indvar_flatten_load" to="icmp_ln17" fromId="15" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln17" fromId="97" toId="16">
</dataflow>
<dataflow id="99" from="indvar_flatten_load" to="add_ln17" fromId="15" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln17" fromId="100" toId="17">
</dataflow>
<dataflow id="102" from="icmp_ln17" to="br_ln17" fromId="16" toId="18">
</dataflow>
<dataflow id="103" from="add_ln17" to="store_ln18" fromId="17" toId="19">
</dataflow>
<dataflow id="104" from="indvar_flatten" to="store_ln18" fromId="8" toId="19">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="107" from="gmem0" to="specbitsmap_ln0" fromId="51" toId="20">
</dataflow>
<dataflow id="108" from="gmem0" to="gmem0_addr" fromId="51" toId="21">
</dataflow>
<dataflow id="109" from="sext_ln15_cast" to="gmem0_addr" fromId="10" toId="21">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="110" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="22">
</dataflow>
<dataflow id="114" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="22">
</dataflow>
<dataflow id="117" from="p_str" to="specpipeline_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read" fromId="118" toId="23">
</dataflow>
<dataflow id="120" from="gmem0_addr" to="gmem0_addr_read" fromId="21" toId="23">
</dataflow>
<dataflow id="121" from="temp_1" to="temp_1_load" fromId="7" toId="24">
</dataflow>
<dataflow id="122" from="gmem0_addr_read" to="bitcast_ln19" fromId="23" toId="25">
</dataflow>
<dataflow id="123" from="temp_1_load" to="temp" fromId="24" toId="26">
</dataflow>
<dataflow id="124" from="bitcast_ln19" to="temp" fromId="25" toId="26">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="125" toId="27">
</dataflow>
<dataflow id="128" from="VITIS_LOOP_17_3_VITIS_LOOP_18_4_str" to="specloopname_ln0" fromId="127" toId="27">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="129" toId="28">
</dataflow>
<dataflow id="132" from="StgValue_131" to="empty" fromId="131" toId="28">
</dataflow>
<dataflow id="133" from="StgValue_131" to="empty" fromId="131" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_131" to="empty" fromId="131" toId="28">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="110" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="29">
</dataflow>
<dataflow id="138" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="29">
</dataflow>
<dataflow id="140" from="p_str" to="specpipeline_ln0" fromId="116" toId="29">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="125" toId="30">
</dataflow>
<dataflow id="143" from="empty_41" to="specloopname_ln16" fromId="142" toId="30">
</dataflow>
<dataflow id="144" from="temp_1_load" to="temp" fromId="24" toId="31">
</dataflow>
<dataflow id="145" from="bitcast_ln19" to="temp" fromId="25" toId="31">
</dataflow>
<dataflow id="146" from="temp" to="store_ln18" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="temp_1" to="store_ln18" fromId="7" toId="32">
</dataflow>
<dataflow id="148" from="temp_1" to="temp_1_load_1" fromId="7" toId="34">
</dataflow>
<dataflow id="150" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="149" toId="35">
</dataflow>
<dataflow id="151" from="temp_1_out" to="write_ln0" fromId="53" toId="35">
</dataflow>
<dataflow id="152" from="temp_1_load_1" to="write_ln0" fromId="34" toId="35">
</dataflow>
<dataflow id="153" from="icmp_ln17" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="154" from="icmp_ln17" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="155" from="icmp_ln17" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
