// Seed: 2087890052
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5,
    input uwire id_6,
    input supply0 id_7
);
  wire id_9;
  ;
  assign id_3 = id_4 - -1;
  tri0 id_10 = id_10 == -1;
  wire id_11;
  parameter id_12 = 1;
  assign module_1.id_4 = 0;
  wire id_13 = id_2;
endmodule : SymbolIdentifier
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input wire module_1,
    input tri id_4,
    input supply1 id_5,
    output wand id_6
);
  wire  id_8;
  logic \id_9 ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_0,
      id_2,
      id_6,
      id_5,
      id_5
  );
endmodule
