Classic Timing Analyzer report for BitmapVerifier
Mon Jun 22 22:49:45 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+----------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 19.052 ns   ; pos_y[3] ; approve ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+--------------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To      ;
+-------+-------------------+-----------------+--------------+---------+
; N/A   ; None              ; 19.052 ns       ; pos_y[3]     ; approve ;
; N/A   ; None              ; 18.863 ns       ; pos_x[3]     ; approve ;
; N/A   ; None              ; 18.736 ns       ; pos_x[2]     ; approve ;
; N/A   ; None              ; 18.469 ns       ; pos_y[2]     ; approve ;
; N/A   ; None              ; 18.261 ns       ; pos_x[1]     ; approve ;
; N/A   ; None              ; 17.766 ns       ; pos_y[1]     ; approve ;
; N/A   ; None              ; 16.380 ns       ; pos_x[0]     ; approve ;
; N/A   ; None              ; 15.530 ns       ; vecline[6]   ; approve ;
; N/A   ; None              ; 15.258 ns       ; pos_y[0]     ; approve ;
; N/A   ; None              ; 15.189 ns       ; vecline[4]   ; approve ;
; N/A   ; None              ; 14.658 ns       ; vecline[0]   ; approve ;
; N/A   ; None              ; 14.153 ns       ; vecline[2]   ; approve ;
; N/A   ; None              ; 14.136 ns       ; vecoluwn[4]  ; approve ;
; N/A   ; None              ; 14.107 ns       ; vecline[7]   ; approve ;
; N/A   ; None              ; 14.082 ns       ; vecoluwn[6]  ; approve ;
; N/A   ; None              ; 13.885 ns       ; vecoluwn[0]  ; approve ;
; N/A   ; None              ; 13.869 ns       ; vecline[1]   ; approve ;
; N/A   ; None              ; 13.832 ns       ; vecoluwn[1]  ; approve ;
; N/A   ; None              ; 13.593 ns       ; vecline[3]   ; approve ;
; N/A   ; None              ; 13.333 ns       ; vecregion[1] ; approve ;
; N/A   ; None              ; 13.081 ns       ; vecoluwn[2]  ; approve ;
; N/A   ; None              ; 13.015 ns       ; vecoluwn[5]  ; approve ;
; N/A   ; None              ; 12.886 ns       ; vecregion[4] ; approve ;
; N/A   ; None              ; 12.826 ns       ; vecoluwn[3]  ; approve ;
; N/A   ; None              ; 12.628 ns       ; vecregion[7] ; approve ;
; N/A   ; None              ; 12.613 ns       ; vecregion[3] ; approve ;
; N/A   ; None              ; 12.527 ns       ; vecregion[6] ; approve ;
; N/A   ; None              ; 12.449 ns       ; vecoluwn[8]  ; approve ;
; N/A   ; None              ; 12.409 ns       ; vecoluwn[7]  ; approve ;
; N/A   ; None              ; 11.977 ns       ; vecregion[5] ; approve ;
; N/A   ; None              ; 11.881 ns       ; vecline[8]   ; approve ;
; N/A   ; None              ; 11.626 ns       ; vecregion[2] ; approve ;
; N/A   ; None              ; 11.466 ns       ; vecregion[8] ; approve ;
; N/A   ; None              ; 11.464 ns       ; vecregion[0] ; approve ;
; N/A   ; None              ; 9.443 ns        ; vecline[5]   ; approve ;
; N/A   ; None              ; 8.744 ns        ; enable       ; approve ;
+-------+-------------------+-----------------+--------------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 22:49:44 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BitmapVerifier -c BitmapVerifier --timing_analysis_only
Info: Longest tpd from source pin "pos_y[3]" to destination pin "approve" is 19.052 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 6; PIN Node = 'pos_y[3]'
    Info: 2: + IC(5.948 ns) + CELL(0.322 ns) = 7.134 ns; Loc. = LCCOMB_X49_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1'
    Info: 3: + IC(0.310 ns) + CELL(0.517 ns) = 7.961 ns; Loc. = LCCOMB_X49_Y21_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.041 ns; Loc. = LCCOMB_X49_Y21_N6; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5'
    Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.499 ns; Loc. = LCCOMB_X49_Y21_N8; Fanout = 5; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6'
    Info: 6: + IC(0.323 ns) + CELL(0.322 ns) = 9.144 ns; Loc. = LCCOMB_X49_Y21_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[7]~3'
    Info: 7: + IC(0.777 ns) + CELL(0.517 ns) = 10.438 ns; Loc. = LCCOMB_X49_Y21_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3'
    Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 10.896 ns; Loc. = LCCOMB_X49_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4'
    Info: 9: + IC(0.466 ns) + CELL(0.495 ns) = 11.857 ns; Loc. = LCCOMB_X48_Y21_N6; Fanout = 2; COMB Node = 'Add1~1'
    Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 12.315 ns; Loc. = LCCOMB_X48_Y21_N8; Fanout = 2; COMB Node = 'Add1~2'
    Info: 11: + IC(0.311 ns) + CELL(0.319 ns) = 12.945 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 1; COMB Node = 'Mux2~2'
    Info: 12: + IC(0.299 ns) + CELL(0.521 ns) = 13.765 ns; Loc. = LCCOMB_X48_Y21_N14; Fanout = 1; COMB Node = 'Mux2~3'
    Info: 13: + IC(0.308 ns) + CELL(0.322 ns) = 14.395 ns; Loc. = LCCOMB_X48_Y21_N16; Fanout = 1; COMB Node = 'operator~5'
    Info: 14: + IC(0.302 ns) + CELL(0.278 ns) = 14.975 ns; Loc. = LCCOMB_X48_Y21_N22; Fanout = 1; COMB Node = 'operator~8'
    Info: 15: + IC(1.061 ns) + CELL(3.016 ns) = 19.052 ns; Loc. = PIN_B20; Fanout = 0; PIN Node = 'approve'
    Info: Total cell delay = 8.947 ns ( 46.96 % )
    Info: Total interconnect delay = 10.105 ns ( 53.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Jun 22 22:49:46 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


