// Seed: 922127697
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_2 = 32'd32
) (
    input wand _id_0,
    input wor  id_1 [id_0  -  -1 : id_2],
    input tri  _id_2
);
  logic [7:0][-1 'b0 -  -1 : -1] id_4;
  wire [id_2 : 1] id_5;
  assign id_4[""] = -1'd0;
  module_0 modCall_1 ();
  always
  `define pp_6 0
  wire id_7;
endmodule
module module_2 (
    output uwire id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  assign id_3 = id_4;
  logic id_7;
  ;
  parameter id_8 = -1;
  always id_3 = -1;
  module_0 modCall_1 ();
endmodule
