INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram_controller_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_controller_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pulse_stretcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_stretcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/uart_receiver_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
