

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Tue Dec  4 10:48:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FAST
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.252|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  141|  78893|  141|  78893|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  140|  78892| 14 ~ 326 |          -|          -| 10 ~ 242 |    no    |
        | + loop_width  |   11|    323|         2|          1|          1| 10 ~ 322 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i_i_i_i)
3 --> 
	4  / true
4 --> 
	5  / (exitcond388_i_i_i_i)
	3  / (!exitcond388_i_i_i_i)
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 6 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 12 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dmask_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mask_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_buf_0_val_4 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 20 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_buf_0_val_3 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 21 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_buf_0_val_5 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 22 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_27_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_neg393_i_i_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 28 'read' 'rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 29 'read' 'cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (2.26ns)   --->   "%tmp_27_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_27_loc)"   --->   Operation 30 'read' 'tmp_27_loc_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (2.26ns)   --->   "%tmp_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_loc)"   --->   Operation 31 'read' 'tmp_loc_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "%p_neg393_i_i_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_neg393_i_i_loc)"   --->   Operation 32 'read' 'p_neg393_i_i_loc_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 33 [1/1] (1.57ns)   --->   "%tmp_38_i_i = add i32 3, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 33 'add' 'tmp_38_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_251_i_i)   --->   "%tmp = shl i32 %rows_read, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 34 'shl' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_251_i_i = add i32 2, %tmp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 35 'add' 'tmp_251_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_i_i)   --->   "%tmp_9 = shl i32 %cols_read, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 36 'shl' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_37_i_i = add i32 -2, %tmp_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 37 'add' 'tmp_37_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "br label %0"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %1 ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.31ns)   --->   "%exitcond389_i_i_i_i = icmp eq i32 %t_V, %tmp_27_loc_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 40 'icmp' 'exitcond389_i_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 242, i64 0)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 42 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i_i_i_i, label %.exit, label %3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 44 'specloopname' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_47_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 45 'specregionbegin' 'tmp_47_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.31ns)   --->   "%tmp_28_i_i = icmp ult i32 %t_V, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 46 'icmp' 'tmp_28_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%tmp_162_not_i_i = xor i1 %tmp_28_i_i, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 47 'xor' 'tmp_162_not_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 48 'partselect' 'tmp_11' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp = icmp ne i31 %tmp_11, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 49 'icmp' 'icmp' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.31ns)   --->   "%tmp_213_i_i = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 50 'icmp' 'tmp_213_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.31ns)   --->   "%tmp_213_1_i_i = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 51 'icmp' 'tmp_213_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.31ns)   --->   "%tmp_233_i_i = icmp ugt i32 %t_V, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 52 'icmp' 'tmp_233_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.57ns)   --->   "%tmp_236_i_i = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 53 'add' 'tmp_236_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_236_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 54 'bitselect' 'tmp_12' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%rev = xor i1 %tmp_12, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 55 'xor' 'rev' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.31ns)   --->   "%tmp_238_i_i = icmp slt i32 %tmp_236_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 56 'icmp' 'tmp_238_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%or_cond_i424_i_i_i_i = and i1 %tmp_238_i_i, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 57 'and' 'or_cond_i424_i_i_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_236_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 58 'bitselect' 'tmp_13' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.57ns)   --->   "%p_assign_7_i_i = sub i32 1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 59 'sub' 'p_assign_7_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.45ns)   --->   "%p_p2_i425_i_i_i_i = select i1 %tmp_13, i32 %p_assign_7_i_i, i32 %tmp_236_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 60 'select' 'p_p2_i425_i_i_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.31ns)   --->   "%tmp_248_i_i = icmp slt i32 %p_p2_i425_i_i_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 61 'icmp' 'tmp_248_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.57ns)   --->   "%p_assign_8_i_i = sub i32 %tmp_251_i_i, %p_p2_i425_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 62 'sub' 'p_assign_8_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.57ns)   --->   "%p_assign_6_1_i_i = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 63 'add' 'p_assign_6_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 64 'bitselect' 'tmp_14' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%rev1 = xor i1 %tmp_14, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 65 'xor' 'rev1' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.31ns)   --->   "%tmp_238_1_i_i = icmp slt i32 %p_assign_6_1_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 66 'icmp' 'tmp_238_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%or_cond_i424_i_i_1_i = and i1 %tmp_238_1_i_i, %rev1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 67 'and' 'or_cond_i424_i_i_1_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 68 'bitselect' 'tmp_15' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.57ns)   --->   "%p_assign_7_1_i_i = sub i32 2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 69 'sub' 'p_assign_7_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.45ns)   --->   "%p_p2_i425_i_i_1_i_i = select i1 %tmp_15, i32 %p_assign_7_1_i_i, i32 %p_assign_6_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 70 'select' 'p_p2_i425_i_i_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.31ns)   --->   "%tmp_248_1_i_i = icmp slt i32 %p_p2_i425_i_i_1_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 71 'icmp' 'tmp_248_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.57ns)   --->   "%p_assign_8_1_i_i = sub i32 %tmp_251_i_i, %p_p2_i425_i_i_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 72 'sub' 'p_assign_8_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.57ns)   --->   "%p_assign_6_2_i_i = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 73 'add' 'p_assign_6_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 74 'bitselect' 'tmp_16' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%rev2 = xor i1 %tmp_16, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 75 'xor' 'rev2' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.31ns)   --->   "%tmp_238_2_i_i = icmp slt i32 %p_assign_6_2_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 76 'icmp' 'tmp_238_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%or_cond_i424_i_i_2_i = and i1 %tmp_238_2_i_i, %rev2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 77 'and' 'or_cond_i424_i_i_2_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 78 'bitselect' 'tmp_17' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.57ns)   --->   "%p_assign_7_2_i_i = sub i32 3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 79 'sub' 'p_assign_7_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.45ns)   --->   "%p_p2_i425_i_i_2_i_i = select i1 %tmp_17, i32 %p_assign_7_2_i_i, i32 %p_assign_6_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 80 'select' 'p_p2_i425_i_i_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.31ns)   --->   "%tmp_248_2_i_i = icmp slt i32 %p_p2_i425_i_i_2_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 81 'icmp' 'tmp_248_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.57ns)   --->   "%p_assign_8_2_i_i = sub i32 %tmp_251_i_i, %p_p2_i425_i_i_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 82 'sub' 'p_assign_8_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%p_p2_i425_i_i_i_i_p_a = select i1 %tmp_248_i_i, i32 %p_p2_i425_i_i_i_i, i32 %p_assign_8_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 83 'select' 'p_p2_i425_i_i_i_i_p_a' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_i_i = select i1 %or_cond_i424_i_i_i_i, i32 %tmp_236_i_i, i32 %p_p2_i425_i_i_i_i_p_a" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 84 'select' 'y_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_i_i = sub i32 %p_neg393_i_i_loc_read, %y_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 85 'sub' 'row_assign_7_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i32 %row_assign_7_i_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 86 'trunc' 'tmp_18' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%p_p2_i425_i_i_1_i_i_p = select i1 %tmp_248_1_i_i, i32 %p_p2_i425_i_i_1_i_i, i32 %p_assign_8_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 87 'select' 'p_p2_i425_i_i_1_i_i_p' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_1_i_i = select i1 %or_cond_i424_i_i_1_i, i32 %p_assign_6_1_i_i, i32 %p_p2_i425_i_i_1_i_i_p" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 88 'select' 'y_1_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_1_i_i = sub i32 %p_neg393_i_i_loc_read, %y_1_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 89 'sub' 'row_assign_7_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %row_assign_7_1_i_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 90 'trunc' 'tmp_19' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%p_p2_i425_i_i_2_i_i_p = select i1 %tmp_248_2_i_i, i32 %p_p2_i425_i_i_2_i_i, i32 %p_assign_8_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 91 'select' 'p_p2_i425_i_i_2_i_i_p' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_2_i_i = select i1 %or_cond_i424_i_i_2_i, i32 %p_assign_6_2_i_i, i32 %p_p2_i425_i_i_2_i_i_p" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 92 'select' 'y_1_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_2_i_i = sub i32 %p_neg393_i_i_loc_read, %y_1_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 93 'sub' 'row_assign_7_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %row_assign_7_2_i_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 94 'trunc' 'tmp_20' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 95 'br' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.97>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 96 'ret' <Predicate = (exitcond389_i_i_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.26>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %3 ], [ %j_V, %._crit_edge413.i.i.i.i ]"   --->   Operation 97 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.31ns)   --->   "%exitcond388_i_i_i_i = icmp eq i32 %t_V_3, %tmp_loc_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 98 'icmp' 'exitcond388_i_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_3, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_3, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 100 'partselect' 'tmp_21' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.30ns)   --->   "%icmp1 = icmp ne i31 %tmp_21, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 101 'icmp' 'icmp1' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.57ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 102 'add' 'ImagLoc_x' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 103 'bitselect' 'tmp_22' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i_i_i)   --->   "%rev3 = xor i1 %tmp_22, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 104 'xor' 'rev3' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.31ns)   --->   "%tmp_33_i_i = icmp slt i32 %ImagLoc_x, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 105 'icmp' 'tmp_33_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i_i_i_i_i = and i1 %tmp_33_i_i, %rev3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 106 'and' 'or_cond_i_i_i_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 107 'bitselect' 'tmp_23' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.57ns)   --->   "%p_assign_1 = sub i32 1, %t_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 108 'sub' 'p_assign_1' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.45ns)   --->   "%p_p2_i_i_i_i_i = select i1 %tmp_23, i32 %p_assign_1, i32 %ImagLoc_x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 109 'select' 'p_p2_i_i_i_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.31ns)   --->   "%tmp_35_i_i = icmp slt i32 %p_p2_i_i_i_i_i, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 110 'icmp' 'tmp_35_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.57ns)   --->   "%p_assign_2 = sub i32 %tmp_37_i_i, %p_p2_i_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 111 'sub' 'p_assign_2' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i_i_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 112 'select' 'p_assign_3' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_33_i_i_not = xor i1 %tmp_33_i_i, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 113 'xor' 'tmp_33_i_i_not' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_22, %tmp_33_i_i_not" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 114 'or' 'sel_tmp7' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_35_i_i, %sel_tmp7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 115 'and' 'sel_tmp8' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.45ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i32 %p_p2_i_i_i_i_i, i32 %p_assign_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 116 'select' 'x' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_49_i_i = zext i32 %x to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 117 'zext' 'tmp_49_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.57ns)   --->   "%col_assign = sub i32 %tmp_38_i_i, %x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 118 'sub' 'col_assign' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.46ns)   --->   "%brmerge_i_i = or i1 %tmp_33_i_i, %tmp_162_not_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 119 'or' 'brmerge_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [320 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_49_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 120 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 121 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %col_assign to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 122 'trunc' 'tmp_24' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [320 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_49_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 123 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 124 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [320 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_49_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 125 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 126 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i_i_i, label %5, label %._crit_edge406.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 127 'br' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.i.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 128 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_213_i_i, label %"operator().exit466.i.i.0.i.i", label %._crit_edge408.i.i.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 129 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %tmp_213_1_i_i, label %"operator().exit466.i.i.1.i.i", label %._crit_edge408.i.i.1.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 130 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_213_i_i, label %"operator().exit466.i.i.2.i.i", label %._crit_edge408.i.i.2.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 131 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i.i.i_ifconv"   --->   Operation 132 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_28_i_i, label %.preheader390.i.i.preheader.0.i.i, label %._crit_edge406.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 133 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.46ns)   --->   "%or_cond_i_i_i_i = and i1 %icmp, %icmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 134 'and' 'or_cond_i_i_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i_i, label %._crit_edge.i472.i.i.0.0.i.i, label %._crit_edge413.i.i.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 135 'br' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_1"   --->   Operation 136 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_5"   --->   Operation 137 'load' 'right_border_buf_0_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 322, i64 0)"   --->   Operation 138 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i_i_i_i, label %1, label %.critedge.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_s"   --->   Operation 140 'load' 'right_border_buf_0_8' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2"   --->   Operation 141 'load' 'right_border_buf_0_9' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3"   --->   Operation 142 'load' 'right_border_buf_0_10' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4"   --->   Operation 143 'load' 'right_border_buf_0_11' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 144 'specloopname' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_48_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 145 'specregionbegin' 'tmp_48_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str38) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 147 'specloopname' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 148 [1/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 148 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 149 [1/1] (0.88ns)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %tmp_24)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 149 'mux' 'tmp_s' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.35ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge_i_i, i8 %k_buf_0_val_3_load, i8 %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 150 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 151 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 152 [1/1] (0.88ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_9, i8 undef, i2 %tmp_24)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 152 'mux' 'tmp_1' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.35ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge_i_i, i8 %k_buf_0_val_4_load, i8 %tmp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 153 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 154 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 155 [1/1] (0.88ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_8, i8 undef, i2 %tmp_24)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 155 'mux' 'tmp_2' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.35ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge_i_i, i8 %k_buf_0_val_5_load, i8 %tmp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 156 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (2.26ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mask_data_stream_0_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 157 'read' 'tmp_27' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 158 [1/1] (1.99ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 158 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 159 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.99ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 160 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_1_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.1.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 161 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_1_i_i)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.99ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 162 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.2.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 163 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 164 'load' 'right_border_buf_0_12' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 165 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 166 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 166 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 167 [1/1] (2.26ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mask_data_stream_0_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 167 'read' 'tmp_26' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 168 [1/1] (1.99ns)   --->   "store i8 %tmp_26, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 168 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 169 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 170 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 171 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_7, i8* %right_border_buf_0_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 172 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 173 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 174 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 175 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.88ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_18)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 176 'mux' 'tmp_3' <Predicate = (!exitcond388_i_i_i_i & tmp_233_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_9 = select i1 %tmp_233_i_i, i8 %tmp_3, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 177 'select' 'src_kernel_win_0_va_9' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.88ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_19)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 178 'mux' 'tmp_4' <Predicate = (!exitcond388_i_i_i_i & tmp_233_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_10 = select i1 %tmp_233_i_i, i8 %tmp_4, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 179 'select' 'src_kernel_win_0_va_10' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.88ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_20)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 180 'mux' 'tmp_5' <Predicate = (!exitcond388_i_i_i_i & tmp_233_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_11 = select i1 %tmp_233_i_i, i8 %tmp_5, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 181 'select' 'src_kernel_win_0_va_11' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 182 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 183 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 184 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 185 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 186 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 187 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.98ns)   --->   "%tmp_257_0_1_i_i = icmp ugt i8 %src_kernel_win_0_va_16, %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 188 'icmp' 'tmp_257_0_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_s = select i1 %tmp_257_0_1_i_i, i8 %src_kernel_win_0_va_16, i8 %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 189 'select' 'temp_0_i_i_i_059_i_s' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.98ns)   --->   "%tmp_257_0_2_i_i = icmp ugt i8 %src_kernel_win_0_va_11, %temp_0_i_i_i_059_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 190 'icmp' 'tmp_257_0_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_1 = select i1 %tmp_257_0_2_i_i, i8 %src_kernel_win_0_va_11, i8 %temp_0_i_i_i_059_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 191 'select' 'temp_0_i_i_i_059_i_1' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.98ns)   --->   "%tmp_257_1_i_i = icmp ugt i8 %src_kernel_win_0_va_15, %temp_0_i_i_i_059_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 192 'icmp' 'tmp_257_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_2 = select i1 %tmp_257_1_i_i, i8 %src_kernel_win_0_va_15, i8 %temp_0_i_i_i_059_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 193 'select' 'temp_0_i_i_i_059_i_2' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.98ns)   --->   "%tmp_257_1_1_i_i = icmp ugt i8 %src_kernel_win_0_va_14, %temp_0_i_i_i_059_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 194 'icmp' 'tmp_257_1_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_3 = select i1 %tmp_257_1_1_i_i, i8 %src_kernel_win_0_va_14, i8 %temp_0_i_i_i_059_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 195 'select' 'temp_0_i_i_i_059_i_3' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.98ns)   --->   "%tmp_257_1_2_i_i = icmp ugt i8 %src_kernel_win_0_va_10, %temp_0_i_i_i_059_i_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 196 'icmp' 'tmp_257_1_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_4 = select i1 %tmp_257_1_2_i_i, i8 %src_kernel_win_0_va_10, i8 %temp_0_i_i_i_059_i_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 197 'select' 'temp_0_i_i_i_059_i_4' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.98ns)   --->   "%tmp_257_2_i_i = icmp ugt i8 %src_kernel_win_0_va_13, %temp_0_i_i_i_059_i_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 198 'icmp' 'tmp_257_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_5 = select i1 %tmp_257_2_i_i, i8 %src_kernel_win_0_va_13, i8 %temp_0_i_i_i_059_i_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 199 'select' 'temp_0_i_i_i_059_i_5' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.98ns)   --->   "%tmp_257_2_1_i_i = icmp ugt i8 %src_kernel_win_0_va_12, %temp_0_i_i_i_059_i_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 200 'icmp' 'tmp_257_2_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_6 = select i1 %tmp_257_2_1_i_i, i8 %src_kernel_win_0_va_12, i8 %temp_0_i_i_i_059_i_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 201 'select' 'temp_0_i_i_i_059_i_6' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.98ns)   --->   "%tmp_257_2_2_i_i = icmp ugt i8 %src_kernel_win_0_va_9, %temp_0_i_i_i_059_i_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 202 'icmp' 'tmp_257_2_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.35ns)   --->   "%tmp_6 = select i1 %tmp_257_2_2_i_i, i8 %src_kernel_win_0_va_9, i8 %temp_0_i_i_i_059_i_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 203 'select' 'tmp_6' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dmask_data_stream_0_V, i8 %tmp_6)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 204 'write' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i.i.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 205 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 206 'load' 'src_kernel_win_0_va_6' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 207 'load' 'src_kernel_win_0_va_7' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 208 'load' 'src_kernel_win_0_va_8' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_48_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 209 'specregionend' 'empty_44' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 210 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 211 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 212 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 213 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 214 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_9, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 215 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 216 'br' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_47_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 217 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 3.84ns
The critical path consists of the following:
	fifo read on port 'rows' [30]  (2.26 ns)
	'shl' operation ('tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [36]  (0 ns)
	'add' operation ('tmp_251_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [37]  (1.58 ns)

 <State 2>: 5.66ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [42]  (0 ns)
	'add' operation ('p_assign_6_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [67]  (1.58 ns)
	'select' operation ('p_p2_i425_i_i_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [74]  (0.457 ns)
	'sub' operation ('p_assign_8_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [76]  (1.58 ns)
	'select' operation ('p_p2_i425_i_i_1_i_i_p', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [91]  (0 ns)
	'select' operation ('y_1_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [92]  (0.464 ns)
	'sub' operation ('row_assign_7_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [93]  (1.58 ns)

 <State 3>: 6.27ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [101]  (0 ns)
	'add' operation ('ImagLoc.x', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [119]  (1.58 ns)
	'select' operation ('p_p2_i_i_i_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [126]  (0.457 ns)
	'icmp' operation ('tmp_35_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [127]  (1.31 ns)
	'and' operation ('sel_tmp8', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [132]  (0.464 ns)
	'select' operation ('p', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [133]  (0.457 ns)
	'getelementptr' operation ('k_buf_0_val_3_addr', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [137]  (0 ns)
	'load' operation ('k_buf_0_val_3_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) on array 'k_buf[0].val[3]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34 [138]  (2 ns)

 <State 4>: 15.3ns
The critical path consists of the following:
	'load' operation ('k_buf_0_val_3_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) on array 'k_buf[0].val[3]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34 [138]  (2 ns)
	'select' operation ('col_buf[0].val[0][0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [141]  (0.355 ns)
	'mux' operation ('tmp_5', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [191]  (0.89 ns)
	'select' operation ('src_kernel_win[0].val[2][0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [192]  (0.355 ns)
	'icmp' operation ('tmp_257_0_2_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [204]  (0.987 ns)
	'select' operation ('temp_0_i_i_i_059_i_1', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [205]  (0.355 ns)
	'icmp' operation ('tmp_257_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [206]  (0.987 ns)
	'select' operation ('temp_0_i_i_i_059_i_2', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [207]  (0.355 ns)
	'icmp' operation ('tmp_257_1_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [208]  (0.987 ns)
	'select' operation ('temp_0_i_i_i_059_i_3', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [209]  (0.355 ns)
	'icmp' operation ('tmp_257_1_2_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [210]  (0.987 ns)
	'select' operation ('temp_0_i_i_i_059_i_4', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [211]  (0.355 ns)
	'icmp' operation ('tmp_257_2_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [212]  (0.987 ns)
	'select' operation ('temp_0_i_i_i_059_i_5', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [213]  (0.355 ns)
	'icmp' operation ('tmp_257_2_1_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [214]  (0.987 ns)
	'select' operation ('temp_0_i_i_i_059_i_6', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [215]  (0.355 ns)
	'icmp' operation ('tmp_257_2_2_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [216]  (0.987 ns)
	'select' operation ('tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [217]  (0.355 ns)
	fifo write on port 'dmask_data_stream_0_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34) [218]  (2.26 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
