

================================================================
== Vitis HLS Report for 'read_seq'
================================================================
* Date:           Fri Jun  7 14:53:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      104|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       10|      104|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_phi_mux_agg_result_0_phi_fu_303_p32  |  81|         17|    8|        136|
    |ap_return                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 104|         22|   17|        155|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_return_preg  |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_return         |  out|    8|  ap_ctrl_hs|      read_seq|  return value|
|i                 |   in|   17|     ap_none|             i|        scalar|
|offset            |   in|    4|     ap_none|        offset|        scalar|
|x_x0_V_address0   |  out|   17|   ap_memory|        x_x0_V|         array|
|x_x0_V_ce0        |  out|    1|   ap_memory|        x_x0_V|         array|
|x_x0_V_q0         |   in|    8|   ap_memory|        x_x0_V|         array|
|x_x1_V_address0   |  out|   17|   ap_memory|        x_x1_V|         array|
|x_x1_V_ce0        |  out|    1|   ap_memory|        x_x1_V|         array|
|x_x1_V_q0         |   in|    8|   ap_memory|        x_x1_V|         array|
|x_x2_V_address0   |  out|   17|   ap_memory|        x_x2_V|         array|
|x_x2_V_ce0        |  out|    1|   ap_memory|        x_x2_V|         array|
|x_x2_V_q0         |   in|    8|   ap_memory|        x_x2_V|         array|
|x_x3_V_address0   |  out|   17|   ap_memory|        x_x3_V|         array|
|x_x3_V_ce0        |  out|    1|   ap_memory|        x_x3_V|         array|
|x_x3_V_q0         |   in|    8|   ap_memory|        x_x3_V|         array|
|x_x4_V_address0   |  out|   17|   ap_memory|        x_x4_V|         array|
|x_x4_V_ce0        |  out|    1|   ap_memory|        x_x4_V|         array|
|x_x4_V_q0         |   in|    8|   ap_memory|        x_x4_V|         array|
|x_x5_V_address0   |  out|   17|   ap_memory|        x_x5_V|         array|
|x_x5_V_ce0        |  out|    1|   ap_memory|        x_x5_V|         array|
|x_x5_V_q0         |   in|    8|   ap_memory|        x_x5_V|         array|
|x_x6_V_address0   |  out|   17|   ap_memory|        x_x6_V|         array|
|x_x6_V_ce0        |  out|    1|   ap_memory|        x_x6_V|         array|
|x_x6_V_q0         |   in|    8|   ap_memory|        x_x6_V|         array|
|x_x7_V_address0   |  out|   17|   ap_memory|        x_x7_V|         array|
|x_x7_V_ce0        |  out|    1|   ap_memory|        x_x7_V|         array|
|x_x7_V_q0         |   in|    8|   ap_memory|        x_x7_V|         array|
|x_x8_V_address0   |  out|   17|   ap_memory|        x_x8_V|         array|
|x_x8_V_ce0        |  out|    1|   ap_memory|        x_x8_V|         array|
|x_x8_V_q0         |   in|    8|   ap_memory|        x_x8_V|         array|
|x_x9_V_address0   |  out|   17|   ap_memory|        x_x9_V|         array|
|x_x9_V_ce0        |  out|    1|   ap_memory|        x_x9_V|         array|
|x_x9_V_q0         |   in|    8|   ap_memory|        x_x9_V|         array|
|x_x10_V_address0  |  out|   17|   ap_memory|       x_x10_V|         array|
|x_x10_V_ce0       |  out|    1|   ap_memory|       x_x10_V|         array|
|x_x10_V_q0        |   in|    8|   ap_memory|       x_x10_V|         array|
|x_x11_V_address0  |  out|   17|   ap_memory|       x_x11_V|         array|
|x_x11_V_ce0       |  out|    1|   ap_memory|       x_x11_V|         array|
|x_x11_V_q0        |   in|    8|   ap_memory|       x_x11_V|         array|
|x_x12_V_address0  |  out|   17|   ap_memory|       x_x12_V|         array|
|x_x12_V_ce0       |  out|    1|   ap_memory|       x_x12_V|         array|
|x_x12_V_q0        |   in|    8|   ap_memory|       x_x12_V|         array|
|x_x13_V_address0  |  out|   17|   ap_memory|       x_x13_V|         array|
|x_x13_V_ce0       |  out|    1|   ap_memory|       x_x13_V|         array|
|x_x13_V_q0        |   in|    8|   ap_memory|       x_x13_V|         array|
|x_x14_V_address0  |  out|   17|   ap_memory|       x_x14_V|         array|
|x_x14_V_ce0       |  out|    1|   ap_memory|       x_x14_V|         array|
|x_x14_V_q0        |   in|    8|   ap_memory|       x_x14_V|         array|
|x_x15_V_address0  |  out|   17|   ap_memory|       x_x15_V|         array|
|x_x15_V_ce0       |  out|    1|   ap_memory|       x_x15_V|         array|
|x_x15_V_q0        |   in|    8|   ap_memory|       x_x15_V|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %offset"   --->   Operation 3 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %i"   --->   Operation 4 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%switch_ln10 = switch i4 %offset_read, void, i4 15, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void, i4 10, void, i4 11, void, i4 12, void, i4 13, void, i4 14, void" [../src/./read_mem_seq.hpp:10]   --->   Operation 21 'switch' 'switch_ln10' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln587_14 = zext i17 %i_read"   --->   Operation 22 'zext' 'zext_ln587_14' <Predicate = (offset_read == 14)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_x14_V_addr = getelementptr i8 %x_x14_V, i64 0, i64 %zext_ln587_14" [../src/./read_mem_seq.hpp:57]   --->   Operation 23 'getelementptr' 'x_x14_V_addr' <Predicate = (offset_read == 14)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.29ns)   --->   "%x_x14_V_load = load i17 %x_x14_V_addr" [../src/./read_mem_seq.hpp:57]   --->   Operation 24 'load' 'x_x14_V_load' <Predicate = (offset_read == 14)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587_13 = zext i17 %i_read"   --->   Operation 25 'zext' 'zext_ln587_13' <Predicate = (offset_read == 13)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_x13_V_addr = getelementptr i8 %x_x13_V, i64 0, i64 %zext_ln587_13" [../src/./read_mem_seq.hpp:54]   --->   Operation 26 'getelementptr' 'x_x13_V_addr' <Predicate = (offset_read == 13)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%x_x13_V_load = load i17 %x_x13_V_addr" [../src/./read_mem_seq.hpp:54]   --->   Operation 27 'load' 'x_x13_V_load' <Predicate = (offset_read == 13)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln587_12 = zext i17 %i_read"   --->   Operation 28 'zext' 'zext_ln587_12' <Predicate = (offset_read == 12)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_x12_V_addr = getelementptr i8 %x_x12_V, i64 0, i64 %zext_ln587_12" [../src/./read_mem_seq.hpp:51]   --->   Operation 29 'getelementptr' 'x_x12_V_addr' <Predicate = (offset_read == 12)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%x_x12_V_load = load i17 %x_x12_V_addr" [../src/./read_mem_seq.hpp:51]   --->   Operation 30 'load' 'x_x12_V_load' <Predicate = (offset_read == 12)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln587_11 = zext i17 %i_read"   --->   Operation 31 'zext' 'zext_ln587_11' <Predicate = (offset_read == 11)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_x11_V_addr = getelementptr i8 %x_x11_V, i64 0, i64 %zext_ln587_11" [../src/./read_mem_seq.hpp:47]   --->   Operation 32 'getelementptr' 'x_x11_V_addr' <Predicate = (offset_read == 11)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%x_x11_V_load = load i17 %x_x11_V_addr" [../src/./read_mem_seq.hpp:47]   --->   Operation 33 'load' 'x_x11_V_load' <Predicate = (offset_read == 11)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln587_10 = zext i17 %i_read"   --->   Operation 34 'zext' 'zext_ln587_10' <Predicate = (offset_read == 10)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_x10_V_addr = getelementptr i8 %x_x10_V, i64 0, i64 %zext_ln587_10" [../src/./read_mem_seq.hpp:44]   --->   Operation 35 'getelementptr' 'x_x10_V_addr' <Predicate = (offset_read == 10)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%x_x10_V_load = load i17 %x_x10_V_addr" [../src/./read_mem_seq.hpp:44]   --->   Operation 36 'load' 'x_x10_V_load' <Predicate = (offset_read == 10)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln587_9 = zext i17 %i_read"   --->   Operation 37 'zext' 'zext_ln587_9' <Predicate = (offset_read == 9)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_x9_V_addr = getelementptr i8 %x_x9_V, i64 0, i64 %zext_ln587_9" [../src/./read_mem_seq.hpp:41]   --->   Operation 38 'getelementptr' 'x_x9_V_addr' <Predicate = (offset_read == 9)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.29ns)   --->   "%x_x9_V_load = load i17 %x_x9_V_addr" [../src/./read_mem_seq.hpp:41]   --->   Operation 39 'load' 'x_x9_V_load' <Predicate = (offset_read == 9)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln587_8 = zext i17 %i_read"   --->   Operation 40 'zext' 'zext_ln587_8' <Predicate = (offset_read == 8)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_x8_V_addr = getelementptr i8 %x_x8_V, i64 0, i64 %zext_ln587_8" [../src/./read_mem_seq.hpp:38]   --->   Operation 41 'getelementptr' 'x_x8_V_addr' <Predicate = (offset_read == 8)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.29ns)   --->   "%x_x8_V_load = load i17 %x_x8_V_addr" [../src/./read_mem_seq.hpp:38]   --->   Operation 42 'load' 'x_x8_V_load' <Predicate = (offset_read == 8)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i17 %i_read"   --->   Operation 43 'zext' 'zext_ln587_7' <Predicate = (offset_read == 7)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln587_7" [../src/./read_mem_seq.hpp:34]   --->   Operation 44 'getelementptr' 'x_x7_V_addr' <Predicate = (offset_read == 7)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%x_x7_V_load = load i17 %x_x7_V_addr" [../src/./read_mem_seq.hpp:34]   --->   Operation 45 'load' 'x_x7_V_load' <Predicate = (offset_read == 7)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i17 %i_read"   --->   Operation 46 'zext' 'zext_ln587_6' <Predicate = (offset_read == 6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln587_6" [../src/./read_mem_seq.hpp:31]   --->   Operation 47 'getelementptr' 'x_x6_V_addr' <Predicate = (offset_read == 6)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.29ns)   --->   "%x_x6_V_load = load i17 %x_x6_V_addr" [../src/./read_mem_seq.hpp:31]   --->   Operation 48 'load' 'x_x6_V_load' <Predicate = (offset_read == 6)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i17 %i_read"   --->   Operation 49 'zext' 'zext_ln587_5' <Predicate = (offset_read == 5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln587_5" [../src/./read_mem_seq.hpp:28]   --->   Operation 50 'getelementptr' 'x_x5_V_addr' <Predicate = (offset_read == 5)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.29ns)   --->   "%x_x5_V_load = load i17 %x_x5_V_addr" [../src/./read_mem_seq.hpp:28]   --->   Operation 51 'load' 'x_x5_V_load' <Predicate = (offset_read == 5)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i17 %i_read"   --->   Operation 52 'zext' 'zext_ln587_4' <Predicate = (offset_read == 4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln587_4" [../src/./read_mem_seq.hpp:25]   --->   Operation 53 'getelementptr' 'x_x4_V_addr' <Predicate = (offset_read == 4)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.29ns)   --->   "%x_x4_V_load = load i17 %x_x4_V_addr" [../src/./read_mem_seq.hpp:25]   --->   Operation 54 'load' 'x_x4_V_load' <Predicate = (offset_read == 4)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i17 %i_read"   --->   Operation 55 'zext' 'zext_ln587_3' <Predicate = (offset_read == 3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln587_3" [../src/./read_mem_seq.hpp:21]   --->   Operation 56 'getelementptr' 'x_x3_V_addr' <Predicate = (offset_read == 3)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.29ns)   --->   "%x_x3_V_load = load i17 %x_x3_V_addr" [../src/./read_mem_seq.hpp:21]   --->   Operation 57 'load' 'x_x3_V_load' <Predicate = (offset_read == 3)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i17 %i_read"   --->   Operation 58 'zext' 'zext_ln587_2' <Predicate = (offset_read == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_2" [../src/./read_mem_seq.hpp:18]   --->   Operation 59 'getelementptr' 'x_x2_V_addr' <Predicate = (offset_read == 2)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.29ns)   --->   "%x_x2_V_load = load i17 %x_x2_V_addr" [../src/./read_mem_seq.hpp:18]   --->   Operation 60 'load' 'x_x2_V_load' <Predicate = (offset_read == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i17 %i_read"   --->   Operation 61 'zext' 'zext_ln587_1' <Predicate = (offset_read == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_1" [../src/./read_mem_seq.hpp:15]   --->   Operation 62 'getelementptr' 'x_x1_V_addr' <Predicate = (offset_read == 1)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.29ns)   --->   "%x_x1_V_load = load i17 %x_x1_V_addr" [../src/./read_mem_seq.hpp:15]   --->   Operation 63 'load' 'x_x1_V_load' <Predicate = (offset_read == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln587_15 = zext i17 %i_read"   --->   Operation 64 'zext' 'zext_ln587_15' <Predicate = (offset_read == 15)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_x15_V_addr = getelementptr i8 %x_x15_V, i64 0, i64 %zext_ln587_15" [../src/./read_mem_seq.hpp:60]   --->   Operation 65 'getelementptr' 'x_x15_V_addr' <Predicate = (offset_read == 15)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.29ns)   --->   "%x_x15_V_load = load i17 %x_x15_V_addr" [../src/./read_mem_seq.hpp:60]   --->   Operation 66 'load' 'x_x15_V_load' <Predicate = (offset_read == 15)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i17 %i_read"   --->   Operation 67 'zext' 'zext_ln587' <Predicate = (offset_read == 0)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./read_mem_seq.hpp:12]   --->   Operation 68 'getelementptr' 'x_x0_V_addr' <Predicate = (offset_read == 0)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.29ns)   --->   "%x_x0_V_load = load i17 %x_x0_V_addr" [../src/./read_mem_seq.hpp:12]   --->   Operation 69 'load' 'x_x0_V_load' <Predicate = (offset_read == 0)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 70 [1/2] (1.29ns)   --->   "%x_x14_V_load = load i17 %x_x14_V_addr" [../src/./read_mem_seq.hpp:57]   --->   Operation 70 'load' 'x_x14_V_load' <Predicate = (offset_read == 14)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 71 [1/1] (0.56ns)   --->   "%br_ln58 = br void %._crit_edge" [../src/./read_mem_seq.hpp:58]   --->   Operation 71 'br' 'br_ln58' <Predicate = (offset_read == 14)> <Delay = 0.56>
ST_2 : Operation 72 [1/2] (1.29ns)   --->   "%x_x13_V_load = load i17 %x_x13_V_addr" [../src/./read_mem_seq.hpp:54]   --->   Operation 72 'load' 'x_x13_V_load' <Predicate = (offset_read == 13)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 73 [1/1] (0.56ns)   --->   "%br_ln55 = br void %._crit_edge" [../src/./read_mem_seq.hpp:55]   --->   Operation 73 'br' 'br_ln55' <Predicate = (offset_read == 13)> <Delay = 0.56>
ST_2 : Operation 74 [1/2] (1.29ns)   --->   "%x_x12_V_load = load i17 %x_x12_V_addr" [../src/./read_mem_seq.hpp:51]   --->   Operation 74 'load' 'x_x12_V_load' <Predicate = (offset_read == 12)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 75 [1/1] (0.56ns)   --->   "%br_ln52 = br void %._crit_edge" [../src/./read_mem_seq.hpp:52]   --->   Operation 75 'br' 'br_ln52' <Predicate = (offset_read == 12)> <Delay = 0.56>
ST_2 : Operation 76 [1/2] (1.29ns)   --->   "%x_x11_V_load = load i17 %x_x11_V_addr" [../src/./read_mem_seq.hpp:47]   --->   Operation 76 'load' 'x_x11_V_load' <Predicate = (offset_read == 11)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 77 [1/1] (0.56ns)   --->   "%br_ln48 = br void %._crit_edge" [../src/./read_mem_seq.hpp:48]   --->   Operation 77 'br' 'br_ln48' <Predicate = (offset_read == 11)> <Delay = 0.56>
ST_2 : Operation 78 [1/2] (1.29ns)   --->   "%x_x10_V_load = load i17 %x_x10_V_addr" [../src/./read_mem_seq.hpp:44]   --->   Operation 78 'load' 'x_x10_V_load' <Predicate = (offset_read == 10)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 79 [1/1] (0.56ns)   --->   "%br_ln45 = br void %._crit_edge" [../src/./read_mem_seq.hpp:45]   --->   Operation 79 'br' 'br_ln45' <Predicate = (offset_read == 10)> <Delay = 0.56>
ST_2 : Operation 80 [1/2] (1.29ns)   --->   "%x_x9_V_load = load i17 %x_x9_V_addr" [../src/./read_mem_seq.hpp:41]   --->   Operation 80 'load' 'x_x9_V_load' <Predicate = (offset_read == 9)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 81 [1/1] (0.56ns)   --->   "%br_ln42 = br void %._crit_edge" [../src/./read_mem_seq.hpp:42]   --->   Operation 81 'br' 'br_ln42' <Predicate = (offset_read == 9)> <Delay = 0.56>
ST_2 : Operation 82 [1/2] (1.29ns)   --->   "%x_x8_V_load = load i17 %x_x8_V_addr" [../src/./read_mem_seq.hpp:38]   --->   Operation 82 'load' 'x_x8_V_load' <Predicate = (offset_read == 8)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 83 [1/1] (0.56ns)   --->   "%br_ln39 = br void %._crit_edge" [../src/./read_mem_seq.hpp:39]   --->   Operation 83 'br' 'br_ln39' <Predicate = (offset_read == 8)> <Delay = 0.56>
ST_2 : Operation 84 [1/2] (1.29ns)   --->   "%x_x7_V_load = load i17 %x_x7_V_addr" [../src/./read_mem_seq.hpp:34]   --->   Operation 84 'load' 'x_x7_V_load' <Predicate = (offset_read == 7)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 85 [1/1] (0.56ns)   --->   "%br_ln35 = br void %._crit_edge" [../src/./read_mem_seq.hpp:35]   --->   Operation 85 'br' 'br_ln35' <Predicate = (offset_read == 7)> <Delay = 0.56>
ST_2 : Operation 86 [1/2] (1.29ns)   --->   "%x_x6_V_load = load i17 %x_x6_V_addr" [../src/./read_mem_seq.hpp:31]   --->   Operation 86 'load' 'x_x6_V_load' <Predicate = (offset_read == 6)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 87 [1/1] (0.56ns)   --->   "%br_ln32 = br void %._crit_edge" [../src/./read_mem_seq.hpp:32]   --->   Operation 87 'br' 'br_ln32' <Predicate = (offset_read == 6)> <Delay = 0.56>
ST_2 : Operation 88 [1/2] (1.29ns)   --->   "%x_x5_V_load = load i17 %x_x5_V_addr" [../src/./read_mem_seq.hpp:28]   --->   Operation 88 'load' 'x_x5_V_load' <Predicate = (offset_read == 5)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 89 [1/1] (0.56ns)   --->   "%br_ln29 = br void %._crit_edge" [../src/./read_mem_seq.hpp:29]   --->   Operation 89 'br' 'br_ln29' <Predicate = (offset_read == 5)> <Delay = 0.56>
ST_2 : Operation 90 [1/2] (1.29ns)   --->   "%x_x4_V_load = load i17 %x_x4_V_addr" [../src/./read_mem_seq.hpp:25]   --->   Operation 90 'load' 'x_x4_V_load' <Predicate = (offset_read == 4)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 91 [1/1] (0.56ns)   --->   "%br_ln26 = br void %._crit_edge" [../src/./read_mem_seq.hpp:26]   --->   Operation 91 'br' 'br_ln26' <Predicate = (offset_read == 4)> <Delay = 0.56>
ST_2 : Operation 92 [1/2] (1.29ns)   --->   "%x_x3_V_load = load i17 %x_x3_V_addr" [../src/./read_mem_seq.hpp:21]   --->   Operation 92 'load' 'x_x3_V_load' <Predicate = (offset_read == 3)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 93 [1/1] (0.56ns)   --->   "%br_ln22 = br void %._crit_edge" [../src/./read_mem_seq.hpp:22]   --->   Operation 93 'br' 'br_ln22' <Predicate = (offset_read == 3)> <Delay = 0.56>
ST_2 : Operation 94 [1/2] (1.29ns)   --->   "%x_x2_V_load = load i17 %x_x2_V_addr" [../src/./read_mem_seq.hpp:18]   --->   Operation 94 'load' 'x_x2_V_load' <Predicate = (offset_read == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 95 [1/1] (0.56ns)   --->   "%br_ln19 = br void %._crit_edge" [../src/./read_mem_seq.hpp:19]   --->   Operation 95 'br' 'br_ln19' <Predicate = (offset_read == 2)> <Delay = 0.56>
ST_2 : Operation 96 [1/2] (1.29ns)   --->   "%x_x1_V_load = load i17 %x_x1_V_addr" [../src/./read_mem_seq.hpp:15]   --->   Operation 96 'load' 'x_x1_V_load' <Predicate = (offset_read == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 97 [1/1] (0.56ns)   --->   "%br_ln16 = br void %._crit_edge" [../src/./read_mem_seq.hpp:16]   --->   Operation 97 'br' 'br_ln16' <Predicate = (offset_read == 1)> <Delay = 0.56>
ST_2 : Operation 98 [1/2] (1.29ns)   --->   "%x_x15_V_load = load i17 %x_x15_V_addr" [../src/./read_mem_seq.hpp:60]   --->   Operation 98 'load' 'x_x15_V_load' <Predicate = (offset_read == 15)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 99 [1/1] (0.56ns)   --->   "%br_ln61 = br void %._crit_edge" [../src/./read_mem_seq.hpp:61]   --->   Operation 99 'br' 'br_ln61' <Predicate = (offset_read == 15)> <Delay = 0.56>
ST_2 : Operation 100 [1/2] (1.29ns)   --->   "%x_x0_V_load = load i17 %x_x0_V_addr" [../src/./read_mem_seq.hpp:12]   --->   Operation 100 'load' 'x_x0_V_load' <Predicate = (offset_read == 0)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 101 [1/1] (0.56ns)   --->   "%br_ln13 = br void %._crit_edge" [../src/./read_mem_seq.hpp:13]   --->   Operation 101 'br' 'br_ln13' <Predicate = (offset_read == 0)> <Delay = 0.56>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i8 %x_x15_V_load, void, i8 %x_x14_V_load, void, i8 %x_x13_V_load, void, i8 %x_x12_V_load, void, i8 %x_x11_V_load, void, i8 %x_x10_V_load, void, i8 %x_x9_V_load, void, i8 %x_x8_V_load, void, i8 %x_x7_V_load, void, i8 %x_x6_V_load, void, i8 %x_x5_V_load, void, i8 %x_x4_V_load, void, i8 %x_x3_V_load, void, i8 %x_x2_V_load, void, i8 %x_x1_V_load, void, i8 %x_x0_V_load, void" [../src/./read_mem_seq.hpp:60]   --->   Operation 102 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln65 = ret i8 %agg_result_0" [../src/./read_mem_seq.hpp:65]   --->   Operation 103 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset_read     (read         ) [ 011]
i_read          (read         ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
specmemcore_ln0 (specmemcore  ) [ 000]
switch_ln10     (switch       ) [ 000]
zext_ln587_14   (zext         ) [ 000]
x_x14_V_addr    (getelementptr) [ 001]
zext_ln587_13   (zext         ) [ 000]
x_x13_V_addr    (getelementptr) [ 001]
zext_ln587_12   (zext         ) [ 000]
x_x12_V_addr    (getelementptr) [ 001]
zext_ln587_11   (zext         ) [ 000]
x_x11_V_addr    (getelementptr) [ 001]
zext_ln587_10   (zext         ) [ 000]
x_x10_V_addr    (getelementptr) [ 001]
zext_ln587_9    (zext         ) [ 000]
x_x9_V_addr     (getelementptr) [ 001]
zext_ln587_8    (zext         ) [ 000]
x_x8_V_addr     (getelementptr) [ 001]
zext_ln587_7    (zext         ) [ 000]
x_x7_V_addr     (getelementptr) [ 001]
zext_ln587_6    (zext         ) [ 000]
x_x6_V_addr     (getelementptr) [ 001]
zext_ln587_5    (zext         ) [ 000]
x_x5_V_addr     (getelementptr) [ 001]
zext_ln587_4    (zext         ) [ 000]
x_x4_V_addr     (getelementptr) [ 001]
zext_ln587_3    (zext         ) [ 000]
x_x3_V_addr     (getelementptr) [ 001]
zext_ln587_2    (zext         ) [ 000]
x_x2_V_addr     (getelementptr) [ 001]
zext_ln587_1    (zext         ) [ 000]
x_x1_V_addr     (getelementptr) [ 001]
zext_ln587_15   (zext         ) [ 000]
x_x15_V_addr    (getelementptr) [ 001]
zext_ln587      (zext         ) [ 000]
x_x0_V_addr     (getelementptr) [ 001]
x_x14_V_load    (load         ) [ 000]
br_ln58         (br           ) [ 000]
x_x13_V_load    (load         ) [ 000]
br_ln55         (br           ) [ 000]
x_x12_V_load    (load         ) [ 000]
br_ln52         (br           ) [ 000]
x_x11_V_load    (load         ) [ 000]
br_ln48         (br           ) [ 000]
x_x10_V_load    (load         ) [ 000]
br_ln45         (br           ) [ 000]
x_x9_V_load     (load         ) [ 000]
br_ln42         (br           ) [ 000]
x_x8_V_load     (load         ) [ 000]
br_ln39         (br           ) [ 000]
x_x7_V_load     (load         ) [ 000]
br_ln35         (br           ) [ 000]
x_x6_V_load     (load         ) [ 000]
br_ln32         (br           ) [ 000]
x_x5_V_load     (load         ) [ 000]
br_ln29         (br           ) [ 000]
x_x4_V_load     (load         ) [ 000]
br_ln26         (br           ) [ 000]
x_x3_V_load     (load         ) [ 000]
br_ln22         (br           ) [ 000]
x_x2_V_load     (load         ) [ 000]
br_ln19         (br           ) [ 000]
x_x1_V_load     (load         ) [ 000]
br_ln16         (br           ) [ 000]
x_x15_V_load    (load         ) [ 000]
br_ln61         (br           ) [ 000]
x_x0_V_load     (load         ) [ 000]
br_ln13         (br           ) [ 000]
agg_result_0    (phi          ) [ 000]
ret_ln65        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_x7_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_x8_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_x9_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_x10_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x10_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_x11_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x11_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_x12_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x12_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_x13_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x13_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_x14_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x14_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_x15_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x15_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="offset_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_x14_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="17" slack="0"/>
<pin id="96" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x14_V_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="17" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x14_V_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_x13_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="17" slack="0"/>
<pin id="109" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x13_V_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="17" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x13_V_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_x12_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="17" slack="0"/>
<pin id="122" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x12_V_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x12_V_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="x_x11_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="17" slack="0"/>
<pin id="135" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x11_V_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x11_V_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_x10_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="17" slack="0"/>
<pin id="148" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x10_V_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="17" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x10_V_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_x9_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="17" slack="0"/>
<pin id="161" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x9_V_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x9_V_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_x8_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="17" slack="0"/>
<pin id="174" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x8_V_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x8_V_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="x_x7_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="17" slack="0"/>
<pin id="187" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x7_V_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x7_V_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_x6_V_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="17" slack="0"/>
<pin id="200" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x6_V_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x6_V_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_x5_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="17" slack="0"/>
<pin id="213" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x5_V_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x5_V_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_x4_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="17" slack="0"/>
<pin id="226" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x4_V_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x4_V_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="x_x3_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="17" slack="0"/>
<pin id="239" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x3_V_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="17" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x3_V_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_x2_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="17" slack="0"/>
<pin id="252" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="17" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x2_V_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="x_x1_V_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="17" slack="0"/>
<pin id="265" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x1_V_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="x_x15_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="17" slack="0"/>
<pin id="278" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x15_V_addr/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x15_V_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="x_x0_V_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="17" slack="0"/>
<pin id="291" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x0_V_load/1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="agg_result_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="302" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="agg_result_0_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="4" bw="8" slack="0"/>
<pin id="309" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="8" slack="0"/>
<pin id="311" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="8" bw="8" slack="0"/>
<pin id="313" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="10" bw="8" slack="0"/>
<pin id="315" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="12" bw="8" slack="0"/>
<pin id="317" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="14" bw="8" slack="0"/>
<pin id="319" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="16" bw="8" slack="0"/>
<pin id="321" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="18" bw="8" slack="0"/>
<pin id="323" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="20" bw="8" slack="0"/>
<pin id="325" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="22" bw="8" slack="0"/>
<pin id="327" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="24" bw="8" slack="0"/>
<pin id="329" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="26" bw="8" slack="0"/>
<pin id="331" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="28" bw="8" slack="0"/>
<pin id="333" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="30" bw="8" slack="0"/>
<pin id="335" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="32" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln587_14_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="17" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_14/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln587_13_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="17" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_13/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln587_12_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_12/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln587_11_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_11/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln587_10_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="17" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_10/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln587_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="17" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_9/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln587_8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_8/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln587_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="17" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_7/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln587_6_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_6/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln587_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="17" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_5/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln587_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="17" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_4/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln587_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="17" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln587_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln587_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="17" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln587_15_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="17" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_15/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln587_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="17" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="offset_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="offset_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="x_x14_V_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="1"/>
<pin id="439" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x14_V_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="x_x13_V_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="17" slack="1"/>
<pin id="444" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x13_V_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="x_x12_V_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="17" slack="1"/>
<pin id="449" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x12_V_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="x_x11_V_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="1"/>
<pin id="454" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x11_V_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="x_x10_V_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="17" slack="1"/>
<pin id="459" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x10_V_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="x_x9_V_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="17" slack="1"/>
<pin id="464" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x9_V_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="x_x8_V_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="17" slack="1"/>
<pin id="469" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x8_V_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_x7_V_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="17" slack="1"/>
<pin id="474" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x7_V_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="x_x6_V_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="17" slack="1"/>
<pin id="479" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x6_V_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="x_x5_V_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="17" slack="1"/>
<pin id="484" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x5_V_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="x_x4_V_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="17" slack="1"/>
<pin id="489" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x4_V_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="x_x3_V_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="17" slack="1"/>
<pin id="494" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x3_V_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="x_x2_V_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="17" slack="1"/>
<pin id="499" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x2_V_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="x_x1_V_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="17" slack="1"/>
<pin id="504" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x1_V_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="x_x15_V_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="17" slack="1"/>
<pin id="509" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x15_V_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="x_x0_V_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="17" slack="1"/>
<pin id="514" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_x0_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="78" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="78" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="78" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="78" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="78" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="78" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="337"><net_src comp="281" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="338"><net_src comp="99" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="339"><net_src comp="112" pin="3"/><net_sink comp="303" pin=4"/></net>

<net id="340"><net_src comp="125" pin="3"/><net_sink comp="303" pin=6"/></net>

<net id="341"><net_src comp="138" pin="3"/><net_sink comp="303" pin=8"/></net>

<net id="342"><net_src comp="151" pin="3"/><net_sink comp="303" pin=10"/></net>

<net id="343"><net_src comp="164" pin="3"/><net_sink comp="303" pin=12"/></net>

<net id="344"><net_src comp="177" pin="3"/><net_sink comp="303" pin=14"/></net>

<net id="345"><net_src comp="190" pin="3"/><net_sink comp="303" pin=16"/></net>

<net id="346"><net_src comp="203" pin="3"/><net_sink comp="303" pin=18"/></net>

<net id="347"><net_src comp="216" pin="3"/><net_sink comp="303" pin=20"/></net>

<net id="348"><net_src comp="229" pin="3"/><net_sink comp="303" pin=22"/></net>

<net id="349"><net_src comp="242" pin="3"/><net_sink comp="303" pin=24"/></net>

<net id="350"><net_src comp="255" pin="3"/><net_sink comp="303" pin=26"/></net>

<net id="351"><net_src comp="268" pin="3"/><net_sink comp="303" pin=28"/></net>

<net id="352"><net_src comp="294" pin="3"/><net_sink comp="303" pin=30"/></net>

<net id="356"><net_src comp="86" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="361"><net_src comp="86" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="366"><net_src comp="86" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="371"><net_src comp="86" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="376"><net_src comp="86" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="381"><net_src comp="86" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="386"><net_src comp="86" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="391"><net_src comp="86" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="396"><net_src comp="86" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="401"><net_src comp="86" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="406"><net_src comp="86" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="411"><net_src comp="86" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="416"><net_src comp="86" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="421"><net_src comp="86" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="426"><net_src comp="86" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="431"><net_src comp="86" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="436"><net_src comp="80" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="92" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="445"><net_src comp="105" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="450"><net_src comp="118" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="455"><net_src comp="131" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="460"><net_src comp="144" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="465"><net_src comp="157" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="470"><net_src comp="170" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="475"><net_src comp="183" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="480"><net_src comp="196" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="485"><net_src comp="209" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="490"><net_src comp="222" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="495"><net_src comp="235" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="500"><net_src comp="248" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="505"><net_src comp="261" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="510"><net_src comp="274" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="515"><net_src comp="287" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="294" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_x0_V | {}
	Port: x_x1_V | {}
	Port: x_x2_V | {}
	Port: x_x3_V | {}
	Port: x_x4_V | {}
	Port: x_x5_V | {}
	Port: x_x6_V | {}
	Port: x_x7_V | {}
	Port: x_x8_V | {}
	Port: x_x9_V | {}
	Port: x_x10_V | {}
	Port: x_x11_V | {}
	Port: x_x12_V | {}
	Port: x_x13_V | {}
	Port: x_x14_V | {}
	Port: x_x15_V | {}
 - Input state : 
	Port: read_seq : i | {1 }
	Port: read_seq : offset | {1 }
	Port: read_seq : x_x0_V | {1 2 }
	Port: read_seq : x_x1_V | {1 2 }
	Port: read_seq : x_x2_V | {1 2 }
	Port: read_seq : x_x3_V | {1 2 }
	Port: read_seq : x_x4_V | {1 2 }
	Port: read_seq : x_x5_V | {1 2 }
	Port: read_seq : x_x6_V | {1 2 }
	Port: read_seq : x_x7_V | {1 2 }
	Port: read_seq : x_x8_V | {1 2 }
	Port: read_seq : x_x9_V | {1 2 }
	Port: read_seq : x_x10_V | {1 2 }
	Port: read_seq : x_x11_V | {1 2 }
	Port: read_seq : x_x12_V | {1 2 }
	Port: read_seq : x_x13_V | {1 2 }
	Port: read_seq : x_x14_V | {1 2 }
	Port: read_seq : x_x15_V | {1 2 }
  - Chain level:
	State 1
		x_x14_V_addr : 1
		x_x14_V_load : 2
		x_x13_V_addr : 1
		x_x13_V_load : 2
		x_x12_V_addr : 1
		x_x12_V_load : 2
		x_x11_V_addr : 1
		x_x11_V_load : 2
		x_x10_V_addr : 1
		x_x10_V_load : 2
		x_x9_V_addr : 1
		x_x9_V_load : 2
		x_x8_V_addr : 1
		x_x8_V_load : 2
		x_x7_V_addr : 1
		x_x7_V_load : 2
		x_x6_V_addr : 1
		x_x6_V_load : 2
		x_x5_V_addr : 1
		x_x5_V_load : 2
		x_x4_V_addr : 1
		x_x4_V_load : 2
		x_x3_V_addr : 1
		x_x3_V_load : 2
		x_x2_V_addr : 1
		x_x2_V_load : 2
		x_x1_V_addr : 1
		x_x1_V_load : 2
		x_x15_V_addr : 1
		x_x15_V_load : 2
		x_x0_V_addr : 1
		x_x0_V_load : 2
	State 2
		agg_result_0 : 1
		ret_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   | offset_read_read_fu_80 |
|          |    i_read_read_fu_86   |
|----------|------------------------|
|          |  zext_ln587_14_fu_353  |
|          |  zext_ln587_13_fu_358  |
|          |  zext_ln587_12_fu_363  |
|          |  zext_ln587_11_fu_368  |
|          |  zext_ln587_10_fu_373  |
|          |   zext_ln587_9_fu_378  |
|          |   zext_ln587_8_fu_383  |
|   zext   |   zext_ln587_7_fu_388  |
|          |   zext_ln587_6_fu_393  |
|          |   zext_ln587_5_fu_398  |
|          |   zext_ln587_4_fu_403  |
|          |   zext_ln587_3_fu_408  |
|          |   zext_ln587_2_fu_413  |
|          |   zext_ln587_1_fu_418  |
|          |  zext_ln587_15_fu_423  |
|          |    zext_ln587_fu_428   |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|agg_result_0_reg_300|    8   |
| offset_read_reg_433|    4   |
| x_x0_V_addr_reg_512|   17   |
|x_x10_V_addr_reg_457|   17   |
|x_x11_V_addr_reg_452|   17   |
|x_x12_V_addr_reg_447|   17   |
|x_x13_V_addr_reg_442|   17   |
|x_x14_V_addr_reg_437|   17   |
|x_x15_V_addr_reg_507|   17   |
| x_x1_V_addr_reg_502|   17   |
| x_x2_V_addr_reg_497|   17   |
| x_x3_V_addr_reg_492|   17   |
| x_x4_V_addr_reg_487|   17   |
| x_x5_V_addr_reg_482|   17   |
| x_x6_V_addr_reg_477|   17   |
| x_x7_V_addr_reg_472|   17   |
| x_x8_V_addr_reg_467|   17   |
| x_x9_V_addr_reg_462|   17   |
+--------------------+--------+
|        Total       |   284  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_151 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_164 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_177 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_216 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_229 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_242 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_255 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_268 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_281 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_294 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   544  ||   7.36  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   144  |
|  Register |    -   |   284  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   284  |   144  |
+-----------+--------+--------+--------+
