<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: ./rdl_hier_02/test.rdl
       Parms: ./rdl_hier_02/test.parms
       Date: Fri Nov 03 09:47:52 EDT 2017
 -->

<map version="171103.01">
  <id>base_map</id>
  <baseaddr>0x0</baseaddr>
  <shorttext>L1 regs</shorttext>
  <regset>
    <id>base_regs</id>
    <shorttext>base_regs registers</shorttext>
    <baseaddr>0x0</baseaddr>
    <reg>
      <id>config_regs</id>
      <parentpath>base_regs</parentpath>
      <shorttext>Config reg set  config_regs</shorttext>
      <baseaddr>0x0</baseaddr>
      <width>32</width>
      <reps>8</reps>
      <stride>0x4</stride>
      <field>
        <id>lsb_field</id>
        <shorttext>Bunch o lsb bits</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>msb_field</id>
        <shorttext>Bunch o msb bits</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>state_regs</id>
      <parentpath>base_regs</parentpath>
      <shorttext>State regs</shorttext>
      <baseaddr>0x100</baseaddr>
      <width>32</width>
      <reps>8</reps>
      <stride>0x4</stride>
      <field>
        <id>lsb_field</id>
        <shorttext>Some state bits</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <hwmod></hwmod>
      </field>
      <access>RO</access>
    </reg>
    <highaddr>0x11f</highaddr>
  </regset>
  <regset>
    <id>ext_base_regs</id>
    <shorttext>ext_base_regs registers</shorttext>
    <baseaddr>0x10000</baseaddr>
    <extroot>1</extroot>
    <reg>
      <id>config_regs</id>
      <parentpath>ext_base_regs</parentpath>
      <shorttext>Config reg set  config_regs</shorttext>
      <baseaddr>0x10000</baseaddr>
      <width>32</width>
      <reps>8</reps>
      <stride>0x4</stride>
      <field>
        <id>lsb_field</id>
        <shorttext>Bunch o lsb bits</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>msb_field</id>
        <shorttext>Bunch o msb bits</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>state_regs</id>
      <parentpath>ext_base_regs</parentpath>
      <shorttext>State regs</shorttext>
      <baseaddr>0x10100</baseaddr>
      <width>32</width>
      <reps>8</reps>
      <stride>0x4</stride>
      <field>
        <id>lsb_field</id>
        <shorttext>Some state bits</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <hwmod></hwmod>
      </field>
      <access>RO</access>
    </reg>
    <highaddr>0x101ff</highaddr>
  </regset>
  <map>
    <id>l2_r16_child</id>
    <shorttext>L2 regs</shorttext>
    <baseaddr>0x20000</baseaddr>
    <extroot>1</extroot>
    <regset>
      <id>base_regs</id>
      <parentpath>l2_r16_child</parentpath>
      <shorttext>base_regs registers</shorttext>
      <baseaddr>0x20000</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>l2_r16_child.base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x20000</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <access>RW</access>
      </reg>
      <reg>
        <id>state_regs</id>
        <parentpath>l2_r16_child.base_regs</parentpath>
        <shorttext>State regs</shorttext>
        <baseaddr>0x20100</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Some state bits</shorttext>
          <access>RO</access>
          <hwinfo>
            <hwaccess>w</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
          <hwmod></hwmod>
        </field>
        <access>RO</access>
      </reg>
      <highaddr>0x2011f</highaddr>
    </regset>
    <regset>
      <id>ext_base_regs</id>
      <parentpath>l2_r16_child</parentpath>
      <shorttext>ext_base_regs registers</shorttext>
      <baseaddr>0x21000</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>l2_r16_child.ext_base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x21000</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <access>RW</access>
      </reg>
      <reg>
        <id>state_regs</id>
        <parentpath>l2_r16_child.ext_base_regs</parentpath>
        <shorttext>State regs</shorttext>
        <baseaddr>0x21100</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Some state bits</shorttext>
          <access>RO</access>
          <hwinfo>
            <hwaccess>w</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
          <hwmod></hwmod>
        </field>
        <access>RO</access>
      </reg>
      <highaddr>0x2111f</highaddr>
    </regset>
    <map>
      <id>l3_child</id>
      <parentpath>l2_r16_child</parentpath>
      <shorttext>L3 regs</shorttext>
      <baseaddr>0x22000</baseaddr>
      <regset>
        <id>base_regs</id>
        <parentpath>l2_r16_child.l3_child</parentpath>
        <shorttext>base_regs registers</shorttext>
        <baseaddr>0x22000</baseaddr>
        <reg>
          <id>config_regs</id>
          <parentpath>l2_r16_child.l3_child.base_regs</parentpath>
          <shorttext>Config reg set  config_regs</shorttext>
          <baseaddr>0x22000</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Bunch o lsb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
          </field>
          <field>
            <id>msb_field</id>
            <shorttext>Bunch o msb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>0</reset>
            <lowidx>16</lowidx>
            <width>16</width>
          </field>
          <access>RW</access>
        </reg>
        <reg>
          <id>state_regs</id>
          <parentpath>l2_r16_child.l3_child.base_regs</parentpath>
          <shorttext>State regs</shorttext>
          <baseaddr>0x22100</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Some state bits</shorttext>
            <access>RO</access>
            <hwinfo>
              <hwaccess>w</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
            <hwmod></hwmod>
          </field>
          <access>RO</access>
        </reg>
        <highaddr>0x2211f</highaddr>
      </regset>
      <regset>
        <id>ext_base_regs</id>
        <parentpath>l2_r16_child.l3_child</parentpath>
        <shorttext>ext_base_regs registers</shorttext>
        <baseaddr>0x22800</baseaddr>
        <reg>
          <id>config_regs</id>
          <parentpath>l2_r16_child.l3_child.ext_base_regs</parentpath>
          <shorttext>Config reg set  config_regs</shorttext>
          <baseaddr>0x22800</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Bunch o lsb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
          </field>
          <field>
            <id>msb_field</id>
            <shorttext>Bunch o msb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>0</reset>
            <lowidx>16</lowidx>
            <width>16</width>
          </field>
          <access>RW</access>
        </reg>
        <reg>
          <id>state_regs</id>
          <parentpath>l2_r16_child.l3_child.ext_base_regs</parentpath>
          <shorttext>State regs</shorttext>
          <baseaddr>0x22900</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Some state bits</shorttext>
            <access>RO</access>
            <hwinfo>
              <hwaccess>w</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
            <hwmod></hwmod>
          </field>
          <access>RO</access>
        </reg>
        <highaddr>0x2291f</highaddr>
      </regset>
      <highaddr>0x2291f</highaddr>
    </map>
    <highaddr>0x23fff</highaddr>
  </map>
  <map>
    <id>l2_s8_child</id>
    <shorttext>L2 regs</shorttext>
    <baseaddr>0x30000</baseaddr>
    <extroot>1</extroot>
    <regset>
      <id>base_regs</id>
      <parentpath>l2_s8_child</parentpath>
      <shorttext>base_regs registers</shorttext>
      <baseaddr>0x30000</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>l2_s8_child.base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x30000</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <access>RW</access>
      </reg>
      <reg>
        <id>state_regs</id>
        <parentpath>l2_s8_child.base_regs</parentpath>
        <shorttext>State regs</shorttext>
        <baseaddr>0x30100</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Some state bits</shorttext>
          <access>RO</access>
          <hwinfo>
            <hwaccess>w</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
          <hwmod></hwmod>
        </field>
        <access>RO</access>
      </reg>
      <highaddr>0x3011f</highaddr>
    </regset>
    <regset>
      <id>ext_base_regs</id>
      <parentpath>l2_s8_child</parentpath>
      <shorttext>ext_base_regs registers</shorttext>
      <baseaddr>0x31000</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>l2_s8_child.ext_base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x31000</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <access>RW</access>
      </reg>
      <reg>
        <id>state_regs</id>
        <parentpath>l2_s8_child.ext_base_regs</parentpath>
        <shorttext>State regs</shorttext>
        <baseaddr>0x31100</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Some state bits</shorttext>
          <access>RO</access>
          <hwinfo>
            <hwaccess>w</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
          <hwmod></hwmod>
        </field>
        <access>RO</access>
      </reg>
      <highaddr>0x3111f</highaddr>
    </regset>
    <map>
      <id>l3_child</id>
      <parentpath>l2_s8_child</parentpath>
      <shorttext>L3 regs</shorttext>
      <baseaddr>0x32000</baseaddr>
      <regset>
        <id>base_regs</id>
        <parentpath>l2_s8_child.l3_child</parentpath>
        <shorttext>base_regs registers</shorttext>
        <baseaddr>0x32000</baseaddr>
        <reg>
          <id>config_regs</id>
          <parentpath>l2_s8_child.l3_child.base_regs</parentpath>
          <shorttext>Config reg set  config_regs</shorttext>
          <baseaddr>0x32000</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Bunch o lsb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
          </field>
          <field>
            <id>msb_field</id>
            <shorttext>Bunch o msb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>0</reset>
            <lowidx>16</lowidx>
            <width>16</width>
          </field>
          <access>RW</access>
        </reg>
        <reg>
          <id>state_regs</id>
          <parentpath>l2_s8_child.l3_child.base_regs</parentpath>
          <shorttext>State regs</shorttext>
          <baseaddr>0x32100</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Some state bits</shorttext>
            <access>RO</access>
            <hwinfo>
              <hwaccess>w</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
            <hwmod></hwmod>
          </field>
          <access>RO</access>
        </reg>
        <highaddr>0x3211f</highaddr>
      </regset>
      <regset>
        <id>ext_base_regs</id>
        <parentpath>l2_s8_child.l3_child</parentpath>
        <shorttext>ext_base_regs registers</shorttext>
        <baseaddr>0x32800</baseaddr>
        <reg>
          <id>config_regs</id>
          <parentpath>l2_s8_child.l3_child.ext_base_regs</parentpath>
          <shorttext>Config reg set  config_regs</shorttext>
          <baseaddr>0x32800</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Bunch o lsb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
          </field>
          <field>
            <id>msb_field</id>
            <shorttext>Bunch o msb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>0</reset>
            <lowidx>16</lowidx>
            <width>16</width>
          </field>
          <access>RW</access>
        </reg>
        <reg>
          <id>state_regs</id>
          <parentpath>l2_s8_child.l3_child.ext_base_regs</parentpath>
          <shorttext>State regs</shorttext>
          <baseaddr>0x32900</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Some state bits</shorttext>
            <access>RO</access>
            <hwinfo>
              <hwaccess>w</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
            <hwmod></hwmod>
          </field>
          <access>RO</access>
        </reg>
        <highaddr>0x3291f</highaddr>
      </regset>
      <highaddr>0x3291f</highaddr>
    </map>
    <highaddr>0x33fff</highaddr>
  </map>
  <map>
    <id>l2_dflt_child</id>
    <shorttext>L2 regs</shorttext>
    <baseaddr>0x40000</baseaddr>
    <extroot>1</extroot>
    <regset>
      <id>base_regs</id>
      <parentpath>l2_dflt_child</parentpath>
      <shorttext>base_regs registers</shorttext>
      <baseaddr>0x40000</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>l2_dflt_child.base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x40000</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <access>RW</access>
      </reg>
      <reg>
        <id>state_regs</id>
        <parentpath>l2_dflt_child.base_regs</parentpath>
        <shorttext>State regs</shorttext>
        <baseaddr>0x40100</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Some state bits</shorttext>
          <access>RO</access>
          <hwinfo>
            <hwaccess>w</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
          <hwmod></hwmod>
        </field>
        <access>RO</access>
      </reg>
      <highaddr>0x4011f</highaddr>
    </regset>
    <regset>
      <id>ext_base_regs</id>
      <parentpath>l2_dflt_child</parentpath>
      <shorttext>ext_base_regs registers</shorttext>
      <baseaddr>0x41000</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>l2_dflt_child.ext_base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x41000</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <access>RW</access>
      </reg>
      <reg>
        <id>state_regs</id>
        <parentpath>l2_dflt_child.ext_base_regs</parentpath>
        <shorttext>State regs</shorttext>
        <baseaddr>0x41100</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Some state bits</shorttext>
          <access>RO</access>
          <hwinfo>
            <hwaccess>w</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
          <hwmod></hwmod>
        </field>
        <access>RO</access>
      </reg>
      <highaddr>0x4111f</highaddr>
    </regset>
    <map>
      <id>l3_child</id>
      <parentpath>l2_dflt_child</parentpath>
      <shorttext>L3 regs</shorttext>
      <baseaddr>0x42000</baseaddr>
      <regset>
        <id>base_regs</id>
        <parentpath>l2_dflt_child.l3_child</parentpath>
        <shorttext>base_regs registers</shorttext>
        <baseaddr>0x42000</baseaddr>
        <reg>
          <id>config_regs</id>
          <parentpath>l2_dflt_child.l3_child.base_regs</parentpath>
          <shorttext>Config reg set  config_regs</shorttext>
          <baseaddr>0x42000</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Bunch o lsb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
          </field>
          <field>
            <id>msb_field</id>
            <shorttext>Bunch o msb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>0</reset>
            <lowidx>16</lowidx>
            <width>16</width>
          </field>
          <access>RW</access>
        </reg>
        <reg>
          <id>state_regs</id>
          <parentpath>l2_dflt_child.l3_child.base_regs</parentpath>
          <shorttext>State regs</shorttext>
          <baseaddr>0x42100</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Some state bits</shorttext>
            <access>RO</access>
            <hwinfo>
              <hwaccess>w</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
            <hwmod></hwmod>
          </field>
          <access>RO</access>
        </reg>
        <highaddr>0x4211f</highaddr>
      </regset>
      <regset>
        <id>ext_base_regs</id>
        <parentpath>l2_dflt_child.l3_child</parentpath>
        <shorttext>ext_base_regs registers</shorttext>
        <baseaddr>0x42800</baseaddr>
        <reg>
          <id>config_regs</id>
          <parentpath>l2_dflt_child.l3_child.ext_base_regs</parentpath>
          <shorttext>Config reg set  config_regs</shorttext>
          <baseaddr>0x42800</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Bunch o lsb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
          </field>
          <field>
            <id>msb_field</id>
            <shorttext>Bunch o msb bits</shorttext>
            <access>RW</access>
            <hwinfo>
              <hwaccess>r</hwaccess>
            </hwinfo>
            <reset>0</reset>
            <lowidx>16</lowidx>
            <width>16</width>
          </field>
          <access>RW</access>
        </reg>
        <reg>
          <id>state_regs</id>
          <parentpath>l2_dflt_child.l3_child.ext_base_regs</parentpath>
          <shorttext>State regs</shorttext>
          <baseaddr>0x42900</baseaddr>
          <width>32</width>
          <reps>8</reps>
          <stride>0x4</stride>
          <field>
            <id>lsb_field</id>
            <shorttext>Some state bits</shorttext>
            <access>RO</access>
            <hwinfo>
              <hwaccess>w</hwaccess>
            </hwinfo>
            <reset>ffff</reset>
            <lowidx>0</lowidx>
            <width>16</width>
            <hwmod></hwmod>
          </field>
          <access>RO</access>
        </reg>
        <highaddr>0x4291f</highaddr>
      </regset>
      <highaddr>0x4291f</highaddr>
    </map>
    <highaddr>0x43fff</highaddr>
  </map>
  <map>
    <id>singleton_rf_s8</id>
    <shorttext>singleton_rf_s8 registers</shorttext>
    <baseaddr>0x50000</baseaddr>
    <extroot>1</extroot>
    <reg>
      <id>sing_reg</id>
      <parentpath>singleton_rf_s8</parentpath>
      <shorttext>sing_reg register</shorttext>
      <baseaddr>0x50000</baseaddr>
      <width>32</width>
      <field>
        <id>lsb_field</id>
        <shorttext>lsb_field field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>msb_field</id>
        <shorttext>msb_field field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <access>RW</access>
    </reg>
    <highaddr>0x50003</highaddr>
  </map>
  <map>
    <id>singleton_rf_r16</id>
    <shorttext>singleton_rf_r16 registers</shorttext>
    <baseaddr>0x60000</baseaddr>
    <extroot>1</extroot>
    <reg>
      <id>sing_reg</id>
      <parentpath>singleton_rf_r16</parentpath>
      <shorttext>sing_reg register</shorttext>
      <baseaddr>0x60000</baseaddr>
      <width>32</width>
      <field>
        <id>lsb_field</id>
        <shorttext>lsb_field field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>msb_field</id>
        <shorttext>msb_field field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <access>RW</access>
    </reg>
    <highaddr>0x60003</highaddr>
  </map>
  <map>
    <id>singleton_rf_dflt</id>
    <shorttext>singleton_rf_dflt registers</shorttext>
    <baseaddr>0x70000</baseaddr>
    <extroot>1</extroot>
    <reg>
      <id>sing_reg</id>
      <parentpath>singleton_rf_dflt</parentpath>
      <shorttext>sing_reg register</shorttext>
      <baseaddr>0x70000</baseaddr>
      <width>32</width>
      <field>
        <id>lsb_field</id>
        <shorttext>lsb_field field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>msb_field</id>
        <shorttext>msb_field field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <access>RW</access>
    </reg>
    <highaddr>0x70003</highaddr>
  </map>
</map>
