<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-sriomaintx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-sriomaintx-defs.h</h1><a href="cvmx-sriomaintx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-sriomaintx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon sriomaintx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SRIOMAINTX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SRIOMAINTX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a4cd9476d2caefb0510ab5d980cf6d937" title="cvmx-sriomaintx-defs.h">CVMX_SRIOMAINTX_ASMBLY_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00059"></a>00059         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00060"></a>00060             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00061"></a>00061                 <span class="keywordflow">return</span> 0x0000010000000008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00062"></a>00062             <span class="keywordflow">break</span>;
<a name="l00063"></a>00063         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00064"></a>00064             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00065"></a>00065                 <span class="keywordflow">return</span> 0x0000000000000008ull;
<a name="l00066"></a>00066             <span class="keywordflow">break</span>;
<a name="l00067"></a>00067         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00068"></a>00068             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00069"></a>00069                 <span class="keywordflow">return</span> 0x0000000000000008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00070"></a>00070             <span class="keywordflow">break</span>;
<a name="l00071"></a>00071     }
<a name="l00072"></a>00072     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ASMBLY_ID (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00073"></a>00073     <span class="keywordflow">return</span> 0x0000010000000008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 <span class="preprocessor">#else</span>
<a name="l00076"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a4cd9476d2caefb0510ab5d980cf6d937">00076</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a4cd9476d2caefb0510ab5d980cf6d937" title="cvmx-sriomaintx-defs.h">CVMX_SRIOMAINTX_ASMBLY_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00079"></a>00079         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00080"></a>00080             <span class="keywordflow">return</span> 0x0000010000000008ull + (offset) * 0x100000000ull;
<a name="l00081"></a>00081         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00082"></a>00082             <span class="keywordflow">return</span> 0x0000000000000008ull;
<a name="l00083"></a>00083         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00084"></a>00084             <span class="keywordflow">return</span> 0x0000000000000008ull + (offset) * 0x100000000ull;
<a name="l00085"></a>00085     }
<a name="l00086"></a>00086     <span class="keywordflow">return</span> 0x0000010000000008ull + (offset) * 0x100000000ull;
<a name="l00087"></a>00087 }
<a name="l00088"></a>00088 <span class="preprocessor">#endif</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#abf31073b9d3cb02912bb9dafd2e24e01">CVMX_SRIOMAINTX_ASMBLY_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00093"></a>00093         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00094"></a>00094             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00095"></a>00095                 <span class="keywordflow">return</span> 0x000001000000000Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00096"></a>00096             <span class="keywordflow">break</span>;
<a name="l00097"></a>00097         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00098"></a>00098             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00099"></a>00099                 <span class="keywordflow">return</span> 0x000000000000000Cull;
<a name="l00100"></a>00100             <span class="keywordflow">break</span>;
<a name="l00101"></a>00101         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00102"></a>00102             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00103"></a>00103                 <span class="keywordflow">return</span> 0x000000000000000Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00104"></a>00104             <span class="keywordflow">break</span>;
<a name="l00105"></a>00105     }
<a name="l00106"></a>00106     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ASMBLY_INFO (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00107"></a>00107     <span class="keywordflow">return</span> 0x000001000000000Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 <span class="preprocessor">#else</span>
<a name="l00110"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#abf31073b9d3cb02912bb9dafd2e24e01">00110</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#abf31073b9d3cb02912bb9dafd2e24e01">CVMX_SRIOMAINTX_ASMBLY_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00113"></a>00113         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00114"></a>00114             <span class="keywordflow">return</span> 0x000001000000000Cull + (offset) * 0x100000000ull;
<a name="l00115"></a>00115         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00116"></a>00116             <span class="keywordflow">return</span> 0x000000000000000Cull;
<a name="l00117"></a>00117         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00118"></a>00118             <span class="keywordflow">return</span> 0x000000000000000Cull + (offset) * 0x100000000ull;
<a name="l00119"></a>00119     }
<a name="l00120"></a>00120     <span class="keywordflow">return</span> 0x000001000000000Cull + (offset) * 0x100000000ull;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="preprocessor">#endif</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a264ebe5eb7d2e5e0dba72a1cb35d5151">CVMX_SRIOMAINTX_BAR1_IDXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00127"></a>00127         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00128"></a>00128             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l00129"></a>00129                 <span class="keywordflow">return</span> 0x0000010000200010ull + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x40000000ull) * 4;
<a name="l00130"></a>00130             <span class="keywordflow">break</span>;
<a name="l00131"></a>00131         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00132"></a>00132             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))
<a name="l00133"></a>00133                 <span class="keywordflow">return</span> 0x0000000000200010ull + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x0ull) * 4;
<a name="l00134"></a>00134             <span class="keywordflow">break</span>;
<a name="l00135"></a>00135         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00136"></a>00136             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l00137"></a>00137                 <span class="keywordflow">return</span> 0x0000000000200010ull + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x40000000ull) * 4;
<a name="l00138"></a>00138             <span class="keywordflow">break</span>;
<a name="l00139"></a>00139     }
<a name="l00140"></a>00140     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_BAR1_IDXX (%lu, %lu) not supported on this chip\n&quot;</span>, offset, block_id);
<a name="l00141"></a>00141     <span class="keywordflow">return</span> 0x0000010000200010ull + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x40000000ull) * 4;
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 <span class="preprocessor">#else</span>
<a name="l00144"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a264ebe5eb7d2e5e0dba72a1cb35d5151">00144</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a264ebe5eb7d2e5e0dba72a1cb35d5151">CVMX_SRIOMAINTX_BAR1_IDXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00147"></a>00147         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00148"></a>00148             <span class="keywordflow">return</span> 0x0000010000200010ull + ((offset) + (block_id) * 0x40000000ull) * 4;
<a name="l00149"></a>00149         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00150"></a>00150             <span class="keywordflow">return</span> 0x0000000000200010ull + ((offset) + (block_id) * 0x0ull) * 4;
<a name="l00151"></a>00151         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00152"></a>00152             <span class="keywordflow">return</span> 0x0000000000200010ull + ((offset) + (block_id) * 0x40000000ull) * 4;
<a name="l00153"></a>00153     }
<a name="l00154"></a>00154     <span class="keywordflow">return</span> 0x0000010000200010ull + ((offset) + (block_id) * 0x40000000ull) * 4;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a711db31efca03ef2c76373775f1ead34">CVMX_SRIOMAINTX_BELL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00161"></a>00161         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00162"></a>00162             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00163"></a>00163                 <span class="keywordflow">return</span> 0x0000010000200080ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00164"></a>00164             <span class="keywordflow">break</span>;
<a name="l00165"></a>00165         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00166"></a>00166             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00167"></a>00167                 <span class="keywordflow">return</span> 0x0000000000200080ull;
<a name="l00168"></a>00168             <span class="keywordflow">break</span>;
<a name="l00169"></a>00169         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00170"></a>00170             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00171"></a>00171                 <span class="keywordflow">return</span> 0x0000000000200080ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00172"></a>00172             <span class="keywordflow">break</span>;
<a name="l00173"></a>00173     }
<a name="l00174"></a>00174     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_BELL_STATUS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00175"></a>00175     <span class="keywordflow">return</span> 0x0000010000200080ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00176"></a>00176 }
<a name="l00177"></a>00177 <span class="preprocessor">#else</span>
<a name="l00178"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a711db31efca03ef2c76373775f1ead34">00178</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a711db31efca03ef2c76373775f1ead34">CVMX_SRIOMAINTX_BELL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00181"></a>00181         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00182"></a>00182             <span class="keywordflow">return</span> 0x0000010000200080ull + (offset) * 0x100000000ull;
<a name="l00183"></a>00183         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00184"></a>00184             <span class="keywordflow">return</span> 0x0000000000200080ull;
<a name="l00185"></a>00185         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00186"></a>00186             <span class="keywordflow">return</span> 0x0000000000200080ull + (offset) * 0x100000000ull;
<a name="l00187"></a>00187     }
<a name="l00188"></a>00188     <span class="keywordflow">return</span> 0x0000010000200080ull + (offset) * 0x100000000ull;
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 <span class="preprocessor">#endif</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a5f76131d9761057eb3a0cfe4a3fab2b1">CVMX_SRIOMAINTX_COMP_TAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00195"></a>00195         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00196"></a>00196             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00197"></a>00197                 <span class="keywordflow">return</span> 0x000001000000006Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00198"></a>00198             <span class="keywordflow">break</span>;
<a name="l00199"></a>00199         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00200"></a>00200             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00201"></a>00201                 <span class="keywordflow">return</span> 0x000000000000006Cull;
<a name="l00202"></a>00202             <span class="keywordflow">break</span>;
<a name="l00203"></a>00203         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00204"></a>00204             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00205"></a>00205                 <span class="keywordflow">return</span> 0x000000000000006Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00206"></a>00206             <span class="keywordflow">break</span>;
<a name="l00207"></a>00207     }
<a name="l00208"></a>00208     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_COMP_TAG (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00209"></a>00209     <span class="keywordflow">return</span> 0x000001000000006Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00210"></a>00210 }
<a name="l00211"></a>00211 <span class="preprocessor">#else</span>
<a name="l00212"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a5f76131d9761057eb3a0cfe4a3fab2b1">00212</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a5f76131d9761057eb3a0cfe4a3fab2b1">CVMX_SRIOMAINTX_COMP_TAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00215"></a>00215         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00216"></a>00216             <span class="keywordflow">return</span> 0x000001000000006Cull + (offset) * 0x100000000ull;
<a name="l00217"></a>00217         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00218"></a>00218             <span class="keywordflow">return</span> 0x000000000000006Cull;
<a name="l00219"></a>00219         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00220"></a>00220             <span class="keywordflow">return</span> 0x000000000000006Cull + (offset) * 0x100000000ull;
<a name="l00221"></a>00221     }
<a name="l00222"></a>00222     <span class="keywordflow">return</span> 0x000001000000006Cull + (offset) * 0x100000000ull;
<a name="l00223"></a>00223 }
<a name="l00224"></a>00224 <span class="preprocessor">#endif</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a688a3af090d864b32da4b0629aacaf76">CVMX_SRIOMAINTX_CORE_ENABLES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00227"></a>00227 {
<a name="l00228"></a>00228     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00229"></a>00229         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00230"></a>00230             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00231"></a>00231                 <span class="keywordflow">return</span> 0x0000010000200070ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00232"></a>00232             <span class="keywordflow">break</span>;
<a name="l00233"></a>00233         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00234"></a>00234             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00235"></a>00235                 <span class="keywordflow">return</span> 0x0000000000200070ull;
<a name="l00236"></a>00236             <span class="keywordflow">break</span>;
<a name="l00237"></a>00237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00238"></a>00238             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00239"></a>00239                 <span class="keywordflow">return</span> 0x0000000000200070ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00240"></a>00240             <span class="keywordflow">break</span>;
<a name="l00241"></a>00241     }
<a name="l00242"></a>00242     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_CORE_ENABLES (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00243"></a>00243     <span class="keywordflow">return</span> 0x0000010000200070ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00244"></a>00244 }
<a name="l00245"></a>00245 <span class="preprocessor">#else</span>
<a name="l00246"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a688a3af090d864b32da4b0629aacaf76">00246</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a688a3af090d864b32da4b0629aacaf76">CVMX_SRIOMAINTX_CORE_ENABLES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00249"></a>00249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00250"></a>00250             <span class="keywordflow">return</span> 0x0000010000200070ull + (offset) * 0x100000000ull;
<a name="l00251"></a>00251         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00252"></a>00252             <span class="keywordflow">return</span> 0x0000000000200070ull;
<a name="l00253"></a>00253         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00254"></a>00254             <span class="keywordflow">return</span> 0x0000000000200070ull + (offset) * 0x100000000ull;
<a name="l00255"></a>00255     }
<a name="l00256"></a>00256     <span class="keywordflow">return</span> 0x0000010000200070ull + (offset) * 0x100000000ull;
<a name="l00257"></a>00257 }
<a name="l00258"></a>00258 <span class="preprocessor">#endif</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a98b23e601e3e636b149846300e361d72">CVMX_SRIOMAINTX_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00263"></a>00263         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00264"></a>00264             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00265"></a>00265                 <span class="keywordflow">return</span> 0x0000010000000000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00266"></a>00266             <span class="keywordflow">break</span>;
<a name="l00267"></a>00267         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00268"></a>00268             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00269"></a>00269                 <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l00270"></a>00270             <span class="keywordflow">break</span>;
<a name="l00271"></a>00271         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00272"></a>00272             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00273"></a>00273                 <span class="keywordflow">return</span> 0x0000000000000000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00274"></a>00274             <span class="keywordflow">break</span>;
<a name="l00275"></a>00275     }
<a name="l00276"></a>00276     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_DEV_ID (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00277"></a>00277     <span class="keywordflow">return</span> 0x0000010000000000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00278"></a>00278 }
<a name="l00279"></a>00279 <span class="preprocessor">#else</span>
<a name="l00280"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a98b23e601e3e636b149846300e361d72">00280</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a98b23e601e3e636b149846300e361d72">CVMX_SRIOMAINTX_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00283"></a>00283         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00284"></a>00284             <span class="keywordflow">return</span> 0x0000010000000000ull + (offset) * 0x100000000ull;
<a name="l00285"></a>00285         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00286"></a>00286             <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l00287"></a>00287         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00288"></a>00288             <span class="keywordflow">return</span> 0x0000000000000000ull + (offset) * 0x100000000ull;
<a name="l00289"></a>00289     }
<a name="l00290"></a>00290     <span class="keywordflow">return</span> 0x0000010000000000ull + (offset) * 0x100000000ull;
<a name="l00291"></a>00291 }
<a name="l00292"></a>00292 <span class="preprocessor">#endif</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a52173b30925755cb500623ba25255f89">CVMX_SRIOMAINTX_DEV_REV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00297"></a>00297         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00298"></a>00298             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00299"></a>00299                 <span class="keywordflow">return</span> 0x0000010000000004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00300"></a>00300             <span class="keywordflow">break</span>;
<a name="l00301"></a>00301         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00302"></a>00302             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00303"></a>00303                 <span class="keywordflow">return</span> 0x0000000000000004ull;
<a name="l00304"></a>00304             <span class="keywordflow">break</span>;
<a name="l00305"></a>00305         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00306"></a>00306             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00307"></a>00307                 <span class="keywordflow">return</span> 0x0000000000000004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00308"></a>00308             <span class="keywordflow">break</span>;
<a name="l00309"></a>00309     }
<a name="l00310"></a>00310     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_DEV_REV (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00311"></a>00311     <span class="keywordflow">return</span> 0x0000010000000004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00312"></a>00312 }
<a name="l00313"></a>00313 <span class="preprocessor">#else</span>
<a name="l00314"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a52173b30925755cb500623ba25255f89">00314</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a52173b30925755cb500623ba25255f89">CVMX_SRIOMAINTX_DEV_REV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00315"></a>00315 {
<a name="l00316"></a>00316     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00317"></a>00317         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00318"></a>00318             <span class="keywordflow">return</span> 0x0000010000000004ull + (offset) * 0x100000000ull;
<a name="l00319"></a>00319         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00320"></a>00320             <span class="keywordflow">return</span> 0x0000000000000004ull;
<a name="l00321"></a>00321         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00322"></a>00322             <span class="keywordflow">return</span> 0x0000000000000004ull + (offset) * 0x100000000ull;
<a name="l00323"></a>00323     }
<a name="l00324"></a>00324     <span class="keywordflow">return</span> 0x0000010000000004ull + (offset) * 0x100000000ull;
<a name="l00325"></a>00325 }
<a name="l00326"></a>00326 <span class="preprocessor">#endif</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aca60be829634aed7bf787bb44fdeabc8">CVMX_SRIOMAINTX_DST_OPS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00329"></a>00329 {
<a name="l00330"></a>00330     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00331"></a>00331         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00332"></a>00332             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00333"></a>00333                 <span class="keywordflow">return</span> 0x000001000000001Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00334"></a>00334             <span class="keywordflow">break</span>;
<a name="l00335"></a>00335         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00336"></a>00336             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00337"></a>00337                 <span class="keywordflow">return</span> 0x000000000000001Cull;
<a name="l00338"></a>00338             <span class="keywordflow">break</span>;
<a name="l00339"></a>00339         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00340"></a>00340             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00341"></a>00341                 <span class="keywordflow">return</span> 0x000000000000001Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00342"></a>00342             <span class="keywordflow">break</span>;
<a name="l00343"></a>00343     }
<a name="l00344"></a>00344     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_DST_OPS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00345"></a>00345     <span class="keywordflow">return</span> 0x000001000000001Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00346"></a>00346 }
<a name="l00347"></a>00347 <span class="preprocessor">#else</span>
<a name="l00348"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aca60be829634aed7bf787bb44fdeabc8">00348</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aca60be829634aed7bf787bb44fdeabc8">CVMX_SRIOMAINTX_DST_OPS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00351"></a>00351         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00352"></a>00352             <span class="keywordflow">return</span> 0x000001000000001Cull + (offset) * 0x100000000ull;
<a name="l00353"></a>00353         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00354"></a>00354             <span class="keywordflow">return</span> 0x000000000000001Cull;
<a name="l00355"></a>00355         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00356"></a>00356             <span class="keywordflow">return</span> 0x000000000000001Cull + (offset) * 0x100000000ull;
<a name="l00357"></a>00357     }
<a name="l00358"></a>00358     <span class="keywordflow">return</span> 0x000001000000001Cull + (offset) * 0x100000000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#endif</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a2a622f97a8dd7af0c4cb5bcbdf582b92">CVMX_SRIOMAINTX_ERB_ATTR_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00363"></a>00363 {
<a name="l00364"></a>00364     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00365"></a>00365         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00366"></a>00366             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00367"></a>00367                 <span class="keywordflow">return</span> 0x0000010000002048ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00368"></a>00368             <span class="keywordflow">break</span>;
<a name="l00369"></a>00369         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00370"></a>00370             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00371"></a>00371                 <span class="keywordflow">return</span> 0x0000000000002048ull;
<a name="l00372"></a>00372             <span class="keywordflow">break</span>;
<a name="l00373"></a>00373         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00374"></a>00374             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00375"></a>00375                 <span class="keywordflow">return</span> 0x0000000000002048ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00376"></a>00376             <span class="keywordflow">break</span>;
<a name="l00377"></a>00377     }
<a name="l00378"></a>00378     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_ATTR_CAPT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00379"></a>00379     <span class="keywordflow">return</span> 0x0000010000002048ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00380"></a>00380 }
<a name="l00381"></a>00381 <span class="preprocessor">#else</span>
<a name="l00382"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a2a622f97a8dd7af0c4cb5bcbdf582b92">00382</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a2a622f97a8dd7af0c4cb5bcbdf582b92">CVMX_SRIOMAINTX_ERB_ATTR_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00383"></a>00383 {
<a name="l00384"></a>00384     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00385"></a>00385         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00386"></a>00386             <span class="keywordflow">return</span> 0x0000010000002048ull + (offset) * 0x100000000ull;
<a name="l00387"></a>00387         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00388"></a>00388             <span class="keywordflow">return</span> 0x0000000000002048ull;
<a name="l00389"></a>00389         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00390"></a>00390             <span class="keywordflow">return</span> 0x0000000000002048ull + (offset) * 0x100000000ull;
<a name="l00391"></a>00391     }
<a name="l00392"></a>00392     <span class="keywordflow">return</span> 0x0000010000002048ull + (offset) * 0x100000000ull;
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 <span class="preprocessor">#endif</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a7cf5ae18272b6e4ed3b43c34397d2a8b">CVMX_SRIOMAINTX_ERB_ERR_DET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00397"></a>00397 {
<a name="l00398"></a>00398     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00399"></a>00399         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00400"></a>00400             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00401"></a>00401                 <span class="keywordflow">return</span> 0x0000010000002040ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00402"></a>00402             <span class="keywordflow">break</span>;
<a name="l00403"></a>00403         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00404"></a>00404             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00405"></a>00405                 <span class="keywordflow">return</span> 0x0000000000002040ull;
<a name="l00406"></a>00406             <span class="keywordflow">break</span>;
<a name="l00407"></a>00407         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00408"></a>00408             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00409"></a>00409                 <span class="keywordflow">return</span> 0x0000000000002040ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00410"></a>00410             <span class="keywordflow">break</span>;
<a name="l00411"></a>00411     }
<a name="l00412"></a>00412     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_ERR_DET (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> 0x0000010000002040ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a7cf5ae18272b6e4ed3b43c34397d2a8b">00416</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a7cf5ae18272b6e4ed3b43c34397d2a8b">CVMX_SRIOMAINTX_ERB_ERR_DET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00419"></a>00419         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00420"></a>00420             <span class="keywordflow">return</span> 0x0000010000002040ull + (offset) * 0x100000000ull;
<a name="l00421"></a>00421         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00422"></a>00422             <span class="keywordflow">return</span> 0x0000000000002040ull;
<a name="l00423"></a>00423         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00424"></a>00424             <span class="keywordflow">return</span> 0x0000000000002040ull + (offset) * 0x100000000ull;
<a name="l00425"></a>00425     }
<a name="l00426"></a>00426     <span class="keywordflow">return</span> 0x0000010000002040ull + (offset) * 0x100000000ull;
<a name="l00427"></a>00427 }
<a name="l00428"></a>00428 <span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a8b59eb7aabbc7d7fc25a9153b1f18ce0">CVMX_SRIOMAINTX_ERB_ERR_RATE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00433"></a>00433         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00434"></a>00434             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00435"></a>00435                 <span class="keywordflow">return</span> 0x0000010000002068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00436"></a>00436             <span class="keywordflow">break</span>;
<a name="l00437"></a>00437         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00438"></a>00438             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00439"></a>00439                 <span class="keywordflow">return</span> 0x0000000000002068ull;
<a name="l00440"></a>00440             <span class="keywordflow">break</span>;
<a name="l00441"></a>00441         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00442"></a>00442             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00443"></a>00443                 <span class="keywordflow">return</span> 0x0000000000002068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00444"></a>00444             <span class="keywordflow">break</span>;
<a name="l00445"></a>00445     }
<a name="l00446"></a>00446     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_ERR_RATE (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00447"></a>00447     <span class="keywordflow">return</span> 0x0000010000002068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00448"></a>00448 }
<a name="l00449"></a>00449 <span class="preprocessor">#else</span>
<a name="l00450"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a8b59eb7aabbc7d7fc25a9153b1f18ce0">00450</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a8b59eb7aabbc7d7fc25a9153b1f18ce0">CVMX_SRIOMAINTX_ERB_ERR_RATE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00451"></a>00451 {
<a name="l00452"></a>00452     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00453"></a>00453         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00454"></a>00454             <span class="keywordflow">return</span> 0x0000010000002068ull + (offset) * 0x100000000ull;
<a name="l00455"></a>00455         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00456"></a>00456             <span class="keywordflow">return</span> 0x0000000000002068ull;
<a name="l00457"></a>00457         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00458"></a>00458             <span class="keywordflow">return</span> 0x0000000000002068ull + (offset) * 0x100000000ull;
<a name="l00459"></a>00459     }
<a name="l00460"></a>00460     <span class="keywordflow">return</span> 0x0000010000002068ull + (offset) * 0x100000000ull;
<a name="l00461"></a>00461 }
<a name="l00462"></a>00462 <span class="preprocessor">#endif</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#af9d58549f6816b2a1ad053112e329215">CVMX_SRIOMAINTX_ERB_ERR_RATE_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00465"></a>00465 {
<a name="l00466"></a>00466     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00467"></a>00467         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00468"></a>00468             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00469"></a>00469                 <span class="keywordflow">return</span> 0x0000010000002044ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00470"></a>00470             <span class="keywordflow">break</span>;
<a name="l00471"></a>00471         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00472"></a>00472             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00473"></a>00473                 <span class="keywordflow">return</span> 0x0000000000002044ull;
<a name="l00474"></a>00474             <span class="keywordflow">break</span>;
<a name="l00475"></a>00475         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00476"></a>00476             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00477"></a>00477                 <span class="keywordflow">return</span> 0x0000000000002044ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00478"></a>00478             <span class="keywordflow">break</span>;
<a name="l00479"></a>00479     }
<a name="l00480"></a>00480     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_ERR_RATE_EN (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00481"></a>00481     <span class="keywordflow">return</span> 0x0000010000002044ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00482"></a>00482 }
<a name="l00483"></a>00483 <span class="preprocessor">#else</span>
<a name="l00484"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#af9d58549f6816b2a1ad053112e329215">00484</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#af9d58549f6816b2a1ad053112e329215">CVMX_SRIOMAINTX_ERB_ERR_RATE_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00485"></a>00485 {
<a name="l00486"></a>00486     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00487"></a>00487         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00488"></a>00488             <span class="keywordflow">return</span> 0x0000010000002044ull + (offset) * 0x100000000ull;
<a name="l00489"></a>00489         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00490"></a>00490             <span class="keywordflow">return</span> 0x0000000000002044ull;
<a name="l00491"></a>00491         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00492"></a>00492             <span class="keywordflow">return</span> 0x0000000000002044ull + (offset) * 0x100000000ull;
<a name="l00493"></a>00493     }
<a name="l00494"></a>00494     <span class="keywordflow">return</span> 0x0000010000002044ull + (offset) * 0x100000000ull;
<a name="l00495"></a>00495 }
<a name="l00496"></a>00496 <span class="preprocessor">#endif</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac21d028a0ba490fd135c9f7be7895b72">CVMX_SRIOMAINTX_ERB_ERR_RATE_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00499"></a>00499 {
<a name="l00500"></a>00500     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00501"></a>00501         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00502"></a>00502             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00503"></a>00503                 <span class="keywordflow">return</span> 0x000001000000206Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00504"></a>00504             <span class="keywordflow">break</span>;
<a name="l00505"></a>00505         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00506"></a>00506             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00507"></a>00507                 <span class="keywordflow">return</span> 0x000000000000206Cull;
<a name="l00508"></a>00508             <span class="keywordflow">break</span>;
<a name="l00509"></a>00509         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00510"></a>00510             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00511"></a>00511                 <span class="keywordflow">return</span> 0x000000000000206Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00512"></a>00512             <span class="keywordflow">break</span>;
<a name="l00513"></a>00513     }
<a name="l00514"></a>00514     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_ERR_RATE_THR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00515"></a>00515     <span class="keywordflow">return</span> 0x000001000000206Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00516"></a>00516 }
<a name="l00517"></a>00517 <span class="preprocessor">#else</span>
<a name="l00518"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac21d028a0ba490fd135c9f7be7895b72">00518</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac21d028a0ba490fd135c9f7be7895b72">CVMX_SRIOMAINTX_ERB_ERR_RATE_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00521"></a>00521         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00522"></a>00522             <span class="keywordflow">return</span> 0x000001000000206Cull + (offset) * 0x100000000ull;
<a name="l00523"></a>00523         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00524"></a>00524             <span class="keywordflow">return</span> 0x000000000000206Cull;
<a name="l00525"></a>00525         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00526"></a>00526             <span class="keywordflow">return</span> 0x000000000000206Cull + (offset) * 0x100000000ull;
<a name="l00527"></a>00527     }
<a name="l00528"></a>00528     <span class="keywordflow">return</span> 0x000001000000206Cull + (offset) * 0x100000000ull;
<a name="l00529"></a>00529 }
<a name="l00530"></a>00530 <span class="preprocessor">#endif</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#afca0666f169d997e9a2f8c7cf82f6a29">CVMX_SRIOMAINTX_ERB_HDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00533"></a>00533 {
<a name="l00534"></a>00534     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00535"></a>00535         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00536"></a>00536             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00537"></a>00537                 <span class="keywordflow">return</span> 0x0000010000002000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00538"></a>00538             <span class="keywordflow">break</span>;
<a name="l00539"></a>00539         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00540"></a>00540             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00541"></a>00541                 <span class="keywordflow">return</span> 0x0000000000002000ull;
<a name="l00542"></a>00542             <span class="keywordflow">break</span>;
<a name="l00543"></a>00543         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00544"></a>00544             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00545"></a>00545                 <span class="keywordflow">return</span> 0x0000000000002000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00546"></a>00546             <span class="keywordflow">break</span>;
<a name="l00547"></a>00547     }
<a name="l00548"></a>00548     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_HDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00549"></a>00549     <span class="keywordflow">return</span> 0x0000010000002000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00550"></a>00550 }
<a name="l00551"></a>00551 <span class="preprocessor">#else</span>
<a name="l00552"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#afca0666f169d997e9a2f8c7cf82f6a29">00552</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#afca0666f169d997e9a2f8c7cf82f6a29">CVMX_SRIOMAINTX_ERB_HDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00555"></a>00555         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00556"></a>00556             <span class="keywordflow">return</span> 0x0000010000002000ull + (offset) * 0x100000000ull;
<a name="l00557"></a>00557         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00558"></a>00558             <span class="keywordflow">return</span> 0x0000000000002000ull;
<a name="l00559"></a>00559         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00560"></a>00560             <span class="keywordflow">return</span> 0x0000000000002000ull + (offset) * 0x100000000ull;
<a name="l00561"></a>00561     }
<a name="l00562"></a>00562     <span class="keywordflow">return</span> 0x0000010000002000ull + (offset) * 0x100000000ull;
<a name="l00563"></a>00563 }
<a name="l00564"></a>00564 <span class="preprocessor">#endif</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a894e58722ff8ec100ac799aabe9b66c0">CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_H</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00567"></a>00567 {
<a name="l00568"></a>00568     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00569"></a>00569         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00570"></a>00570             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00571"></a>00571                 <span class="keywordflow">return</span> 0x0000010000002010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00572"></a>00572             <span class="keywordflow">break</span>;
<a name="l00573"></a>00573         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00574"></a>00574             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00575"></a>00575                 <span class="keywordflow">return</span> 0x0000000000002010ull;
<a name="l00576"></a>00576             <span class="keywordflow">break</span>;
<a name="l00577"></a>00577         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00578"></a>00578             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00579"></a>00579                 <span class="keywordflow">return</span> 0x0000000000002010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00580"></a>00580             <span class="keywordflow">break</span>;
<a name="l00581"></a>00581     }
<a name="l00582"></a>00582     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_H (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00583"></a>00583     <span class="keywordflow">return</span> 0x0000010000002010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00584"></a>00584 }
<a name="l00585"></a>00585 <span class="preprocessor">#else</span>
<a name="l00586"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a894e58722ff8ec100ac799aabe9b66c0">00586</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a894e58722ff8ec100ac799aabe9b66c0">CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_H</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00587"></a>00587 {
<a name="l00588"></a>00588     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00589"></a>00589         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00590"></a>00590             <span class="keywordflow">return</span> 0x0000010000002010ull + (offset) * 0x100000000ull;
<a name="l00591"></a>00591         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00592"></a>00592             <span class="keywordflow">return</span> 0x0000000000002010ull;
<a name="l00593"></a>00593         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00594"></a>00594             <span class="keywordflow">return</span> 0x0000000000002010ull + (offset) * 0x100000000ull;
<a name="l00595"></a>00595     }
<a name="l00596"></a>00596     <span class="keywordflow">return</span> 0x0000010000002010ull + (offset) * 0x100000000ull;
<a name="l00597"></a>00597 }
<a name="l00598"></a>00598 <span class="preprocessor">#endif</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a92322b0a5d0c76d13bd6457787264062">CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_L</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00601"></a>00601 {
<a name="l00602"></a>00602     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00603"></a>00603         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00604"></a>00604             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00605"></a>00605                 <span class="keywordflow">return</span> 0x0000010000002014ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00606"></a>00606             <span class="keywordflow">break</span>;
<a name="l00607"></a>00607         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00608"></a>00608             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00609"></a>00609                 <span class="keywordflow">return</span> 0x0000000000002014ull;
<a name="l00610"></a>00610             <span class="keywordflow">break</span>;
<a name="l00611"></a>00611         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00612"></a>00612             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00613"></a>00613                 <span class="keywordflow">return</span> 0x0000000000002014ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00614"></a>00614             <span class="keywordflow">break</span>;
<a name="l00615"></a>00615     }
<a name="l00616"></a>00616     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_L (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00617"></a>00617     <span class="keywordflow">return</span> 0x0000010000002014ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00618"></a>00618 }
<a name="l00619"></a>00619 <span class="preprocessor">#else</span>
<a name="l00620"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a92322b0a5d0c76d13bd6457787264062">00620</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a92322b0a5d0c76d13bd6457787264062">CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_L</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00621"></a>00621 {
<a name="l00622"></a>00622     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00623"></a>00623         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00624"></a>00624             <span class="keywordflow">return</span> 0x0000010000002014ull + (offset) * 0x100000000ull;
<a name="l00625"></a>00625         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00626"></a>00626             <span class="keywordflow">return</span> 0x0000000000002014ull;
<a name="l00627"></a>00627         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00628"></a>00628             <span class="keywordflow">return</span> 0x0000000000002014ull + (offset) * 0x100000000ull;
<a name="l00629"></a>00629     }
<a name="l00630"></a>00630     <span class="keywordflow">return</span> 0x0000010000002014ull + (offset) * 0x100000000ull;
<a name="l00631"></a>00631 }
<a name="l00632"></a>00632 <span class="preprocessor">#endif</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aaff24a4dbb0aef718da51ea528ea2c02">CVMX_SRIOMAINTX_ERB_LT_CTRL_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00635"></a>00635 {
<a name="l00636"></a>00636     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00637"></a>00637         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00638"></a>00638             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00639"></a>00639                 <span class="keywordflow">return</span> 0x000001000000201Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00640"></a>00640             <span class="keywordflow">break</span>;
<a name="l00641"></a>00641         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00642"></a>00642             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00643"></a>00643                 <span class="keywordflow">return</span> 0x000000000000201Cull;
<a name="l00644"></a>00644             <span class="keywordflow">break</span>;
<a name="l00645"></a>00645         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00646"></a>00646             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00647"></a>00647                 <span class="keywordflow">return</span> 0x000000000000201Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00648"></a>00648             <span class="keywordflow">break</span>;
<a name="l00649"></a>00649     }
<a name="l00650"></a>00650     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_CTRL_CAPT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00651"></a>00651     <span class="keywordflow">return</span> 0x000001000000201Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00652"></a>00652 }
<a name="l00653"></a>00653 <span class="preprocessor">#else</span>
<a name="l00654"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aaff24a4dbb0aef718da51ea528ea2c02">00654</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aaff24a4dbb0aef718da51ea528ea2c02">CVMX_SRIOMAINTX_ERB_LT_CTRL_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00657"></a>00657         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00658"></a>00658             <span class="keywordflow">return</span> 0x000001000000201Cull + (offset) * 0x100000000ull;
<a name="l00659"></a>00659         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00660"></a>00660             <span class="keywordflow">return</span> 0x000000000000201Cull;
<a name="l00661"></a>00661         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00662"></a>00662             <span class="keywordflow">return</span> 0x000000000000201Cull + (offset) * 0x100000000ull;
<a name="l00663"></a>00663     }
<a name="l00664"></a>00664     <span class="keywordflow">return</span> 0x000001000000201Cull + (offset) * 0x100000000ull;
<a name="l00665"></a>00665 }
<a name="l00666"></a>00666 <span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a3e64ec436958be99a14e330226e55fee">CVMX_SRIOMAINTX_ERB_LT_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00669"></a>00669 {
<a name="l00670"></a>00670     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00671"></a>00671         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00672"></a>00672             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00673"></a>00673                 <span class="keywordflow">return</span> 0x0000010000002028ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00674"></a>00674             <span class="keywordflow">break</span>;
<a name="l00675"></a>00675         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00676"></a>00676             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00677"></a>00677                 <span class="keywordflow">return</span> 0x0000000000002028ull;
<a name="l00678"></a>00678             <span class="keywordflow">break</span>;
<a name="l00679"></a>00679         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00680"></a>00680             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00681"></a>00681                 <span class="keywordflow">return</span> 0x0000000000002028ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00682"></a>00682             <span class="keywordflow">break</span>;
<a name="l00683"></a>00683     }
<a name="l00684"></a>00684     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_DEV_ID (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00685"></a>00685     <span class="keywordflow">return</span> 0x0000010000002028ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00686"></a>00686 }
<a name="l00687"></a>00687 <span class="preprocessor">#else</span>
<a name="l00688"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a3e64ec436958be99a14e330226e55fee">00688</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a3e64ec436958be99a14e330226e55fee">CVMX_SRIOMAINTX_ERB_LT_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00689"></a>00689 {
<a name="l00690"></a>00690     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00691"></a>00691         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00692"></a>00692             <span class="keywordflow">return</span> 0x0000010000002028ull + (offset) * 0x100000000ull;
<a name="l00693"></a>00693         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00694"></a>00694             <span class="keywordflow">return</span> 0x0000000000002028ull;
<a name="l00695"></a>00695         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00696"></a>00696             <span class="keywordflow">return</span> 0x0000000000002028ull + (offset) * 0x100000000ull;
<a name="l00697"></a>00697     }
<a name="l00698"></a>00698     <span class="keywordflow">return</span> 0x0000010000002028ull + (offset) * 0x100000000ull;
<a name="l00699"></a>00699 }
<a name="l00700"></a>00700 <span class="preprocessor">#endif</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a21bc8d2ed830197e2d010676006ff261">CVMX_SRIOMAINTX_ERB_LT_DEV_ID_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00703"></a>00703 {
<a name="l00704"></a>00704     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00705"></a>00705         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00706"></a>00706             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00707"></a>00707                 <span class="keywordflow">return</span> 0x0000010000002018ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00708"></a>00708             <span class="keywordflow">break</span>;
<a name="l00709"></a>00709         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00710"></a>00710             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00711"></a>00711                 <span class="keywordflow">return</span> 0x0000000000002018ull;
<a name="l00712"></a>00712             <span class="keywordflow">break</span>;
<a name="l00713"></a>00713         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00714"></a>00714             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00715"></a>00715                 <span class="keywordflow">return</span> 0x0000000000002018ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00716"></a>00716             <span class="keywordflow">break</span>;
<a name="l00717"></a>00717     }
<a name="l00718"></a>00718     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_DEV_ID_CAPT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00719"></a>00719     <span class="keywordflow">return</span> 0x0000010000002018ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00720"></a>00720 }
<a name="l00721"></a>00721 <span class="preprocessor">#else</span>
<a name="l00722"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a21bc8d2ed830197e2d010676006ff261">00722</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a21bc8d2ed830197e2d010676006ff261">CVMX_SRIOMAINTX_ERB_LT_DEV_ID_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00723"></a>00723 {
<a name="l00724"></a>00724     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00725"></a>00725         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00726"></a>00726             <span class="keywordflow">return</span> 0x0000010000002018ull + (offset) * 0x100000000ull;
<a name="l00727"></a>00727         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00728"></a>00728             <span class="keywordflow">return</span> 0x0000000000002018ull;
<a name="l00729"></a>00729         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00730"></a>00730             <span class="keywordflow">return</span> 0x0000000000002018ull + (offset) * 0x100000000ull;
<a name="l00731"></a>00731     }
<a name="l00732"></a>00732     <span class="keywordflow">return</span> 0x0000010000002018ull + (offset) * 0x100000000ull;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#endif</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#abff36e072569c09b1cf0cf08649ecbec">CVMX_SRIOMAINTX_ERB_LT_ERR_DET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00737"></a>00737 {
<a name="l00738"></a>00738     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00739"></a>00739         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00740"></a>00740             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00741"></a>00741                 <span class="keywordflow">return</span> 0x0000010000002008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00742"></a>00742             <span class="keywordflow">break</span>;
<a name="l00743"></a>00743         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00744"></a>00744             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00745"></a>00745                 <span class="keywordflow">return</span> 0x0000000000002008ull;
<a name="l00746"></a>00746             <span class="keywordflow">break</span>;
<a name="l00747"></a>00747         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00748"></a>00748             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00749"></a>00749                 <span class="keywordflow">return</span> 0x0000000000002008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00750"></a>00750             <span class="keywordflow">break</span>;
<a name="l00751"></a>00751     }
<a name="l00752"></a>00752     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_ERR_DET (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00753"></a>00753     <span class="keywordflow">return</span> 0x0000010000002008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00754"></a>00754 }
<a name="l00755"></a>00755 <span class="preprocessor">#else</span>
<a name="l00756"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#abff36e072569c09b1cf0cf08649ecbec">00756</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#abff36e072569c09b1cf0cf08649ecbec">CVMX_SRIOMAINTX_ERB_LT_ERR_DET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00757"></a>00757 {
<a name="l00758"></a>00758     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00759"></a>00759         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00760"></a>00760             <span class="keywordflow">return</span> 0x0000010000002008ull + (offset) * 0x100000000ull;
<a name="l00761"></a>00761         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00762"></a>00762             <span class="keywordflow">return</span> 0x0000000000002008ull;
<a name="l00763"></a>00763         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00764"></a>00764             <span class="keywordflow">return</span> 0x0000000000002008ull + (offset) * 0x100000000ull;
<a name="l00765"></a>00765     }
<a name="l00766"></a>00766     <span class="keywordflow">return</span> 0x0000010000002008ull + (offset) * 0x100000000ull;
<a name="l00767"></a>00767 }
<a name="l00768"></a>00768 <span class="preprocessor">#endif</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a505c26f878e41fc69d0409c93c9b342b">CVMX_SRIOMAINTX_ERB_LT_ERR_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00771"></a>00771 {
<a name="l00772"></a>00772     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00773"></a>00773         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00774"></a>00774             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00775"></a>00775                 <span class="keywordflow">return</span> 0x000001000000200Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00776"></a>00776             <span class="keywordflow">break</span>;
<a name="l00777"></a>00777         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00778"></a>00778             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00779"></a>00779                 <span class="keywordflow">return</span> 0x000000000000200Cull;
<a name="l00780"></a>00780             <span class="keywordflow">break</span>;
<a name="l00781"></a>00781         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00782"></a>00782             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00783"></a>00783                 <span class="keywordflow">return</span> 0x000000000000200Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00784"></a>00784             <span class="keywordflow">break</span>;
<a name="l00785"></a>00785     }
<a name="l00786"></a>00786     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_LT_ERR_EN (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> 0x000001000000200Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a505c26f878e41fc69d0409c93c9b342b">00790</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a505c26f878e41fc69d0409c93c9b342b">CVMX_SRIOMAINTX_ERB_LT_ERR_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00791"></a>00791 {
<a name="l00792"></a>00792     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00793"></a>00793         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00794"></a>00794             <span class="keywordflow">return</span> 0x000001000000200Cull + (offset) * 0x100000000ull;
<a name="l00795"></a>00795         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00796"></a>00796             <span class="keywordflow">return</span> 0x000000000000200Cull;
<a name="l00797"></a>00797         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00798"></a>00798             <span class="keywordflow">return</span> 0x000000000000200Cull + (offset) * 0x100000000ull;
<a name="l00799"></a>00799     }
<a name="l00800"></a>00800     <span class="keywordflow">return</span> 0x000001000000200Cull + (offset) * 0x100000000ull;
<a name="l00801"></a>00801 }
<a name="l00802"></a>00802 <span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a9cd2c5d2b7d0ca3ac8f8c81446f1e0b9">CVMX_SRIOMAINTX_ERB_PACK_CAPT_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00805"></a>00805 {
<a name="l00806"></a>00806     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00807"></a>00807         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00808"></a>00808             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00809"></a>00809                 <span class="keywordflow">return</span> 0x0000010000002050ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00810"></a>00810             <span class="keywordflow">break</span>;
<a name="l00811"></a>00811         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00812"></a>00812             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00813"></a>00813                 <span class="keywordflow">return</span> 0x0000000000002050ull;
<a name="l00814"></a>00814             <span class="keywordflow">break</span>;
<a name="l00815"></a>00815         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00816"></a>00816             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00817"></a>00817                 <span class="keywordflow">return</span> 0x0000000000002050ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00818"></a>00818             <span class="keywordflow">break</span>;
<a name="l00819"></a>00819     }
<a name="l00820"></a>00820     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_PACK_CAPT_1 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00821"></a>00821     <span class="keywordflow">return</span> 0x0000010000002050ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00822"></a>00822 }
<a name="l00823"></a>00823 <span class="preprocessor">#else</span>
<a name="l00824"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a9cd2c5d2b7d0ca3ac8f8c81446f1e0b9">00824</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a9cd2c5d2b7d0ca3ac8f8c81446f1e0b9">CVMX_SRIOMAINTX_ERB_PACK_CAPT_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00825"></a>00825 {
<a name="l00826"></a>00826     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00827"></a>00827         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00828"></a>00828             <span class="keywordflow">return</span> 0x0000010000002050ull + (offset) * 0x100000000ull;
<a name="l00829"></a>00829         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00830"></a>00830             <span class="keywordflow">return</span> 0x0000000000002050ull;
<a name="l00831"></a>00831         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00832"></a>00832             <span class="keywordflow">return</span> 0x0000000000002050ull + (offset) * 0x100000000ull;
<a name="l00833"></a>00833     }
<a name="l00834"></a>00834     <span class="keywordflow">return</span> 0x0000010000002050ull + (offset) * 0x100000000ull;
<a name="l00835"></a>00835 }
<a name="l00836"></a>00836 <span class="preprocessor">#endif</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a4ea10ee35b1ed632738e2e33b44ab869">CVMX_SRIOMAINTX_ERB_PACK_CAPT_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00839"></a>00839 {
<a name="l00840"></a>00840     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00841"></a>00841         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00842"></a>00842             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00843"></a>00843                 <span class="keywordflow">return</span> 0x0000010000002054ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00844"></a>00844             <span class="keywordflow">break</span>;
<a name="l00845"></a>00845         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00846"></a>00846             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00847"></a>00847                 <span class="keywordflow">return</span> 0x0000000000002054ull;
<a name="l00848"></a>00848             <span class="keywordflow">break</span>;
<a name="l00849"></a>00849         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00850"></a>00850             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00851"></a>00851                 <span class="keywordflow">return</span> 0x0000000000002054ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00852"></a>00852             <span class="keywordflow">break</span>;
<a name="l00853"></a>00853     }
<a name="l00854"></a>00854     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_PACK_CAPT_2 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00855"></a>00855     <span class="keywordflow">return</span> 0x0000010000002054ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00856"></a>00856 }
<a name="l00857"></a>00857 <span class="preprocessor">#else</span>
<a name="l00858"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a4ea10ee35b1ed632738e2e33b44ab869">00858</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a4ea10ee35b1ed632738e2e33b44ab869">CVMX_SRIOMAINTX_ERB_PACK_CAPT_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00859"></a>00859 {
<a name="l00860"></a>00860     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00861"></a>00861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00862"></a>00862             <span class="keywordflow">return</span> 0x0000010000002054ull + (offset) * 0x100000000ull;
<a name="l00863"></a>00863         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00864"></a>00864             <span class="keywordflow">return</span> 0x0000000000002054ull;
<a name="l00865"></a>00865         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00866"></a>00866             <span class="keywordflow">return</span> 0x0000000000002054ull + (offset) * 0x100000000ull;
<a name="l00867"></a>00867     }
<a name="l00868"></a>00868     <span class="keywordflow">return</span> 0x0000010000002054ull + (offset) * 0x100000000ull;
<a name="l00869"></a>00869 }
<a name="l00870"></a>00870 <span class="preprocessor">#endif</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a315136a351b158353e2801120bd0a583">CVMX_SRIOMAINTX_ERB_PACK_CAPT_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00873"></a>00873 {
<a name="l00874"></a>00874     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00875"></a>00875         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00876"></a>00876             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00877"></a>00877                 <span class="keywordflow">return</span> 0x0000010000002058ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00878"></a>00878             <span class="keywordflow">break</span>;
<a name="l00879"></a>00879         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00880"></a>00880             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00881"></a>00881                 <span class="keywordflow">return</span> 0x0000000000002058ull;
<a name="l00882"></a>00882             <span class="keywordflow">break</span>;
<a name="l00883"></a>00883         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00884"></a>00884             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00885"></a>00885                 <span class="keywordflow">return</span> 0x0000000000002058ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00886"></a>00886             <span class="keywordflow">break</span>;
<a name="l00887"></a>00887     }
<a name="l00888"></a>00888     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_PACK_CAPT_3 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00889"></a>00889     <span class="keywordflow">return</span> 0x0000010000002058ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00890"></a>00890 }
<a name="l00891"></a>00891 <span class="preprocessor">#else</span>
<a name="l00892"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a315136a351b158353e2801120bd0a583">00892</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a315136a351b158353e2801120bd0a583">CVMX_SRIOMAINTX_ERB_PACK_CAPT_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00893"></a>00893 {
<a name="l00894"></a>00894     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00895"></a>00895         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00896"></a>00896             <span class="keywordflow">return</span> 0x0000010000002058ull + (offset) * 0x100000000ull;
<a name="l00897"></a>00897         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00898"></a>00898             <span class="keywordflow">return</span> 0x0000000000002058ull;
<a name="l00899"></a>00899         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00900"></a>00900             <span class="keywordflow">return</span> 0x0000000000002058ull + (offset) * 0x100000000ull;
<a name="l00901"></a>00901     }
<a name="l00902"></a>00902     <span class="keywordflow">return</span> 0x0000010000002058ull + (offset) * 0x100000000ull;
<a name="l00903"></a>00903 }
<a name="l00904"></a>00904 <span class="preprocessor">#endif</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#abf3290e68c78b6d9d6ab57edac623e13">CVMX_SRIOMAINTX_ERB_PACK_SYM_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00907"></a>00907 {
<a name="l00908"></a>00908     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00909"></a>00909         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00910"></a>00910             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00911"></a>00911                 <span class="keywordflow">return</span> 0x000001000000204Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00912"></a>00912             <span class="keywordflow">break</span>;
<a name="l00913"></a>00913         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00914"></a>00914             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00915"></a>00915                 <span class="keywordflow">return</span> 0x000000000000204Cull;
<a name="l00916"></a>00916             <span class="keywordflow">break</span>;
<a name="l00917"></a>00917         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00918"></a>00918             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00919"></a>00919                 <span class="keywordflow">return</span> 0x000000000000204Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00920"></a>00920             <span class="keywordflow">break</span>;
<a name="l00921"></a>00921     }
<a name="l00922"></a>00922     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_ERB_PACK_SYM_CAPT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00923"></a>00923     <span class="keywordflow">return</span> 0x000001000000204Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00924"></a>00924 }
<a name="l00925"></a>00925 <span class="preprocessor">#else</span>
<a name="l00926"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#abf3290e68c78b6d9d6ab57edac623e13">00926</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#abf3290e68c78b6d9d6ab57edac623e13">CVMX_SRIOMAINTX_ERB_PACK_SYM_CAPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00927"></a>00927 {
<a name="l00928"></a>00928     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00929"></a>00929         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00930"></a>00930             <span class="keywordflow">return</span> 0x000001000000204Cull + (offset) * 0x100000000ull;
<a name="l00931"></a>00931         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00932"></a>00932             <span class="keywordflow">return</span> 0x000000000000204Cull;
<a name="l00933"></a>00933         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00934"></a>00934             <span class="keywordflow">return</span> 0x000000000000204Cull + (offset) * 0x100000000ull;
<a name="l00935"></a>00935     }
<a name="l00936"></a>00936     <span class="keywordflow">return</span> 0x000001000000204Cull + (offset) * 0x100000000ull;
<a name="l00937"></a>00937 }
<a name="l00938"></a>00938 <span class="preprocessor">#endif</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a597bcc649d62314c91b717f028c07eb5">CVMX_SRIOMAINTX_HB_DEV_ID_LOCK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00941"></a>00941 {
<a name="l00942"></a>00942     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00943"></a>00943         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00944"></a>00944             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00945"></a>00945                 <span class="keywordflow">return</span> 0x0000010000000068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00946"></a>00946             <span class="keywordflow">break</span>;
<a name="l00947"></a>00947         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00948"></a>00948             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00949"></a>00949                 <span class="keywordflow">return</span> 0x0000000000000068ull;
<a name="l00950"></a>00950             <span class="keywordflow">break</span>;
<a name="l00951"></a>00951         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00952"></a>00952             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00953"></a>00953                 <span class="keywordflow">return</span> 0x0000000000000068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00954"></a>00954             <span class="keywordflow">break</span>;
<a name="l00955"></a>00955     }
<a name="l00956"></a>00956     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_HB_DEV_ID_LOCK (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00957"></a>00957     <span class="keywordflow">return</span> 0x0000010000000068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00958"></a>00958 }
<a name="l00959"></a>00959 <span class="preprocessor">#else</span>
<a name="l00960"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a597bcc649d62314c91b717f028c07eb5">00960</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a597bcc649d62314c91b717f028c07eb5">CVMX_SRIOMAINTX_HB_DEV_ID_LOCK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00961"></a>00961 {
<a name="l00962"></a>00962     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00963"></a>00963         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00964"></a>00964             <span class="keywordflow">return</span> 0x0000010000000068ull + (offset) * 0x100000000ull;
<a name="l00965"></a>00965         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00966"></a>00966             <span class="keywordflow">return</span> 0x0000000000000068ull;
<a name="l00967"></a>00967         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00968"></a>00968             <span class="keywordflow">return</span> 0x0000000000000068ull + (offset) * 0x100000000ull;
<a name="l00969"></a>00969     }
<a name="l00970"></a>00970     <span class="keywordflow">return</span> 0x0000010000000068ull + (offset) * 0x100000000ull;
<a name="l00971"></a>00971 }
<a name="l00972"></a>00972 <span class="preprocessor">#endif</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ad484b09838aef524c68e1ee0e6640804">CVMX_SRIOMAINTX_IR_BUFFER_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00975"></a>00975 {
<a name="l00976"></a>00976     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00977"></a>00977         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00978"></a>00978             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00979"></a>00979                 <span class="keywordflow">return</span> 0x0000010000102000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00980"></a>00980             <span class="keywordflow">break</span>;
<a name="l00981"></a>00981         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00982"></a>00982             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00983"></a>00983                 <span class="keywordflow">return</span> 0x0000000000102000ull;
<a name="l00984"></a>00984             <span class="keywordflow">break</span>;
<a name="l00985"></a>00985         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00986"></a>00986             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00987"></a>00987                 <span class="keywordflow">return</span> 0x0000000000102000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00988"></a>00988             <span class="keywordflow">break</span>;
<a name="l00989"></a>00989     }
<a name="l00990"></a>00990     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_BUFFER_CONFIG (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00991"></a>00991     <span class="keywordflow">return</span> 0x0000010000102000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l00992"></a>00992 }
<a name="l00993"></a>00993 <span class="preprocessor">#else</span>
<a name="l00994"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ad484b09838aef524c68e1ee0e6640804">00994</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ad484b09838aef524c68e1ee0e6640804">CVMX_SRIOMAINTX_IR_BUFFER_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00995"></a>00995 {
<a name="l00996"></a>00996     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00997"></a>00997         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00998"></a>00998             <span class="keywordflow">return</span> 0x0000010000102000ull + (offset) * 0x100000000ull;
<a name="l00999"></a>00999         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01000"></a>01000             <span class="keywordflow">return</span> 0x0000000000102000ull;
<a name="l01001"></a>01001         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01002"></a>01002             <span class="keywordflow">return</span> 0x0000000000102000ull + (offset) * 0x100000000ull;
<a name="l01003"></a>01003     }
<a name="l01004"></a>01004     <span class="keywordflow">return</span> 0x0000010000102000ull + (offset) * 0x100000000ull;
<a name="l01005"></a>01005 }
<a name="l01006"></a>01006 <span class="preprocessor">#endif</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a39826bae45fc523e859166cca3373a88">CVMX_SRIOMAINTX_IR_BUFFER_CONFIG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01009"></a>01009 {
<a name="l01010"></a>01010     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01011"></a>01011         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01012"></a>01012             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01013"></a>01013                 <span class="keywordflow">return</span> 0x0000010000102004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01014"></a>01014             <span class="keywordflow">break</span>;
<a name="l01015"></a>01015         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01016"></a>01016             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01017"></a>01017                 <span class="keywordflow">return</span> 0x0000000000102004ull;
<a name="l01018"></a>01018             <span class="keywordflow">break</span>;
<a name="l01019"></a>01019         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01020"></a>01020             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01021"></a>01021                 <span class="keywordflow">return</span> 0x0000000000102004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01022"></a>01022             <span class="keywordflow">break</span>;
<a name="l01023"></a>01023     }
<a name="l01024"></a>01024     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_BUFFER_CONFIG2 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01025"></a>01025     <span class="keywordflow">return</span> 0x0000010000102004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01026"></a>01026 }
<a name="l01027"></a>01027 <span class="preprocessor">#else</span>
<a name="l01028"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a39826bae45fc523e859166cca3373a88">01028</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a39826bae45fc523e859166cca3373a88">CVMX_SRIOMAINTX_IR_BUFFER_CONFIG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01029"></a>01029 {
<a name="l01030"></a>01030     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01031"></a>01031         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01032"></a>01032             <span class="keywordflow">return</span> 0x0000010000102004ull + (offset) * 0x100000000ull;
<a name="l01033"></a>01033         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01034"></a>01034             <span class="keywordflow">return</span> 0x0000000000102004ull;
<a name="l01035"></a>01035         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01036"></a>01036             <span class="keywordflow">return</span> 0x0000000000102004ull + (offset) * 0x100000000ull;
<a name="l01037"></a>01037     }
<a name="l01038"></a>01038     <span class="keywordflow">return</span> 0x0000010000102004ull + (offset) * 0x100000000ull;
<a name="l01039"></a>01039 }
<a name="l01040"></a>01040 <span class="preprocessor">#endif</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac5174131e665ef19e3f1185327b761df">CVMX_SRIOMAINTX_IR_PD_PHY_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01043"></a>01043 {
<a name="l01044"></a>01044     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01045"></a>01045         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01046"></a>01046             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01047"></a>01047                 <span class="keywordflow">return</span> 0x0000010000107028ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01048"></a>01048             <span class="keywordflow">break</span>;
<a name="l01049"></a>01049         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01050"></a>01050             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01051"></a>01051                 <span class="keywordflow">return</span> 0x0000000000107028ull;
<a name="l01052"></a>01052             <span class="keywordflow">break</span>;
<a name="l01053"></a>01053         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01054"></a>01054             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01055"></a>01055                 <span class="keywordflow">return</span> 0x0000000000107028ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01056"></a>01056             <span class="keywordflow">break</span>;
<a name="l01057"></a>01057     }
<a name="l01058"></a>01058     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_PD_PHY_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01059"></a>01059     <span class="keywordflow">return</span> 0x0000010000107028ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01060"></a>01060 }
<a name="l01061"></a>01061 <span class="preprocessor">#else</span>
<a name="l01062"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac5174131e665ef19e3f1185327b761df">01062</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac5174131e665ef19e3f1185327b761df">CVMX_SRIOMAINTX_IR_PD_PHY_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01063"></a>01063 {
<a name="l01064"></a>01064     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01065"></a>01065         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01066"></a>01066             <span class="keywordflow">return</span> 0x0000010000107028ull + (offset) * 0x100000000ull;
<a name="l01067"></a>01067         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01068"></a>01068             <span class="keywordflow">return</span> 0x0000000000107028ull;
<a name="l01069"></a>01069         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01070"></a>01070             <span class="keywordflow">return</span> 0x0000000000107028ull + (offset) * 0x100000000ull;
<a name="l01071"></a>01071     }
<a name="l01072"></a>01072     <span class="keywordflow">return</span> 0x0000010000107028ull + (offset) * 0x100000000ull;
<a name="l01073"></a>01073 }
<a name="l01074"></a>01074 <span class="preprocessor">#endif</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a0d1efd31b88d274f0fc78ae2723a6e3d">CVMX_SRIOMAINTX_IR_PD_PHY_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01077"></a>01077 {
<a name="l01078"></a>01078     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01079"></a>01079         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01080"></a>01080             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01081"></a>01081                 <span class="keywordflow">return</span> 0x000001000010702Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01082"></a>01082             <span class="keywordflow">break</span>;
<a name="l01083"></a>01083         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01084"></a>01084             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01085"></a>01085                 <span class="keywordflow">return</span> 0x000000000010702Cull;
<a name="l01086"></a>01086             <span class="keywordflow">break</span>;
<a name="l01087"></a>01087         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01088"></a>01088             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01089"></a>01089                 <span class="keywordflow">return</span> 0x000000000010702Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01090"></a>01090             <span class="keywordflow">break</span>;
<a name="l01091"></a>01091     }
<a name="l01092"></a>01092     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_PD_PHY_STAT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01093"></a>01093     <span class="keywordflow">return</span> 0x000001000010702Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01094"></a>01094 }
<a name="l01095"></a>01095 <span class="preprocessor">#else</span>
<a name="l01096"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a0d1efd31b88d274f0fc78ae2723a6e3d">01096</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a0d1efd31b88d274f0fc78ae2723a6e3d">CVMX_SRIOMAINTX_IR_PD_PHY_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01097"></a>01097 {
<a name="l01098"></a>01098     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01099"></a>01099         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01100"></a>01100             <span class="keywordflow">return</span> 0x000001000010702Cull + (offset) * 0x100000000ull;
<a name="l01101"></a>01101         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01102"></a>01102             <span class="keywordflow">return</span> 0x000000000010702Cull;
<a name="l01103"></a>01103         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01104"></a>01104             <span class="keywordflow">return</span> 0x000000000010702Cull + (offset) * 0x100000000ull;
<a name="l01105"></a>01105     }
<a name="l01106"></a>01106     <span class="keywordflow">return</span> 0x000001000010702Cull + (offset) * 0x100000000ull;
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#endif</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a8f8d0a2a403010d3f80dfc341e696632">CVMX_SRIOMAINTX_IR_PI_PHY_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01111"></a>01111 {
<a name="l01112"></a>01112     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01113"></a>01113         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01114"></a>01114             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01115"></a>01115                 <span class="keywordflow">return</span> 0x0000010000107020ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01116"></a>01116             <span class="keywordflow">break</span>;
<a name="l01117"></a>01117         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01118"></a>01118             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01119"></a>01119                 <span class="keywordflow">return</span> 0x0000000000107020ull;
<a name="l01120"></a>01120             <span class="keywordflow">break</span>;
<a name="l01121"></a>01121         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01122"></a>01122             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01123"></a>01123                 <span class="keywordflow">return</span> 0x0000000000107020ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01124"></a>01124             <span class="keywordflow">break</span>;
<a name="l01125"></a>01125     }
<a name="l01126"></a>01126     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_PI_PHY_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01127"></a>01127     <span class="keywordflow">return</span> 0x0000010000107020ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01128"></a>01128 }
<a name="l01129"></a>01129 <span class="preprocessor">#else</span>
<a name="l01130"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a8f8d0a2a403010d3f80dfc341e696632">01130</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a8f8d0a2a403010d3f80dfc341e696632">CVMX_SRIOMAINTX_IR_PI_PHY_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01131"></a>01131 {
<a name="l01132"></a>01132     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01133"></a>01133         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01134"></a>01134             <span class="keywordflow">return</span> 0x0000010000107020ull + (offset) * 0x100000000ull;
<a name="l01135"></a>01135         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01136"></a>01136             <span class="keywordflow">return</span> 0x0000000000107020ull;
<a name="l01137"></a>01137         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01138"></a>01138             <span class="keywordflow">return</span> 0x0000000000107020ull + (offset) * 0x100000000ull;
<a name="l01139"></a>01139     }
<a name="l01140"></a>01140     <span class="keywordflow">return</span> 0x0000010000107020ull + (offset) * 0x100000000ull;
<a name="l01141"></a>01141 }
<a name="l01142"></a>01142 <span class="preprocessor">#endif</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a80d252eebb01e3b6ea5ce6b0a8eae740">CVMX_SRIOMAINTX_IR_PI_PHY_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01145"></a>01145 {
<a name="l01146"></a>01146     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01147"></a>01147         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01148"></a>01148             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01149"></a>01149                 <span class="keywordflow">return</span> 0x0000010000107024ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01150"></a>01150             <span class="keywordflow">break</span>;
<a name="l01151"></a>01151         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01152"></a>01152             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01153"></a>01153                 <span class="keywordflow">return</span> 0x0000000000107024ull;
<a name="l01154"></a>01154             <span class="keywordflow">break</span>;
<a name="l01155"></a>01155         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01156"></a>01156             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01157"></a>01157                 <span class="keywordflow">return</span> 0x0000000000107024ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01158"></a>01158             <span class="keywordflow">break</span>;
<a name="l01159"></a>01159     }
<a name="l01160"></a>01160     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_PI_PHY_STAT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01161"></a>01161     <span class="keywordflow">return</span> 0x0000010000107024ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01162"></a>01162 }
<a name="l01163"></a>01163 <span class="preprocessor">#else</span>
<a name="l01164"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a80d252eebb01e3b6ea5ce6b0a8eae740">01164</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a80d252eebb01e3b6ea5ce6b0a8eae740">CVMX_SRIOMAINTX_IR_PI_PHY_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01165"></a>01165 {
<a name="l01166"></a>01166     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01167"></a>01167         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01168"></a>01168             <span class="keywordflow">return</span> 0x0000010000107024ull + (offset) * 0x100000000ull;
<a name="l01169"></a>01169         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01170"></a>01170             <span class="keywordflow">return</span> 0x0000000000107024ull;
<a name="l01171"></a>01171         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01172"></a>01172             <span class="keywordflow">return</span> 0x0000000000107024ull + (offset) * 0x100000000ull;
<a name="l01173"></a>01173     }
<a name="l01174"></a>01174     <span class="keywordflow">return</span> 0x0000010000107024ull + (offset) * 0x100000000ull;
<a name="l01175"></a>01175 }
<a name="l01176"></a>01176 <span class="preprocessor">#endif</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a25b503087995802ba6af3d11784bd9ae">CVMX_SRIOMAINTX_IR_SP_RX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01179"></a>01179 {
<a name="l01180"></a>01180     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01181"></a>01181         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01182"></a>01182             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01183"></a>01183                 <span class="keywordflow">return</span> 0x000001000010700Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01184"></a>01184             <span class="keywordflow">break</span>;
<a name="l01185"></a>01185         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01186"></a>01186             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01187"></a>01187                 <span class="keywordflow">return</span> 0x000000000010700Cull;
<a name="l01188"></a>01188             <span class="keywordflow">break</span>;
<a name="l01189"></a>01189         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01190"></a>01190             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01191"></a>01191                 <span class="keywordflow">return</span> 0x000000000010700Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01192"></a>01192             <span class="keywordflow">break</span>;
<a name="l01193"></a>01193     }
<a name="l01194"></a>01194     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_SP_RX_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01195"></a>01195     <span class="keywordflow">return</span> 0x000001000010700Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01196"></a>01196 }
<a name="l01197"></a>01197 <span class="preprocessor">#else</span>
<a name="l01198"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a25b503087995802ba6af3d11784bd9ae">01198</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a25b503087995802ba6af3d11784bd9ae">CVMX_SRIOMAINTX_IR_SP_RX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01199"></a>01199 {
<a name="l01200"></a>01200     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01201"></a>01201         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01202"></a>01202             <span class="keywordflow">return</span> 0x000001000010700Cull + (offset) * 0x100000000ull;
<a name="l01203"></a>01203         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01204"></a>01204             <span class="keywordflow">return</span> 0x000000000010700Cull;
<a name="l01205"></a>01205         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01206"></a>01206             <span class="keywordflow">return</span> 0x000000000010700Cull + (offset) * 0x100000000ull;
<a name="l01207"></a>01207     }
<a name="l01208"></a>01208     <span class="keywordflow">return</span> 0x000001000010700Cull + (offset) * 0x100000000ull;
<a name="l01209"></a>01209 }
<a name="l01210"></a>01210 <span class="preprocessor">#endif</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a30e75a0698b5df33441d8441a332e872">CVMX_SRIOMAINTX_IR_SP_RX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01213"></a>01213 {
<a name="l01214"></a>01214     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01215"></a>01215         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01216"></a>01216             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01217"></a>01217                 <span class="keywordflow">return</span> 0x0000010000107014ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01218"></a>01218             <span class="keywordflow">break</span>;
<a name="l01219"></a>01219         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01220"></a>01220             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01221"></a>01221                 <span class="keywordflow">return</span> 0x0000000000107014ull;
<a name="l01222"></a>01222             <span class="keywordflow">break</span>;
<a name="l01223"></a>01223         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01224"></a>01224             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01225"></a>01225                 <span class="keywordflow">return</span> 0x0000000000107014ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01226"></a>01226             <span class="keywordflow">break</span>;
<a name="l01227"></a>01227     }
<a name="l01228"></a>01228     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_SP_RX_DATA (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01229"></a>01229     <span class="keywordflow">return</span> 0x0000010000107014ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01230"></a>01230 }
<a name="l01231"></a>01231 <span class="preprocessor">#else</span>
<a name="l01232"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a30e75a0698b5df33441d8441a332e872">01232</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a30e75a0698b5df33441d8441a332e872">CVMX_SRIOMAINTX_IR_SP_RX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01233"></a>01233 {
<a name="l01234"></a>01234     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01235"></a>01235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01236"></a>01236             <span class="keywordflow">return</span> 0x0000010000107014ull + (offset) * 0x100000000ull;
<a name="l01237"></a>01237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01238"></a>01238             <span class="keywordflow">return</span> 0x0000000000107014ull;
<a name="l01239"></a>01239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01240"></a>01240             <span class="keywordflow">return</span> 0x0000000000107014ull + (offset) * 0x100000000ull;
<a name="l01241"></a>01241     }
<a name="l01242"></a>01242     <span class="keywordflow">return</span> 0x0000010000107014ull + (offset) * 0x100000000ull;
<a name="l01243"></a>01243 }
<a name="l01244"></a>01244 <span class="preprocessor">#endif</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ae214fa5d9fe022ac47e38a6718242301">CVMX_SRIOMAINTX_IR_SP_RX_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01247"></a>01247 {
<a name="l01248"></a>01248     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01249"></a>01249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01250"></a>01250             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01251"></a>01251                 <span class="keywordflow">return</span> 0x0000010000107010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01252"></a>01252             <span class="keywordflow">break</span>;
<a name="l01253"></a>01253         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01254"></a>01254             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01255"></a>01255                 <span class="keywordflow">return</span> 0x0000000000107010ull;
<a name="l01256"></a>01256             <span class="keywordflow">break</span>;
<a name="l01257"></a>01257         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01258"></a>01258             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01259"></a>01259                 <span class="keywordflow">return</span> 0x0000000000107010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01260"></a>01260             <span class="keywordflow">break</span>;
<a name="l01261"></a>01261     }
<a name="l01262"></a>01262     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_SP_RX_STAT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01263"></a>01263     <span class="keywordflow">return</span> 0x0000010000107010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01264"></a>01264 }
<a name="l01265"></a>01265 <span class="preprocessor">#else</span>
<a name="l01266"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ae214fa5d9fe022ac47e38a6718242301">01266</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ae214fa5d9fe022ac47e38a6718242301">CVMX_SRIOMAINTX_IR_SP_RX_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01267"></a>01267 {
<a name="l01268"></a>01268     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01269"></a>01269         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01270"></a>01270             <span class="keywordflow">return</span> 0x0000010000107010ull + (offset) * 0x100000000ull;
<a name="l01271"></a>01271         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01272"></a>01272             <span class="keywordflow">return</span> 0x0000000000107010ull;
<a name="l01273"></a>01273         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01274"></a>01274             <span class="keywordflow">return</span> 0x0000000000107010ull + (offset) * 0x100000000ull;
<a name="l01275"></a>01275     }
<a name="l01276"></a>01276     <span class="keywordflow">return</span> 0x0000010000107010ull + (offset) * 0x100000000ull;
<a name="l01277"></a>01277 }
<a name="l01278"></a>01278 <span class="preprocessor">#endif</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a5cfd67effdc28f26c4c74f62df54b4d3">CVMX_SRIOMAINTX_IR_SP_TX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01281"></a>01281 {
<a name="l01282"></a>01282     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01283"></a>01283         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01284"></a>01284             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01285"></a>01285                 <span class="keywordflow">return</span> 0x0000010000107000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01286"></a>01286             <span class="keywordflow">break</span>;
<a name="l01287"></a>01287         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01288"></a>01288             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01289"></a>01289                 <span class="keywordflow">return</span> 0x0000000000107000ull;
<a name="l01290"></a>01290             <span class="keywordflow">break</span>;
<a name="l01291"></a>01291         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01292"></a>01292             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01293"></a>01293                 <span class="keywordflow">return</span> 0x0000000000107000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01294"></a>01294             <span class="keywordflow">break</span>;
<a name="l01295"></a>01295     }
<a name="l01296"></a>01296     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_SP_TX_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01297"></a>01297     <span class="keywordflow">return</span> 0x0000010000107000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01298"></a>01298 }
<a name="l01299"></a>01299 <span class="preprocessor">#else</span>
<a name="l01300"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a5cfd67effdc28f26c4c74f62df54b4d3">01300</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a5cfd67effdc28f26c4c74f62df54b4d3">CVMX_SRIOMAINTX_IR_SP_TX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01301"></a>01301 {
<a name="l01302"></a>01302     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01303"></a>01303         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01304"></a>01304             <span class="keywordflow">return</span> 0x0000010000107000ull + (offset) * 0x100000000ull;
<a name="l01305"></a>01305         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01306"></a>01306             <span class="keywordflow">return</span> 0x0000000000107000ull;
<a name="l01307"></a>01307         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01308"></a>01308             <span class="keywordflow">return</span> 0x0000000000107000ull + (offset) * 0x100000000ull;
<a name="l01309"></a>01309     }
<a name="l01310"></a>01310     <span class="keywordflow">return</span> 0x0000010000107000ull + (offset) * 0x100000000ull;
<a name="l01311"></a>01311 }
<a name="l01312"></a>01312 <span class="preprocessor">#endif</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a1b6a198600f59dac690a20e1ad717656">CVMX_SRIOMAINTX_IR_SP_TX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01315"></a>01315 {
<a name="l01316"></a>01316     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01317"></a>01317         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01318"></a>01318             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01319"></a>01319                 <span class="keywordflow">return</span> 0x0000010000107008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01320"></a>01320             <span class="keywordflow">break</span>;
<a name="l01321"></a>01321         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01322"></a>01322             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01323"></a>01323                 <span class="keywordflow">return</span> 0x0000000000107008ull;
<a name="l01324"></a>01324             <span class="keywordflow">break</span>;
<a name="l01325"></a>01325         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01326"></a>01326             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01327"></a>01327                 <span class="keywordflow">return</span> 0x0000000000107008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01328"></a>01328             <span class="keywordflow">break</span>;
<a name="l01329"></a>01329     }
<a name="l01330"></a>01330     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_SP_TX_DATA (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01331"></a>01331     <span class="keywordflow">return</span> 0x0000010000107008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01332"></a>01332 }
<a name="l01333"></a>01333 <span class="preprocessor">#else</span>
<a name="l01334"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a1b6a198600f59dac690a20e1ad717656">01334</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a1b6a198600f59dac690a20e1ad717656">CVMX_SRIOMAINTX_IR_SP_TX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01335"></a>01335 {
<a name="l01336"></a>01336     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01337"></a>01337         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01338"></a>01338             <span class="keywordflow">return</span> 0x0000010000107008ull + (offset) * 0x100000000ull;
<a name="l01339"></a>01339         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01340"></a>01340             <span class="keywordflow">return</span> 0x0000000000107008ull;
<a name="l01341"></a>01341         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01342"></a>01342             <span class="keywordflow">return</span> 0x0000000000107008ull + (offset) * 0x100000000ull;
<a name="l01343"></a>01343     }
<a name="l01344"></a>01344     <span class="keywordflow">return</span> 0x0000010000107008ull + (offset) * 0x100000000ull;
<a name="l01345"></a>01345 }
<a name="l01346"></a>01346 <span class="preprocessor">#endif</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a897873983f2875839d5f18781d5f88a3">CVMX_SRIOMAINTX_IR_SP_TX_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01349"></a>01349 {
<a name="l01350"></a>01350     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01351"></a>01351         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01352"></a>01352             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01353"></a>01353                 <span class="keywordflow">return</span> 0x0000010000107004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01354"></a>01354             <span class="keywordflow">break</span>;
<a name="l01355"></a>01355         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01356"></a>01356             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01357"></a>01357                 <span class="keywordflow">return</span> 0x0000000000107004ull;
<a name="l01358"></a>01358             <span class="keywordflow">break</span>;
<a name="l01359"></a>01359         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01360"></a>01360             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01361"></a>01361                 <span class="keywordflow">return</span> 0x0000000000107004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01362"></a>01362             <span class="keywordflow">break</span>;
<a name="l01363"></a>01363     }
<a name="l01364"></a>01364     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_IR_SP_TX_STAT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01365"></a>01365     <span class="keywordflow">return</span> 0x0000010000107004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01366"></a>01366 }
<a name="l01367"></a>01367 <span class="preprocessor">#else</span>
<a name="l01368"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a897873983f2875839d5f18781d5f88a3">01368</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a897873983f2875839d5f18781d5f88a3">CVMX_SRIOMAINTX_IR_SP_TX_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01369"></a>01369 {
<a name="l01370"></a>01370     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01371"></a>01371         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01372"></a>01372             <span class="keywordflow">return</span> 0x0000010000107004ull + (offset) * 0x100000000ull;
<a name="l01373"></a>01373         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01374"></a>01374             <span class="keywordflow">return</span> 0x0000000000107004ull;
<a name="l01375"></a>01375         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01376"></a>01376             <span class="keywordflow">return</span> 0x0000000000107004ull + (offset) * 0x100000000ull;
<a name="l01377"></a>01377     }
<a name="l01378"></a>01378     <span class="keywordflow">return</span> 0x0000010000107004ull + (offset) * 0x100000000ull;
<a name="l01379"></a>01379 }
<a name="l01380"></a>01380 <span class="preprocessor">#endif</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a66b6a82aed43d9c70cd1060c9dfe3e24">CVMX_SRIOMAINTX_LANE_X_STATUS_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01383"></a>01383 {
<a name="l01384"></a>01384     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01385"></a>01385         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01386"></a>01386             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l01387"></a>01387                 <span class="keywordflow">return</span> 0x0000010000001010ull + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x8000000ull) * 32;
<a name="l01388"></a>01388             <span class="keywordflow">break</span>;
<a name="l01389"></a>01389         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01390"></a>01390             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))
<a name="l01391"></a>01391                 <span class="keywordflow">return</span> 0x0000000000001010ull + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x0ull) * 32;
<a name="l01392"></a>01392             <span class="keywordflow">break</span>;
<a name="l01393"></a>01393         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01394"></a>01394             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l01395"></a>01395                 <span class="keywordflow">return</span> 0x0000000000001010ull + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x8000000ull) * 32;
<a name="l01396"></a>01396             <span class="keywordflow">break</span>;
<a name="l01397"></a>01397     }
<a name="l01398"></a>01398     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_LANE_X_STATUS_0 (%lu, %lu) not supported on this chip\n&quot;</span>, offset, block_id);
<a name="l01399"></a>01399     <span class="keywordflow">return</span> 0x0000010000001010ull + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x8000000ull) * 32;
<a name="l01400"></a>01400 }
<a name="l01401"></a>01401 <span class="preprocessor">#else</span>
<a name="l01402"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a66b6a82aed43d9c70cd1060c9dfe3e24">01402</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a66b6a82aed43d9c70cd1060c9dfe3e24">CVMX_SRIOMAINTX_LANE_X_STATUS_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01403"></a>01403 {
<a name="l01404"></a>01404     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01405"></a>01405         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01406"></a>01406             <span class="keywordflow">return</span> 0x0000010000001010ull + ((offset) + (block_id) * 0x8000000ull) * 32;
<a name="l01407"></a>01407         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01408"></a>01408             <span class="keywordflow">return</span> 0x0000000000001010ull + ((offset) + (block_id) * 0x0ull) * 32;
<a name="l01409"></a>01409         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01410"></a>01410             <span class="keywordflow">return</span> 0x0000000000001010ull + ((offset) + (block_id) * 0x8000000ull) * 32;
<a name="l01411"></a>01411     }
<a name="l01412"></a>01412     <span class="keywordflow">return</span> 0x0000010000001010ull + ((offset) + (block_id) * 0x8000000ull) * 32;
<a name="l01413"></a>01413 }
<a name="l01414"></a>01414 <span class="preprocessor">#endif</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a6ae7ce16710881b5eef161b333e00f66">CVMX_SRIOMAINTX_LCS_BA0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01417"></a>01417 {
<a name="l01418"></a>01418     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01419"></a>01419         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01420"></a>01420             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01421"></a>01421                 <span class="keywordflow">return</span> 0x0000010000000058ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01422"></a>01422             <span class="keywordflow">break</span>;
<a name="l01423"></a>01423         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01424"></a>01424             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01425"></a>01425                 <span class="keywordflow">return</span> 0x0000000000000058ull;
<a name="l01426"></a>01426             <span class="keywordflow">break</span>;
<a name="l01427"></a>01427         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01428"></a>01428             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01429"></a>01429                 <span class="keywordflow">return</span> 0x0000000000000058ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01430"></a>01430             <span class="keywordflow">break</span>;
<a name="l01431"></a>01431     }
<a name="l01432"></a>01432     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_LCS_BA0 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01433"></a>01433     <span class="keywordflow">return</span> 0x0000010000000058ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01434"></a>01434 }
<a name="l01435"></a>01435 <span class="preprocessor">#else</span>
<a name="l01436"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a6ae7ce16710881b5eef161b333e00f66">01436</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a6ae7ce16710881b5eef161b333e00f66">CVMX_SRIOMAINTX_LCS_BA0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01437"></a>01437 {
<a name="l01438"></a>01438     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01439"></a>01439         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01440"></a>01440             <span class="keywordflow">return</span> 0x0000010000000058ull + (offset) * 0x100000000ull;
<a name="l01441"></a>01441         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01442"></a>01442             <span class="keywordflow">return</span> 0x0000000000000058ull;
<a name="l01443"></a>01443         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01444"></a>01444             <span class="keywordflow">return</span> 0x0000000000000058ull + (offset) * 0x100000000ull;
<a name="l01445"></a>01445     }
<a name="l01446"></a>01446     <span class="keywordflow">return</span> 0x0000010000000058ull + (offset) * 0x100000000ull;
<a name="l01447"></a>01447 }
<a name="l01448"></a>01448 <span class="preprocessor">#endif</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a72064d1e96c56951191994127285b0d0">CVMX_SRIOMAINTX_LCS_BA1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01451"></a>01451 {
<a name="l01452"></a>01452     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01453"></a>01453         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01454"></a>01454             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01455"></a>01455                 <span class="keywordflow">return</span> 0x000001000000005Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01456"></a>01456             <span class="keywordflow">break</span>;
<a name="l01457"></a>01457         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01458"></a>01458             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01459"></a>01459                 <span class="keywordflow">return</span> 0x000000000000005Cull;
<a name="l01460"></a>01460             <span class="keywordflow">break</span>;
<a name="l01461"></a>01461         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01462"></a>01462             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01463"></a>01463                 <span class="keywordflow">return</span> 0x000000000000005Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01464"></a>01464             <span class="keywordflow">break</span>;
<a name="l01465"></a>01465     }
<a name="l01466"></a>01466     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_LCS_BA1 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01467"></a>01467     <span class="keywordflow">return</span> 0x000001000000005Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01468"></a>01468 }
<a name="l01469"></a>01469 <span class="preprocessor">#else</span>
<a name="l01470"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a72064d1e96c56951191994127285b0d0">01470</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a72064d1e96c56951191994127285b0d0">CVMX_SRIOMAINTX_LCS_BA1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01471"></a>01471 {
<a name="l01472"></a>01472     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01473"></a>01473         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01474"></a>01474             <span class="keywordflow">return</span> 0x000001000000005Cull + (offset) * 0x100000000ull;
<a name="l01475"></a>01475         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01476"></a>01476             <span class="keywordflow">return</span> 0x000000000000005Cull;
<a name="l01477"></a>01477         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01478"></a>01478             <span class="keywordflow">return</span> 0x000000000000005Cull + (offset) * 0x100000000ull;
<a name="l01479"></a>01479     }
<a name="l01480"></a>01480     <span class="keywordflow">return</span> 0x000001000000005Cull + (offset) * 0x100000000ull;
<a name="l01481"></a>01481 }
<a name="l01482"></a>01482 <span class="preprocessor">#endif</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aa3bbbc2d6892b681a7ca6ad9b0696c20">CVMX_SRIOMAINTX_M2S_BAR0_START0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01485"></a>01485 {
<a name="l01486"></a>01486     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01487"></a>01487         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01488"></a>01488             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01489"></a>01489                 <span class="keywordflow">return</span> 0x0000010000200000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01490"></a>01490             <span class="keywordflow">break</span>;
<a name="l01491"></a>01491         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01492"></a>01492             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01493"></a>01493                 <span class="keywordflow">return</span> 0x0000000000200000ull;
<a name="l01494"></a>01494             <span class="keywordflow">break</span>;
<a name="l01495"></a>01495         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01496"></a>01496             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01497"></a>01497                 <span class="keywordflow">return</span> 0x0000000000200000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01498"></a>01498             <span class="keywordflow">break</span>;
<a name="l01499"></a>01499     }
<a name="l01500"></a>01500     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_M2S_BAR0_START0 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01501"></a>01501     <span class="keywordflow">return</span> 0x0000010000200000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01502"></a>01502 }
<a name="l01503"></a>01503 <span class="preprocessor">#else</span>
<a name="l01504"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aa3bbbc2d6892b681a7ca6ad9b0696c20">01504</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aa3bbbc2d6892b681a7ca6ad9b0696c20">CVMX_SRIOMAINTX_M2S_BAR0_START0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01505"></a>01505 {
<a name="l01506"></a>01506     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01507"></a>01507         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01508"></a>01508             <span class="keywordflow">return</span> 0x0000010000200000ull + (offset) * 0x100000000ull;
<a name="l01509"></a>01509         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01510"></a>01510             <span class="keywordflow">return</span> 0x0000000000200000ull;
<a name="l01511"></a>01511         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01512"></a>01512             <span class="keywordflow">return</span> 0x0000000000200000ull + (offset) * 0x100000000ull;
<a name="l01513"></a>01513     }
<a name="l01514"></a>01514     <span class="keywordflow">return</span> 0x0000010000200000ull + (offset) * 0x100000000ull;
<a name="l01515"></a>01515 }
<a name="l01516"></a>01516 <span class="preprocessor">#endif</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a13fef7b0f7bbe1e2b2678ac3c57b5257">CVMX_SRIOMAINTX_M2S_BAR0_START1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01519"></a>01519 {
<a name="l01520"></a>01520     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01521"></a>01521         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01522"></a>01522             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01523"></a>01523                 <span class="keywordflow">return</span> 0x0000010000200004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01524"></a>01524             <span class="keywordflow">break</span>;
<a name="l01525"></a>01525         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01526"></a>01526             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01527"></a>01527                 <span class="keywordflow">return</span> 0x0000000000200004ull;
<a name="l01528"></a>01528             <span class="keywordflow">break</span>;
<a name="l01529"></a>01529         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01530"></a>01530             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01531"></a>01531                 <span class="keywordflow">return</span> 0x0000000000200004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01532"></a>01532             <span class="keywordflow">break</span>;
<a name="l01533"></a>01533     }
<a name="l01534"></a>01534     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_M2S_BAR0_START1 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01535"></a>01535     <span class="keywordflow">return</span> 0x0000010000200004ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01536"></a>01536 }
<a name="l01537"></a>01537 <span class="preprocessor">#else</span>
<a name="l01538"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a13fef7b0f7bbe1e2b2678ac3c57b5257">01538</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a13fef7b0f7bbe1e2b2678ac3c57b5257">CVMX_SRIOMAINTX_M2S_BAR0_START1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01539"></a>01539 {
<a name="l01540"></a>01540     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01541"></a>01541         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01542"></a>01542             <span class="keywordflow">return</span> 0x0000010000200004ull + (offset) * 0x100000000ull;
<a name="l01543"></a>01543         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01544"></a>01544             <span class="keywordflow">return</span> 0x0000000000200004ull;
<a name="l01545"></a>01545         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01546"></a>01546             <span class="keywordflow">return</span> 0x0000000000200004ull + (offset) * 0x100000000ull;
<a name="l01547"></a>01547     }
<a name="l01548"></a>01548     <span class="keywordflow">return</span> 0x0000010000200004ull + (offset) * 0x100000000ull;
<a name="l01549"></a>01549 }
<a name="l01550"></a>01550 <span class="preprocessor">#endif</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a1147ab38f7b26b5842d1a4011dd0c03a">CVMX_SRIOMAINTX_M2S_BAR1_START0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01553"></a>01553 {
<a name="l01554"></a>01554     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01555"></a>01555         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01556"></a>01556             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01557"></a>01557                 <span class="keywordflow">return</span> 0x0000010000200008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01558"></a>01558             <span class="keywordflow">break</span>;
<a name="l01559"></a>01559         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01560"></a>01560             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01561"></a>01561                 <span class="keywordflow">return</span> 0x0000000000200008ull;
<a name="l01562"></a>01562             <span class="keywordflow">break</span>;
<a name="l01563"></a>01563         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01564"></a>01564             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01565"></a>01565                 <span class="keywordflow">return</span> 0x0000000000200008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01566"></a>01566             <span class="keywordflow">break</span>;
<a name="l01567"></a>01567     }
<a name="l01568"></a>01568     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_M2S_BAR1_START0 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01569"></a>01569     <span class="keywordflow">return</span> 0x0000010000200008ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01570"></a>01570 }
<a name="l01571"></a>01571 <span class="preprocessor">#else</span>
<a name="l01572"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a1147ab38f7b26b5842d1a4011dd0c03a">01572</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a1147ab38f7b26b5842d1a4011dd0c03a">CVMX_SRIOMAINTX_M2S_BAR1_START0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01573"></a>01573 {
<a name="l01574"></a>01574     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01575"></a>01575         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01576"></a>01576             <span class="keywordflow">return</span> 0x0000010000200008ull + (offset) * 0x100000000ull;
<a name="l01577"></a>01577         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01578"></a>01578             <span class="keywordflow">return</span> 0x0000000000200008ull;
<a name="l01579"></a>01579         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01580"></a>01580             <span class="keywordflow">return</span> 0x0000000000200008ull + (offset) * 0x100000000ull;
<a name="l01581"></a>01581     }
<a name="l01582"></a>01582     <span class="keywordflow">return</span> 0x0000010000200008ull + (offset) * 0x100000000ull;
<a name="l01583"></a>01583 }
<a name="l01584"></a>01584 <span class="preprocessor">#endif</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a05bdc303bd22d4850bd9944316ff5c7c">CVMX_SRIOMAINTX_M2S_BAR1_START1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01587"></a>01587 {
<a name="l01588"></a>01588     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01589"></a>01589         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01590"></a>01590             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01591"></a>01591                 <span class="keywordflow">return</span> 0x000001000020000Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01592"></a>01592             <span class="keywordflow">break</span>;
<a name="l01593"></a>01593         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01594"></a>01594             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01595"></a>01595                 <span class="keywordflow">return</span> 0x000000000020000Cull;
<a name="l01596"></a>01596             <span class="keywordflow">break</span>;
<a name="l01597"></a>01597         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01598"></a>01598             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01599"></a>01599                 <span class="keywordflow">return</span> 0x000000000020000Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01600"></a>01600             <span class="keywordflow">break</span>;
<a name="l01601"></a>01601     }
<a name="l01602"></a>01602     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_M2S_BAR1_START1 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01603"></a>01603     <span class="keywordflow">return</span> 0x000001000020000Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01604"></a>01604 }
<a name="l01605"></a>01605 <span class="preprocessor">#else</span>
<a name="l01606"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a05bdc303bd22d4850bd9944316ff5c7c">01606</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a05bdc303bd22d4850bd9944316ff5c7c">CVMX_SRIOMAINTX_M2S_BAR1_START1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01607"></a>01607 {
<a name="l01608"></a>01608     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01609"></a>01609         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01610"></a>01610             <span class="keywordflow">return</span> 0x000001000020000Cull + (offset) * 0x100000000ull;
<a name="l01611"></a>01611         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01612"></a>01612             <span class="keywordflow">return</span> 0x000000000020000Cull;
<a name="l01613"></a>01613         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01614"></a>01614             <span class="keywordflow">return</span> 0x000000000020000Cull + (offset) * 0x100000000ull;
<a name="l01615"></a>01615     }
<a name="l01616"></a>01616     <span class="keywordflow">return</span> 0x000001000020000Cull + (offset) * 0x100000000ull;
<a name="l01617"></a>01617 }
<a name="l01618"></a>01618 <span class="preprocessor">#endif</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01620"></a>01620 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aef3502f98d3d83720062b36efa139234">CVMX_SRIOMAINTX_M2S_BAR2_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01621"></a>01621 {
<a name="l01622"></a>01622     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01623"></a>01623         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01624"></a>01624             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01625"></a>01625                 <span class="keywordflow">return</span> 0x0000010000200050ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01626"></a>01626             <span class="keywordflow">break</span>;
<a name="l01627"></a>01627         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01628"></a>01628             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01629"></a>01629                 <span class="keywordflow">return</span> 0x0000000000200050ull;
<a name="l01630"></a>01630             <span class="keywordflow">break</span>;
<a name="l01631"></a>01631         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01632"></a>01632             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01633"></a>01633                 <span class="keywordflow">return</span> 0x0000000000200050ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01634"></a>01634             <span class="keywordflow">break</span>;
<a name="l01635"></a>01635     }
<a name="l01636"></a>01636     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_M2S_BAR2_START (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01637"></a>01637     <span class="keywordflow">return</span> 0x0000010000200050ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01638"></a>01638 }
<a name="l01639"></a>01639 <span class="preprocessor">#else</span>
<a name="l01640"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aef3502f98d3d83720062b36efa139234">01640</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aef3502f98d3d83720062b36efa139234">CVMX_SRIOMAINTX_M2S_BAR2_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01641"></a>01641 {
<a name="l01642"></a>01642     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01643"></a>01643         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01644"></a>01644             <span class="keywordflow">return</span> 0x0000010000200050ull + (offset) * 0x100000000ull;
<a name="l01645"></a>01645         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01646"></a>01646             <span class="keywordflow">return</span> 0x0000000000200050ull;
<a name="l01647"></a>01647         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01648"></a>01648             <span class="keywordflow">return</span> 0x0000000000200050ull + (offset) * 0x100000000ull;
<a name="l01649"></a>01649     }
<a name="l01650"></a>01650     <span class="keywordflow">return</span> 0x0000010000200050ull + (offset) * 0x100000000ull;
<a name="l01651"></a>01651 }
<a name="l01652"></a>01652 <span class="preprocessor">#endif</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac2271263d448f6913fa6ff042f86f154">CVMX_SRIOMAINTX_MAC_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01655"></a>01655 {
<a name="l01656"></a>01656     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01657"></a>01657         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01658"></a>01658             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01659"></a>01659                 <span class="keywordflow">return</span> 0x0000010000200068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01660"></a>01660             <span class="keywordflow">break</span>;
<a name="l01661"></a>01661         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01662"></a>01662             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01663"></a>01663                 <span class="keywordflow">return</span> 0x0000000000200068ull;
<a name="l01664"></a>01664             <span class="keywordflow">break</span>;
<a name="l01665"></a>01665         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01666"></a>01666             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01667"></a>01667                 <span class="keywordflow">return</span> 0x0000000000200068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01668"></a>01668             <span class="keywordflow">break</span>;
<a name="l01669"></a>01669     }
<a name="l01670"></a>01670     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_MAC_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01671"></a>01671     <span class="keywordflow">return</span> 0x0000010000200068ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01672"></a>01672 }
<a name="l01673"></a>01673 <span class="preprocessor">#else</span>
<a name="l01674"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac2271263d448f6913fa6ff042f86f154">01674</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac2271263d448f6913fa6ff042f86f154">CVMX_SRIOMAINTX_MAC_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01675"></a>01675 {
<a name="l01676"></a>01676     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01677"></a>01677         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01678"></a>01678             <span class="keywordflow">return</span> 0x0000010000200068ull + (offset) * 0x100000000ull;
<a name="l01679"></a>01679         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01680"></a>01680             <span class="keywordflow">return</span> 0x0000000000200068ull;
<a name="l01681"></a>01681         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01682"></a>01682             <span class="keywordflow">return</span> 0x0000000000200068ull + (offset) * 0x100000000ull;
<a name="l01683"></a>01683     }
<a name="l01684"></a>01684     <span class="keywordflow">return</span> 0x0000010000200068ull + (offset) * 0x100000000ull;
<a name="l01685"></a>01685 }
<a name="l01686"></a>01686 <span class="preprocessor">#endif</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a1f0d03850869a6328d545798a4853d6e">CVMX_SRIOMAINTX_PE_FEAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01689"></a>01689 {
<a name="l01690"></a>01690     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01691"></a>01691         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01692"></a>01692             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01693"></a>01693                 <span class="keywordflow">return</span> 0x0000010000000010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01694"></a>01694             <span class="keywordflow">break</span>;
<a name="l01695"></a>01695         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01696"></a>01696             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01697"></a>01697                 <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l01698"></a>01698             <span class="keywordflow">break</span>;
<a name="l01699"></a>01699         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01700"></a>01700             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01701"></a>01701                 <span class="keywordflow">return</span> 0x0000000000000010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01702"></a>01702             <span class="keywordflow">break</span>;
<a name="l01703"></a>01703     }
<a name="l01704"></a>01704     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PE_FEAT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01705"></a>01705     <span class="keywordflow">return</span> 0x0000010000000010ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01706"></a>01706 }
<a name="l01707"></a>01707 <span class="preprocessor">#else</span>
<a name="l01708"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a1f0d03850869a6328d545798a4853d6e">01708</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a1f0d03850869a6328d545798a4853d6e">CVMX_SRIOMAINTX_PE_FEAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01709"></a>01709 {
<a name="l01710"></a>01710     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01711"></a>01711         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01712"></a>01712             <span class="keywordflow">return</span> 0x0000010000000010ull + (offset) * 0x100000000ull;
<a name="l01713"></a>01713         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01714"></a>01714             <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l01715"></a>01715         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01716"></a>01716             <span class="keywordflow">return</span> 0x0000000000000010ull + (offset) * 0x100000000ull;
<a name="l01717"></a>01717     }
<a name="l01718"></a>01718     <span class="keywordflow">return</span> 0x0000010000000010ull + (offset) * 0x100000000ull;
<a name="l01719"></a>01719 }
<a name="l01720"></a>01720 <span class="preprocessor">#endif</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac9f1fb9f665a18d46c68f0171730276b">CVMX_SRIOMAINTX_PE_LLC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01723"></a>01723 {
<a name="l01724"></a>01724     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01725"></a>01725         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01726"></a>01726             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01727"></a>01727                 <span class="keywordflow">return</span> 0x000001000000004Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01728"></a>01728             <span class="keywordflow">break</span>;
<a name="l01729"></a>01729         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01730"></a>01730             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01731"></a>01731                 <span class="keywordflow">return</span> 0x000000000000004Cull;
<a name="l01732"></a>01732             <span class="keywordflow">break</span>;
<a name="l01733"></a>01733         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01734"></a>01734             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01735"></a>01735                 <span class="keywordflow">return</span> 0x000000000000004Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01736"></a>01736             <span class="keywordflow">break</span>;
<a name="l01737"></a>01737     }
<a name="l01738"></a>01738     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PE_LLC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01739"></a>01739     <span class="keywordflow">return</span> 0x000001000000004Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01740"></a>01740 }
<a name="l01741"></a>01741 <span class="preprocessor">#else</span>
<a name="l01742"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac9f1fb9f665a18d46c68f0171730276b">01742</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ac9f1fb9f665a18d46c68f0171730276b">CVMX_SRIOMAINTX_PE_LLC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01743"></a>01743 {
<a name="l01744"></a>01744     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01745"></a>01745         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01746"></a>01746             <span class="keywordflow">return</span> 0x000001000000004Cull + (offset) * 0x100000000ull;
<a name="l01747"></a>01747         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01748"></a>01748             <span class="keywordflow">return</span> 0x000000000000004Cull;
<a name="l01749"></a>01749         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01750"></a>01750             <span class="keywordflow">return</span> 0x000000000000004Cull + (offset) * 0x100000000ull;
<a name="l01751"></a>01751     }
<a name="l01752"></a>01752     <span class="keywordflow">return</span> 0x000001000000004Cull + (offset) * 0x100000000ull;
<a name="l01753"></a>01753 }
<a name="l01754"></a>01754 <span class="preprocessor">#endif</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ab39f8a94010b1e18593007cd14409708">CVMX_SRIOMAINTX_PORT_0_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01757"></a>01757 {
<a name="l01758"></a>01758     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01759"></a>01759         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01760"></a>01760             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01761"></a>01761                 <span class="keywordflow">return</span> 0x000001000000015Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01762"></a>01762             <span class="keywordflow">break</span>;
<a name="l01763"></a>01763         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01764"></a>01764             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01765"></a>01765                 <span class="keywordflow">return</span> 0x000000000000015Cull;
<a name="l01766"></a>01766             <span class="keywordflow">break</span>;
<a name="l01767"></a>01767         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01768"></a>01768             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01769"></a>01769                 <span class="keywordflow">return</span> 0x000000000000015Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01770"></a>01770             <span class="keywordflow">break</span>;
<a name="l01771"></a>01771     }
<a name="l01772"></a>01772     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_0_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01773"></a>01773     <span class="keywordflow">return</span> 0x000001000000015Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01774"></a>01774 }
<a name="l01775"></a>01775 <span class="preprocessor">#else</span>
<a name="l01776"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab39f8a94010b1e18593007cd14409708">01776</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ab39f8a94010b1e18593007cd14409708">CVMX_SRIOMAINTX_PORT_0_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01777"></a>01777 {
<a name="l01778"></a>01778     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01779"></a>01779         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01780"></a>01780             <span class="keywordflow">return</span> 0x000001000000015Cull + (offset) * 0x100000000ull;
<a name="l01781"></a>01781         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01782"></a>01782             <span class="keywordflow">return</span> 0x000000000000015Cull;
<a name="l01783"></a>01783         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01784"></a>01784             <span class="keywordflow">return</span> 0x000000000000015Cull + (offset) * 0x100000000ull;
<a name="l01785"></a>01785     }
<a name="l01786"></a>01786     <span class="keywordflow">return</span> 0x000001000000015Cull + (offset) * 0x100000000ull;
<a name="l01787"></a>01787 }
<a name="l01788"></a>01788 <span class="preprocessor">#endif</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a3f81ca9afb99dd75698c14c8a43262ef">CVMX_SRIOMAINTX_PORT_0_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01791"></a>01791 {
<a name="l01792"></a>01792     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01793"></a>01793         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01794"></a>01794             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01795"></a>01795                 <span class="keywordflow">return</span> 0x0000010000000154ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01796"></a>01796             <span class="keywordflow">break</span>;
<a name="l01797"></a>01797         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01798"></a>01798             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01799"></a>01799                 <span class="keywordflow">return</span> 0x0000000000000154ull;
<a name="l01800"></a>01800             <span class="keywordflow">break</span>;
<a name="l01801"></a>01801         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01802"></a>01802             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01803"></a>01803                 <span class="keywordflow">return</span> 0x0000000000000154ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01804"></a>01804             <span class="keywordflow">break</span>;
<a name="l01805"></a>01805     }
<a name="l01806"></a>01806     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_0_CTL2 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01807"></a>01807     <span class="keywordflow">return</span> 0x0000010000000154ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01808"></a>01808 }
<a name="l01809"></a>01809 <span class="preprocessor">#else</span>
<a name="l01810"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a3f81ca9afb99dd75698c14c8a43262ef">01810</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a3f81ca9afb99dd75698c14c8a43262ef">CVMX_SRIOMAINTX_PORT_0_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01811"></a>01811 {
<a name="l01812"></a>01812     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01813"></a>01813         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01814"></a>01814             <span class="keywordflow">return</span> 0x0000010000000154ull + (offset) * 0x100000000ull;
<a name="l01815"></a>01815         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01816"></a>01816             <span class="keywordflow">return</span> 0x0000000000000154ull;
<a name="l01817"></a>01817         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01818"></a>01818             <span class="keywordflow">return</span> 0x0000000000000154ull + (offset) * 0x100000000ull;
<a name="l01819"></a>01819     }
<a name="l01820"></a>01820     <span class="keywordflow">return</span> 0x0000010000000154ull + (offset) * 0x100000000ull;
<a name="l01821"></a>01821 }
<a name="l01822"></a>01822 <span class="preprocessor">#endif</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a40135f8f61ad8392897230f28fec543e">CVMX_SRIOMAINTX_PORT_0_ERR_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01825"></a>01825 {
<a name="l01826"></a>01826     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01827"></a>01827         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01828"></a>01828             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01829"></a>01829                 <span class="keywordflow">return</span> 0x0000010000000158ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01830"></a>01830             <span class="keywordflow">break</span>;
<a name="l01831"></a>01831         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01832"></a>01832             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01833"></a>01833                 <span class="keywordflow">return</span> 0x0000000000000158ull;
<a name="l01834"></a>01834             <span class="keywordflow">break</span>;
<a name="l01835"></a>01835         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01836"></a>01836             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01837"></a>01837                 <span class="keywordflow">return</span> 0x0000000000000158ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01838"></a>01838             <span class="keywordflow">break</span>;
<a name="l01839"></a>01839     }
<a name="l01840"></a>01840     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_0_ERR_STAT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01841"></a>01841     <span class="keywordflow">return</span> 0x0000010000000158ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01842"></a>01842 }
<a name="l01843"></a>01843 <span class="preprocessor">#else</span>
<a name="l01844"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a40135f8f61ad8392897230f28fec543e">01844</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a40135f8f61ad8392897230f28fec543e">CVMX_SRIOMAINTX_PORT_0_ERR_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01845"></a>01845 {
<a name="l01846"></a>01846     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01847"></a>01847         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01848"></a>01848             <span class="keywordflow">return</span> 0x0000010000000158ull + (offset) * 0x100000000ull;
<a name="l01849"></a>01849         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01850"></a>01850             <span class="keywordflow">return</span> 0x0000000000000158ull;
<a name="l01851"></a>01851         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01852"></a>01852             <span class="keywordflow">return</span> 0x0000000000000158ull + (offset) * 0x100000000ull;
<a name="l01853"></a>01853     }
<a name="l01854"></a>01854     <span class="keywordflow">return</span> 0x0000010000000158ull + (offset) * 0x100000000ull;
<a name="l01855"></a>01855 }
<a name="l01856"></a>01856 <span class="preprocessor">#endif</span>
<a name="l01857"></a>01857 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a66f268226c82bf647a99aeee36496077">CVMX_SRIOMAINTX_PORT_0_LINK_REQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01859"></a>01859 {
<a name="l01860"></a>01860     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01861"></a>01861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01862"></a>01862             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01863"></a>01863                 <span class="keywordflow">return</span> 0x0000010000000140ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01864"></a>01864             <span class="keywordflow">break</span>;
<a name="l01865"></a>01865         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01866"></a>01866             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01867"></a>01867                 <span class="keywordflow">return</span> 0x0000000000000140ull;
<a name="l01868"></a>01868             <span class="keywordflow">break</span>;
<a name="l01869"></a>01869         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01870"></a>01870             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01871"></a>01871                 <span class="keywordflow">return</span> 0x0000000000000140ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01872"></a>01872             <span class="keywordflow">break</span>;
<a name="l01873"></a>01873     }
<a name="l01874"></a>01874     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_0_LINK_REQ (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01875"></a>01875     <span class="keywordflow">return</span> 0x0000010000000140ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01876"></a>01876 }
<a name="l01877"></a>01877 <span class="preprocessor">#else</span>
<a name="l01878"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a66f268226c82bf647a99aeee36496077">01878</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a66f268226c82bf647a99aeee36496077">CVMX_SRIOMAINTX_PORT_0_LINK_REQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01879"></a>01879 {
<a name="l01880"></a>01880     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01881"></a>01881         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01882"></a>01882             <span class="keywordflow">return</span> 0x0000010000000140ull + (offset) * 0x100000000ull;
<a name="l01883"></a>01883         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01884"></a>01884             <span class="keywordflow">return</span> 0x0000000000000140ull;
<a name="l01885"></a>01885         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01886"></a>01886             <span class="keywordflow">return</span> 0x0000000000000140ull + (offset) * 0x100000000ull;
<a name="l01887"></a>01887     }
<a name="l01888"></a>01888     <span class="keywordflow">return</span> 0x0000010000000140ull + (offset) * 0x100000000ull;
<a name="l01889"></a>01889 }
<a name="l01890"></a>01890 <span class="preprocessor">#endif</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a99290a119078d6aabe5ab2d8fa6b80c2">CVMX_SRIOMAINTX_PORT_0_LINK_RESP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01893"></a>01893 {
<a name="l01894"></a>01894     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01895"></a>01895         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01896"></a>01896             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01897"></a>01897                 <span class="keywordflow">return</span> 0x0000010000000144ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01898"></a>01898             <span class="keywordflow">break</span>;
<a name="l01899"></a>01899         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01900"></a>01900             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01901"></a>01901                 <span class="keywordflow">return</span> 0x0000000000000144ull;
<a name="l01902"></a>01902             <span class="keywordflow">break</span>;
<a name="l01903"></a>01903         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01904"></a>01904             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01905"></a>01905                 <span class="keywordflow">return</span> 0x0000000000000144ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01906"></a>01906             <span class="keywordflow">break</span>;
<a name="l01907"></a>01907     }
<a name="l01908"></a>01908     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_0_LINK_RESP (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01909"></a>01909     <span class="keywordflow">return</span> 0x0000010000000144ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01910"></a>01910 }
<a name="l01911"></a>01911 <span class="preprocessor">#else</span>
<a name="l01912"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a99290a119078d6aabe5ab2d8fa6b80c2">01912</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a99290a119078d6aabe5ab2d8fa6b80c2">CVMX_SRIOMAINTX_PORT_0_LINK_RESP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01913"></a>01913 {
<a name="l01914"></a>01914     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01915"></a>01915         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01916"></a>01916             <span class="keywordflow">return</span> 0x0000010000000144ull + (offset) * 0x100000000ull;
<a name="l01917"></a>01917         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01918"></a>01918             <span class="keywordflow">return</span> 0x0000000000000144ull;
<a name="l01919"></a>01919         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01920"></a>01920             <span class="keywordflow">return</span> 0x0000000000000144ull + (offset) * 0x100000000ull;
<a name="l01921"></a>01921     }
<a name="l01922"></a>01922     <span class="keywordflow">return</span> 0x0000010000000144ull + (offset) * 0x100000000ull;
<a name="l01923"></a>01923 }
<a name="l01924"></a>01924 <span class="preprocessor">#endif</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a9941ff58c3c67af1a6db9d1aa4572e0a">CVMX_SRIOMAINTX_PORT_0_LOCAL_ACKID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01927"></a>01927 {
<a name="l01928"></a>01928     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01929"></a>01929         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01930"></a>01930             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01931"></a>01931                 <span class="keywordflow">return</span> 0x0000010000000148ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01932"></a>01932             <span class="keywordflow">break</span>;
<a name="l01933"></a>01933         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01934"></a>01934             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01935"></a>01935                 <span class="keywordflow">return</span> 0x0000000000000148ull;
<a name="l01936"></a>01936             <span class="keywordflow">break</span>;
<a name="l01937"></a>01937         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01938"></a>01938             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01939"></a>01939                 <span class="keywordflow">return</span> 0x0000000000000148ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01940"></a>01940             <span class="keywordflow">break</span>;
<a name="l01941"></a>01941     }
<a name="l01942"></a>01942     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_0_LOCAL_ACKID (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01943"></a>01943     <span class="keywordflow">return</span> 0x0000010000000148ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01944"></a>01944 }
<a name="l01945"></a>01945 <span class="preprocessor">#else</span>
<a name="l01946"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a9941ff58c3c67af1a6db9d1aa4572e0a">01946</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a9941ff58c3c67af1a6db9d1aa4572e0a">CVMX_SRIOMAINTX_PORT_0_LOCAL_ACKID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01947"></a>01947 {
<a name="l01948"></a>01948     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01949"></a>01949         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01950"></a>01950             <span class="keywordflow">return</span> 0x0000010000000148ull + (offset) * 0x100000000ull;
<a name="l01951"></a>01951         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01952"></a>01952             <span class="keywordflow">return</span> 0x0000000000000148ull;
<a name="l01953"></a>01953         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01954"></a>01954             <span class="keywordflow">return</span> 0x0000000000000148ull + (offset) * 0x100000000ull;
<a name="l01955"></a>01955     }
<a name="l01956"></a>01956     <span class="keywordflow">return</span> 0x0000010000000148ull + (offset) * 0x100000000ull;
<a name="l01957"></a>01957 }
<a name="l01958"></a>01958 <span class="preprocessor">#endif</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ad217861dcae78540e2642099a7ff7153">CVMX_SRIOMAINTX_PORT_GEN_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01961"></a>01961 {
<a name="l01962"></a>01962     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01963"></a>01963         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01964"></a>01964             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01965"></a>01965                 <span class="keywordflow">return</span> 0x000001000000013Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01966"></a>01966             <span class="keywordflow">break</span>;
<a name="l01967"></a>01967         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01968"></a>01968             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l01969"></a>01969                 <span class="keywordflow">return</span> 0x000000000000013Cull;
<a name="l01970"></a>01970             <span class="keywordflow">break</span>;
<a name="l01971"></a>01971         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01972"></a>01972             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01973"></a>01973                 <span class="keywordflow">return</span> 0x000000000000013Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01974"></a>01974             <span class="keywordflow">break</span>;
<a name="l01975"></a>01975     }
<a name="l01976"></a>01976     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_GEN_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01977"></a>01977     <span class="keywordflow">return</span> 0x000001000000013Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l01978"></a>01978 }
<a name="l01979"></a>01979 <span class="preprocessor">#else</span>
<a name="l01980"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ad217861dcae78540e2642099a7ff7153">01980</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ad217861dcae78540e2642099a7ff7153">CVMX_SRIOMAINTX_PORT_GEN_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01981"></a>01981 {
<a name="l01982"></a>01982     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01983"></a>01983         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01984"></a>01984             <span class="keywordflow">return</span> 0x000001000000013Cull + (offset) * 0x100000000ull;
<a name="l01985"></a>01985         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01986"></a>01986             <span class="keywordflow">return</span> 0x000000000000013Cull;
<a name="l01987"></a>01987         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01988"></a>01988             <span class="keywordflow">return</span> 0x000000000000013Cull + (offset) * 0x100000000ull;
<a name="l01989"></a>01989     }
<a name="l01990"></a>01990     <span class="keywordflow">return</span> 0x000001000000013Cull + (offset) * 0x100000000ull;
<a name="l01991"></a>01991 }
<a name="l01992"></a>01992 <span class="preprocessor">#endif</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01994"></a>01994 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a28e8579680a7490b53b944aeed9a376e">CVMX_SRIOMAINTX_PORT_LT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01995"></a>01995 {
<a name="l01996"></a>01996     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01997"></a>01997         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01998"></a>01998             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01999"></a>01999                 <span class="keywordflow">return</span> 0x0000010000000120ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02000"></a>02000             <span class="keywordflow">break</span>;
<a name="l02001"></a>02001         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02002"></a>02002             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02003"></a>02003                 <span class="keywordflow">return</span> 0x0000000000000120ull;
<a name="l02004"></a>02004             <span class="keywordflow">break</span>;
<a name="l02005"></a>02005         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02006"></a>02006             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02007"></a>02007                 <span class="keywordflow">return</span> 0x0000000000000120ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02008"></a>02008             <span class="keywordflow">break</span>;
<a name="l02009"></a>02009     }
<a name="l02010"></a>02010     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_LT_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02011"></a>02011     <span class="keywordflow">return</span> 0x0000010000000120ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02012"></a>02012 }
<a name="l02013"></a>02013 <span class="preprocessor">#else</span>
<a name="l02014"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a28e8579680a7490b53b944aeed9a376e">02014</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a28e8579680a7490b53b944aeed9a376e">CVMX_SRIOMAINTX_PORT_LT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02015"></a>02015 {
<a name="l02016"></a>02016     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02017"></a>02017         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02018"></a>02018             <span class="keywordflow">return</span> 0x0000010000000120ull + (offset) * 0x100000000ull;
<a name="l02019"></a>02019         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02020"></a>02020             <span class="keywordflow">return</span> 0x0000000000000120ull;
<a name="l02021"></a>02021         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02022"></a>02022             <span class="keywordflow">return</span> 0x0000000000000120ull + (offset) * 0x100000000ull;
<a name="l02023"></a>02023     }
<a name="l02024"></a>02024     <span class="keywordflow">return</span> 0x0000010000000120ull + (offset) * 0x100000000ull;
<a name="l02025"></a>02025 }
<a name="l02026"></a>02026 <span class="preprocessor">#endif</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a85cd48607134b9c4262d04a0312dcf24">CVMX_SRIOMAINTX_PORT_MBH0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02029"></a>02029 {
<a name="l02030"></a>02030     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02031"></a>02031         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02032"></a>02032             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02033"></a>02033                 <span class="keywordflow">return</span> 0x0000010000000100ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02034"></a>02034             <span class="keywordflow">break</span>;
<a name="l02035"></a>02035         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02036"></a>02036             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02037"></a>02037                 <span class="keywordflow">return</span> 0x0000000000000100ull;
<a name="l02038"></a>02038             <span class="keywordflow">break</span>;
<a name="l02039"></a>02039         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02040"></a>02040             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02041"></a>02041                 <span class="keywordflow">return</span> 0x0000000000000100ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02042"></a>02042             <span class="keywordflow">break</span>;
<a name="l02043"></a>02043     }
<a name="l02044"></a>02044     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_MBH0 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02045"></a>02045     <span class="keywordflow">return</span> 0x0000010000000100ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02046"></a>02046 }
<a name="l02047"></a>02047 <span class="preprocessor">#else</span>
<a name="l02048"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a85cd48607134b9c4262d04a0312dcf24">02048</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a85cd48607134b9c4262d04a0312dcf24">CVMX_SRIOMAINTX_PORT_MBH0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02049"></a>02049 {
<a name="l02050"></a>02050     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02051"></a>02051         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02052"></a>02052             <span class="keywordflow">return</span> 0x0000010000000100ull + (offset) * 0x100000000ull;
<a name="l02053"></a>02053         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02054"></a>02054             <span class="keywordflow">return</span> 0x0000000000000100ull;
<a name="l02055"></a>02055         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02056"></a>02056             <span class="keywordflow">return</span> 0x0000000000000100ull + (offset) * 0x100000000ull;
<a name="l02057"></a>02057     }
<a name="l02058"></a>02058     <span class="keywordflow">return</span> 0x0000010000000100ull + (offset) * 0x100000000ull;
<a name="l02059"></a>02059 }
<a name="l02060"></a>02060 <span class="preprocessor">#endif</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aaea13dad92248215a0f707d253877644">CVMX_SRIOMAINTX_PORT_RT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02063"></a>02063 {
<a name="l02064"></a>02064     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02065"></a>02065         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02066"></a>02066             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02067"></a>02067                 <span class="keywordflow">return</span> 0x0000010000000124ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02068"></a>02068             <span class="keywordflow">break</span>;
<a name="l02069"></a>02069         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02070"></a>02070             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02071"></a>02071                 <span class="keywordflow">return</span> 0x0000000000000124ull;
<a name="l02072"></a>02072             <span class="keywordflow">break</span>;
<a name="l02073"></a>02073         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02074"></a>02074             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02075"></a>02075                 <span class="keywordflow">return</span> 0x0000000000000124ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02076"></a>02076             <span class="keywordflow">break</span>;
<a name="l02077"></a>02077     }
<a name="l02078"></a>02078     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_RT_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02079"></a>02079     <span class="keywordflow">return</span> 0x0000010000000124ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02080"></a>02080 }
<a name="l02081"></a>02081 <span class="preprocessor">#else</span>
<a name="l02082"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aaea13dad92248215a0f707d253877644">02082</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#aaea13dad92248215a0f707d253877644">CVMX_SRIOMAINTX_PORT_RT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02083"></a>02083 {
<a name="l02084"></a>02084     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02085"></a>02085         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02086"></a>02086             <span class="keywordflow">return</span> 0x0000010000000124ull + (offset) * 0x100000000ull;
<a name="l02087"></a>02087         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02088"></a>02088             <span class="keywordflow">return</span> 0x0000000000000124ull;
<a name="l02089"></a>02089         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02090"></a>02090             <span class="keywordflow">return</span> 0x0000000000000124ull + (offset) * 0x100000000ull;
<a name="l02091"></a>02091     }
<a name="l02092"></a>02092     <span class="keywordflow">return</span> 0x0000010000000124ull + (offset) * 0x100000000ull;
<a name="l02093"></a>02093 }
<a name="l02094"></a>02094 <span class="preprocessor">#endif</span>
<a name="l02095"></a>02095 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02096"></a>02096 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#acd41b9df250b273c4344ea7936ad4e45">CVMX_SRIOMAINTX_PORT_TTL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02097"></a>02097 {
<a name="l02098"></a>02098     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02099"></a>02099         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02100"></a>02100             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02101"></a>02101                 <span class="keywordflow">return</span> 0x000001000000012Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02102"></a>02102             <span class="keywordflow">break</span>;
<a name="l02103"></a>02103         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02104"></a>02104             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02105"></a>02105                 <span class="keywordflow">return</span> 0x000000000000012Cull;
<a name="l02106"></a>02106             <span class="keywordflow">break</span>;
<a name="l02107"></a>02107         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02108"></a>02108             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02109"></a>02109                 <span class="keywordflow">return</span> 0x000000000000012Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02110"></a>02110             <span class="keywordflow">break</span>;
<a name="l02111"></a>02111     }
<a name="l02112"></a>02112     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PORT_TTL_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02113"></a>02113     <span class="keywordflow">return</span> 0x000001000000012Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02114"></a>02114 }
<a name="l02115"></a>02115 <span class="preprocessor">#else</span>
<a name="l02116"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#acd41b9df250b273c4344ea7936ad4e45">02116</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#acd41b9df250b273c4344ea7936ad4e45">CVMX_SRIOMAINTX_PORT_TTL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02117"></a>02117 {
<a name="l02118"></a>02118     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02119"></a>02119         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02120"></a>02120             <span class="keywordflow">return</span> 0x000001000000012Cull + (offset) * 0x100000000ull;
<a name="l02121"></a>02121         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02122"></a>02122             <span class="keywordflow">return</span> 0x000000000000012Cull;
<a name="l02123"></a>02123         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02124"></a>02124             <span class="keywordflow">return</span> 0x000000000000012Cull + (offset) * 0x100000000ull;
<a name="l02125"></a>02125     }
<a name="l02126"></a>02126     <span class="keywordflow">return</span> 0x000001000000012Cull + (offset) * 0x100000000ull;
<a name="l02127"></a>02127 }
<a name="l02128"></a>02128 <span class="preprocessor">#endif</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02130"></a>02130 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a9bbcc3ba6d6e09aedf4bcd4de9746a8c">CVMX_SRIOMAINTX_PRI_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02131"></a>02131 {
<a name="l02132"></a>02132     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02133"></a>02133         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02134"></a>02134             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02135"></a>02135                 <span class="keywordflow">return</span> 0x0000010000000060ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02136"></a>02136             <span class="keywordflow">break</span>;
<a name="l02137"></a>02137         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02138"></a>02138             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02139"></a>02139                 <span class="keywordflow">return</span> 0x0000000000000060ull;
<a name="l02140"></a>02140             <span class="keywordflow">break</span>;
<a name="l02141"></a>02141         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02142"></a>02142             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02143"></a>02143                 <span class="keywordflow">return</span> 0x0000000000000060ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02144"></a>02144             <span class="keywordflow">break</span>;
<a name="l02145"></a>02145     }
<a name="l02146"></a>02146     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_PRI_DEV_ID (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02147"></a>02147     <span class="keywordflow">return</span> 0x0000010000000060ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02148"></a>02148 }
<a name="l02149"></a>02149 <span class="preprocessor">#else</span>
<a name="l02150"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a9bbcc3ba6d6e09aedf4bcd4de9746a8c">02150</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a9bbcc3ba6d6e09aedf4bcd4de9746a8c">CVMX_SRIOMAINTX_PRI_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02151"></a>02151 {
<a name="l02152"></a>02152     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02153"></a>02153         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02154"></a>02154             <span class="keywordflow">return</span> 0x0000010000000060ull + (offset) * 0x100000000ull;
<a name="l02155"></a>02155         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02156"></a>02156             <span class="keywordflow">return</span> 0x0000000000000060ull;
<a name="l02157"></a>02157         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02158"></a>02158             <span class="keywordflow">return</span> 0x0000000000000060ull + (offset) * 0x100000000ull;
<a name="l02159"></a>02159     }
<a name="l02160"></a>02160     <span class="keywordflow">return</span> 0x0000010000000060ull + (offset) * 0x100000000ull;
<a name="l02161"></a>02161 }
<a name="l02162"></a>02162 <span class="preprocessor">#endif</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ad574ab2aa591ab6a902a87c068d9dfb9">CVMX_SRIOMAINTX_SEC_DEV_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02165"></a>02165 {
<a name="l02166"></a>02166     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02167"></a>02167         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02168"></a>02168             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02169"></a>02169                 <span class="keywordflow">return</span> 0x0000010000200064ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02170"></a>02170             <span class="keywordflow">break</span>;
<a name="l02171"></a>02171         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02172"></a>02172             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02173"></a>02173                 <span class="keywordflow">return</span> 0x0000000000200064ull;
<a name="l02174"></a>02174             <span class="keywordflow">break</span>;
<a name="l02175"></a>02175         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02176"></a>02176             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02177"></a>02177                 <span class="keywordflow">return</span> 0x0000000000200064ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02178"></a>02178             <span class="keywordflow">break</span>;
<a name="l02179"></a>02179     }
<a name="l02180"></a>02180     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_SEC_DEV_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02181"></a>02181     <span class="keywordflow">return</span> 0x0000010000200064ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02182"></a>02182 }
<a name="l02183"></a>02183 <span class="preprocessor">#else</span>
<a name="l02184"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ad574ab2aa591ab6a902a87c068d9dfb9">02184</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ad574ab2aa591ab6a902a87c068d9dfb9">CVMX_SRIOMAINTX_SEC_DEV_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02185"></a>02185 {
<a name="l02186"></a>02186     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02187"></a>02187         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02188"></a>02188             <span class="keywordflow">return</span> 0x0000010000200064ull + (offset) * 0x100000000ull;
<a name="l02189"></a>02189         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02190"></a>02190             <span class="keywordflow">return</span> 0x0000000000200064ull;
<a name="l02191"></a>02191         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02192"></a>02192             <span class="keywordflow">return</span> 0x0000000000200064ull + (offset) * 0x100000000ull;
<a name="l02193"></a>02193     }
<a name="l02194"></a>02194     <span class="keywordflow">return</span> 0x0000010000200064ull + (offset) * 0x100000000ull;
<a name="l02195"></a>02195 }
<a name="l02196"></a>02196 <span class="preprocessor">#endif</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ab01a1029c23d18d852555ce9c212922a">CVMX_SRIOMAINTX_SEC_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02199"></a>02199 {
<a name="l02200"></a>02200     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02201"></a>02201         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02202"></a>02202             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02203"></a>02203                 <span class="keywordflow">return</span> 0x0000010000200060ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02204"></a>02204             <span class="keywordflow">break</span>;
<a name="l02205"></a>02205         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02206"></a>02206             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02207"></a>02207                 <span class="keywordflow">return</span> 0x0000000000200060ull;
<a name="l02208"></a>02208             <span class="keywordflow">break</span>;
<a name="l02209"></a>02209         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02210"></a>02210             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02211"></a>02211                 <span class="keywordflow">return</span> 0x0000000000200060ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02212"></a>02212             <span class="keywordflow">break</span>;
<a name="l02213"></a>02213     }
<a name="l02214"></a>02214     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_SEC_DEV_ID (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02215"></a>02215     <span class="keywordflow">return</span> 0x0000010000200060ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02216"></a>02216 }
<a name="l02217"></a>02217 <span class="preprocessor">#else</span>
<a name="l02218"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab01a1029c23d18d852555ce9c212922a">02218</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#ab01a1029c23d18d852555ce9c212922a">CVMX_SRIOMAINTX_SEC_DEV_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02219"></a>02219 {
<a name="l02220"></a>02220     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02221"></a>02221         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02222"></a>02222             <span class="keywordflow">return</span> 0x0000010000200060ull + (offset) * 0x100000000ull;
<a name="l02223"></a>02223         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02224"></a>02224             <span class="keywordflow">return</span> 0x0000000000200060ull;
<a name="l02225"></a>02225         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02226"></a>02226             <span class="keywordflow">return</span> 0x0000000000200060ull + (offset) * 0x100000000ull;
<a name="l02227"></a>02227     }
<a name="l02228"></a>02228     <span class="keywordflow">return</span> 0x0000010000200060ull + (offset) * 0x100000000ull;
<a name="l02229"></a>02229 }
<a name="l02230"></a>02230 <span class="preprocessor">#endif</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a838d98240cee85fb01cd9368a7cfb0b1">CVMX_SRIOMAINTX_SERIAL_LANE_HDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02233"></a>02233 {
<a name="l02234"></a>02234     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02235"></a>02235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02236"></a>02236             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02237"></a>02237                 <span class="keywordflow">return</span> 0x0000010000001000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02238"></a>02238             <span class="keywordflow">break</span>;
<a name="l02239"></a>02239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02240"></a>02240             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02241"></a>02241                 <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l02242"></a>02242             <span class="keywordflow">break</span>;
<a name="l02243"></a>02243         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02244"></a>02244             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02245"></a>02245                 <span class="keywordflow">return</span> 0x0000000000001000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02246"></a>02246             <span class="keywordflow">break</span>;
<a name="l02247"></a>02247     }
<a name="l02248"></a>02248     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_SERIAL_LANE_HDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02249"></a>02249     <span class="keywordflow">return</span> 0x0000010000001000ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02250"></a>02250 }
<a name="l02251"></a>02251 <span class="preprocessor">#else</span>
<a name="l02252"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a838d98240cee85fb01cd9368a7cfb0b1">02252</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a838d98240cee85fb01cd9368a7cfb0b1">CVMX_SRIOMAINTX_SERIAL_LANE_HDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02253"></a>02253 {
<a name="l02254"></a>02254     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02255"></a>02255         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02256"></a>02256             <span class="keywordflow">return</span> 0x0000010000001000ull + (offset) * 0x100000000ull;
<a name="l02257"></a>02257         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02258"></a>02258             <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l02259"></a>02259         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02260"></a>02260             <span class="keywordflow">return</span> 0x0000000000001000ull + (offset) * 0x100000000ull;
<a name="l02261"></a>02261     }
<a name="l02262"></a>02262     <span class="keywordflow">return</span> 0x0000010000001000ull + (offset) * 0x100000000ull;
<a name="l02263"></a>02263 }
<a name="l02264"></a>02264 <span class="preprocessor">#endif</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02266"></a>02266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a328e710a61d8145ac4d77f7b5e0302a0">CVMX_SRIOMAINTX_SRC_OPS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02267"></a>02267 {
<a name="l02268"></a>02268     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02269"></a>02269         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02270"></a>02270             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02271"></a>02271                 <span class="keywordflow">return</span> 0x0000010000000018ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02272"></a>02272             <span class="keywordflow">break</span>;
<a name="l02273"></a>02273         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02274"></a>02274             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02275"></a>02275                 <span class="keywordflow">return</span> 0x0000000000000018ull;
<a name="l02276"></a>02276             <span class="keywordflow">break</span>;
<a name="l02277"></a>02277         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02278"></a>02278             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02279"></a>02279                 <span class="keywordflow">return</span> 0x0000000000000018ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02280"></a>02280             <span class="keywordflow">break</span>;
<a name="l02281"></a>02281     }
<a name="l02282"></a>02282     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_SRC_OPS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02283"></a>02283     <span class="keywordflow">return</span> 0x0000010000000018ull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02284"></a>02284 }
<a name="l02285"></a>02285 <span class="preprocessor">#else</span>
<a name="l02286"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a328e710a61d8145ac4d77f7b5e0302a0">02286</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a328e710a61d8145ac4d77f7b5e0302a0">CVMX_SRIOMAINTX_SRC_OPS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02287"></a>02287 {
<a name="l02288"></a>02288     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02289"></a>02289         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02290"></a>02290             <span class="keywordflow">return</span> 0x0000010000000018ull + (offset) * 0x100000000ull;
<a name="l02291"></a>02291         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02292"></a>02292             <span class="keywordflow">return</span> 0x0000000000000018ull;
<a name="l02293"></a>02293         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02294"></a>02294             <span class="keywordflow">return</span> 0x0000000000000018ull + (offset) * 0x100000000ull;
<a name="l02295"></a>02295     }
<a name="l02296"></a>02296     <span class="keywordflow">return</span> 0x0000010000000018ull + (offset) * 0x100000000ull;
<a name="l02297"></a>02297 }
<a name="l02298"></a>02298 <span class="preprocessor">#endif</span>
<a name="l02299"></a>02299 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02300"></a>02300 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a0940e2a4f62ea1182300f4000fc809ab">CVMX_SRIOMAINTX_TX_DROP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02301"></a>02301 {
<a name="l02302"></a>02302     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02303"></a>02303         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02304"></a>02304             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02305"></a>02305                 <span class="keywordflow">return</span> 0x000001000020006Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02306"></a>02306             <span class="keywordflow">break</span>;
<a name="l02307"></a>02307         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02308"></a>02308             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l02309"></a>02309                 <span class="keywordflow">return</span> 0x000000000020006Cull;
<a name="l02310"></a>02310             <span class="keywordflow">break</span>;
<a name="l02311"></a>02311         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02312"></a>02312             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l02313"></a>02313                 <span class="keywordflow">return</span> 0x000000000020006Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02314"></a>02314             <span class="keywordflow">break</span>;
<a name="l02315"></a>02315     }
<a name="l02316"></a>02316     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOMAINTX_TX_DROP (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02317"></a>02317     <span class="keywordflow">return</span> 0x000001000020006Cull + ((offset) &amp; 1) * 0x100000000ull;
<a name="l02318"></a>02318 }
<a name="l02319"></a>02319 <span class="preprocessor">#else</span>
<a name="l02320"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a0940e2a4f62ea1182300f4000fc809ab">02320</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriomaintx-defs_8h.html#a0940e2a4f62ea1182300f4000fc809ab">CVMX_SRIOMAINTX_TX_DROP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02321"></a>02321 {
<a name="l02322"></a>02322     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02323"></a>02323         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02324"></a>02324             <span class="keywordflow">return</span> 0x000001000020006Cull + (offset) * 0x100000000ull;
<a name="l02325"></a>02325         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02326"></a>02326             <span class="keywordflow">return</span> 0x000000000020006Cull;
<a name="l02327"></a>02327         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02328"></a>02328             <span class="keywordflow">return</span> 0x000000000020006Cull + (offset) * 0x100000000ull;
<a name="l02329"></a>02329     }
<a name="l02330"></a>02330     <span class="keywordflow">return</span> 0x000001000020006Cull + (offset) * 0x100000000ull;
<a name="l02331"></a>02331 }
<a name="l02332"></a>02332 <span class="preprocessor">#endif</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02334"></a>02334 <span class="comment">/**</span>
<a name="l02335"></a>02335 <span class="comment"> * cvmx_sriomaint#_asmbly_id</span>
<a name="l02336"></a>02336 <span class="comment"> *</span>
<a name="l02337"></a>02337 <span class="comment"> * This register shows the assembly id and vendor specified in SRIO()_ASMBLY_ID.</span>
<a name="l02338"></a>02338 <span class="comment"> *</span>
<a name="l02339"></a>02339 <span class="comment"> */</span>
<a name="l02340"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html">02340</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html" title="cvmx_sriomaint::_asmbly_id">cvmx_sriomaintx_asmbly_id</a> {
<a name="l02341"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a42b0d5d8e77d1ff56a0836609199d4c4">02341</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a42b0d5d8e77d1ff56a0836609199d4c4">u32</a>;
<a name="l02342"></a><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html">02342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html">cvmx_sriomaintx_asmbly_id_s</a> {
<a name="l02343"></a>02343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html#a2d0ba93d719fe12f78d02884732112bb">assy_id</a>                      : 16; <span class="comment">/**&lt; Assembly identifer. */</span>
<a name="l02345"></a>02345     uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html#a4d74a7b412285731c299408d96a082d1">assy_ven</a>                     : 16; <span class="comment">/**&lt; Assembly vendor identifer. */</span>
<a name="l02346"></a>02346 <span class="preprocessor">#else</span>
<a name="l02347"></a><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html#a4d74a7b412285731c299408d96a082d1">02347</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html#a4d74a7b412285731c299408d96a082d1">assy_ven</a>                     : 16;
<a name="l02348"></a><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html#a2d0ba93d719fe12f78d02884732112bb">02348</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html#a2d0ba93d719fe12f78d02884732112bb">assy_id</a>                      : 16;
<a name="l02349"></a>02349 <span class="preprocessor">#endif</span>
<a name="l02350"></a>02350 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a6175c08181f8852fa11ee5727d98d525">s</a>;
<a name="l02351"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a83b5efb89ea79d871949896fa53ccc4b">02351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html">cvmx_sriomaintx_asmbly_id_s</a>    <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a83b5efb89ea79d871949896fa53ccc4b">cn63xx</a>;
<a name="l02352"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a5d2139637d4b63e624eb7ac24bafec5a">02352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html">cvmx_sriomaintx_asmbly_id_s</a>    <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#a5d2139637d4b63e624eb7ac24bafec5a">cn63xxp1</a>;
<a name="l02353"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#ae1211997d50764eda561ab31c086f919">02353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html">cvmx_sriomaintx_asmbly_id_s</a>    <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#ae1211997d50764eda561ab31c086f919">cn66xx</a>;
<a name="l02354"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#ac2b4d788c03e3ab0720a584d115659cb">02354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__id_1_1cvmx__sriomaintx__asmbly__id__s.html">cvmx_sriomaintx_asmbly_id_s</a>    <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html#ac2b4d788c03e3ab0720a584d115659cb">cnf75xx</a>;
<a name="l02355"></a>02355 };
<a name="l02356"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a44cbea66f5e9cf91c6e599748020dd70">02356</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__asmbly__id.html" title="cvmx_sriomaint::_asmbly_id">cvmx_sriomaintx_asmbly_id</a> <a class="code" href="unioncvmx__sriomaintx__asmbly__id.html" title="cvmx_sriomaint::_asmbly_id">cvmx_sriomaintx_asmbly_id_t</a>;
<a name="l02357"></a>02357 <span class="comment"></span>
<a name="l02358"></a>02358 <span class="comment">/**</span>
<a name="l02359"></a>02359 <span class="comment"> * cvmx_sriomaint#_asmbly_info</span>
<a name="l02360"></a>02360 <span class="comment"> *</span>
<a name="l02361"></a>02361 <span class="comment"> * This register shows the assembly revision specified in SRIO()_ASMBLY_INFO and</span>
<a name="l02362"></a>02362 <span class="comment"> * extended feature pointer.</span>
<a name="l02363"></a>02363 <span class="comment"> */</span>
<a name="l02364"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html">02364</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html" title="cvmx_sriomaint::_asmbly_info">cvmx_sriomaintx_asmbly_info</a> {
<a name="l02365"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a027703cca8e70306d6c9006f051ee080">02365</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a027703cca8e70306d6c9006f051ee080">u32</a>;
<a name="l02366"></a><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html">02366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html">cvmx_sriomaintx_asmbly_info_s</a> {
<a name="l02367"></a>02367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html#aaa848577342e5804d9b1bdf3d66ca501">assy_rev</a>                     : 16; <span class="comment">/**&lt; Assembly revision. */</span>
<a name="l02369"></a>02369     uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html#a21582dd32b551bfa11b16fef41930ccd">ext_fptr</a>                     : 16; <span class="comment">/**&lt; Pointer to the first entry in the extended feature list. */</span>
<a name="l02370"></a>02370 <span class="preprocessor">#else</span>
<a name="l02371"></a><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html#a21582dd32b551bfa11b16fef41930ccd">02371</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html#a21582dd32b551bfa11b16fef41930ccd">ext_fptr</a>                     : 16;
<a name="l02372"></a><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html#aaa848577342e5804d9b1bdf3d66ca501">02372</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html#aaa848577342e5804d9b1bdf3d66ca501">assy_rev</a>                     : 16;
<a name="l02373"></a>02373 <span class="preprocessor">#endif</span>
<a name="l02374"></a>02374 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a0f458497371288d16ac0d77c877f94a4">s</a>;
<a name="l02375"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a44c81997f20e95f8d3d1c84e7068d4ea">02375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html">cvmx_sriomaintx_asmbly_info_s</a>  <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a44c81997f20e95f8d3d1c84e7068d4ea">cn63xx</a>;
<a name="l02376"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a7795bf34e31d708e2201e962c9c14c23">02376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html">cvmx_sriomaintx_asmbly_info_s</a>  <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a7795bf34e31d708e2201e962c9c14c23">cn63xxp1</a>;
<a name="l02377"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a9e68320468b1766ba8dab48183ece6bb">02377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html">cvmx_sriomaintx_asmbly_info_s</a>  <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#a9e68320468b1766ba8dab48183ece6bb">cn66xx</a>;
<a name="l02378"></a><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#aa7201abd6601333e2f0c400304b1f489">02378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__asmbly__info_1_1cvmx__sriomaintx__asmbly__info__s.html">cvmx_sriomaintx_asmbly_info_s</a>  <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html#aa7201abd6601333e2f0c400304b1f489">cnf75xx</a>;
<a name="l02379"></a>02379 };
<a name="l02380"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#acf55312af35d18bf08c156248c16dece">02380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__asmbly__info.html" title="cvmx_sriomaint::_asmbly_info">cvmx_sriomaintx_asmbly_info</a> <a class="code" href="unioncvmx__sriomaintx__asmbly__info.html" title="cvmx_sriomaint::_asmbly_info">cvmx_sriomaintx_asmbly_info_t</a>;
<a name="l02381"></a>02381 <span class="comment"></span>
<a name="l02382"></a>02382 <span class="comment">/**</span>
<a name="l02383"></a>02383 <span class="comment"> * cvmx_sriomaint#_bar1_idx#</span>
<a name="l02384"></a>02384 <span class="comment"> *</span>
<a name="l02385"></a>02385 <span class="comment"> * Contains address index and control bits for access to memory ranges of BAR1.</span>
<a name="l02386"></a>02386 <span class="comment"> * This register specifies the OCTEON address, endian swap and cache status associated with each</span>
<a name="l02387"></a>02387 <span class="comment"> * of the 16 BAR1 entries.  The local address bits used are based on the BARSIZE field located in</span>
<a name="l02388"></a>02388 <span class="comment"> * SRIOMAINT()_M2S_BAR1_START0.  This register is only writeable over SRIO if</span>
<a name="l02389"></a>02389 <span class="comment"> * SRIO()_ACC_CTRL[DENY_BAR1] is zero.</span>
<a name="l02390"></a>02390 <span class="comment"> */</span>
<a name="l02391"></a><a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html">02391</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html" title="cvmx_sriomaint::_bar1_idx#">cvmx_sriomaintx_bar1_idxx</a> {
<a name="l02392"></a><a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a9427c71812861252c9045b30910e957a">02392</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a9427c71812861252c9045b30910e957a">u32</a>;
<a name="l02393"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html">02393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html">cvmx_sriomaintx_bar1_idxx_s</a> {
<a name="l02394"></a>02394 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02395"></a>02395 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a0faee665c1d7da05caa6478c44ac4f9d">reserved_6_31</a>                : 26;
<a name="l02396"></a>02396     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a17f77229ae6b87ce17ce07cdaba30e5d">es</a>                           : 2;  <span class="comment">/**&lt; Endian swap mode.</span>
<a name="l02397"></a>02397 <span class="comment">                                                         0x0 = No swap.</span>
<a name="l02398"></a>02398 <span class="comment">                                                         0x1 = 64-bit swap bytes [ABCD_EFGH] -&gt; [HGFE_DCBA].</span>
<a name="l02399"></a>02399 <span class="comment">                                                         0x2 = 32-bit swap words [ABCD_EFGH] -&gt; [DCBA_HGFE].</span>
<a name="l02400"></a>02400 <span class="comment">                                                         0x3 = 32-bit word exch  [ABCD_EFGH] -&gt; [EFGH_ABCD]. */</span>
<a name="l02401"></a>02401     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#aaf01f2db1a83c7b382f28800530b609d">nca</a>                          : 1;  <span class="comment">/**&lt; Non-cacheable access mode.  When set, transfers</span>
<a name="l02402"></a>02402 <span class="comment">                                                         through this window are not cacheable. */</span>
<a name="l02403"></a>02403     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a1e285ee74c7c43ea066a27bc1917ee76">reserved_1_2</a>                 : 2;
<a name="l02404"></a>02404     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a7524b979473d9f391c0d2862f36e4a92">enable</a>                       : 1;  <span class="comment">/**&lt; When set the selected index address is valid. */</span>
<a name="l02405"></a>02405 <span class="preprocessor">#else</span>
<a name="l02406"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a7524b979473d9f391c0d2862f36e4a92">02406</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a7524b979473d9f391c0d2862f36e4a92">enable</a>                       : 1;
<a name="l02407"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a1e285ee74c7c43ea066a27bc1917ee76">02407</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a1e285ee74c7c43ea066a27bc1917ee76">reserved_1_2</a>                 : 2;
<a name="l02408"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#aaf01f2db1a83c7b382f28800530b609d">02408</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#aaf01f2db1a83c7b382f28800530b609d">nca</a>                          : 1;
<a name="l02409"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a17f77229ae6b87ce17ce07cdaba30e5d">02409</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a17f77229ae6b87ce17ce07cdaba30e5d">es</a>                           : 2;
<a name="l02410"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a0faee665c1d7da05caa6478c44ac4f9d">02410</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__s.html#a0faee665c1d7da05caa6478c44ac4f9d">reserved_6_31</a>                : 26;
<a name="l02411"></a>02411 <span class="preprocessor">#endif</span>
<a name="l02412"></a>02412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a9605326746edd52bf843256567d364ba">s</a>;
<a name="l02413"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html">02413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html">cvmx_sriomaintx_bar1_idxx_cn63xx</a> {
<a name="l02414"></a>02414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02415"></a>02415 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a2d1ec8d38502de08d0e7e286c6a30332">reserved_30_31</a>               : 2;
<a name="l02416"></a>02416     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a088a4fe8489ca81671164e87e15923aa">la</a>                           : 22; <span class="comment">/**&lt; L2/DRAM Address bits [37:16]</span>
<a name="l02417"></a>02417 <span class="comment">                                                         Not all LA[21:0] bits are used by SRIO hardware,</span>
<a name="l02418"></a>02418 <span class="comment">                                                         depending on SRIOMAINT(0..1)_M2S_BAR1_START1[BARSIZE].</span>
<a name="l02419"></a>02419 <span class="comment"></span>
<a name="l02420"></a>02420 <span class="comment">                                                                                 Become</span>
<a name="l02421"></a>02421 <span class="comment">                                                                                 L2/DRAM</span>
<a name="l02422"></a>02422 <span class="comment">                                                                                 Address  Entry</span>
<a name="l02423"></a>02423 <span class="comment">                                                         BARSIZE   LA Bits Used   Bits    Size</span>
<a name="l02424"></a>02424 <span class="comment">                                                            0        LA[21:0]    [37:16]   64KB</span>
<a name="l02425"></a>02425 <span class="comment">                                                            1        LA[21:1]    [37:17]  128KB</span>
<a name="l02426"></a>02426 <span class="comment">                                                            2        LA[21:2]    [37:18]  256KB</span>
<a name="l02427"></a>02427 <span class="comment">                                                            3        LA[21:3]    [37:19]  512KB</span>
<a name="l02428"></a>02428 <span class="comment">                                                            4        LA[21:4]    [37:20]    1MB</span>
<a name="l02429"></a>02429 <span class="comment">                                                            5        LA[21:5]    [37:21]    2MB</span>
<a name="l02430"></a>02430 <span class="comment">                                                            6        LA[21:6]    [37:22]    4MB</span>
<a name="l02431"></a>02431 <span class="comment">                                                            7        LA[21:7]    [37:23]    8MB</span>
<a name="l02432"></a>02432 <span class="comment">                                                            8        LA[21:8]    [37:24]   16MB</span>
<a name="l02433"></a>02433 <span class="comment">                                                            9        LA[21:9]    [37:25]   32MB</span>
<a name="l02434"></a>02434 <span class="comment">                                                           10        LA[21:10]   [37:26]   64MB</span>
<a name="l02435"></a>02435 <span class="comment">                                                           11        LA[21:11]   [37:27]  128MB</span>
<a name="l02436"></a>02436 <span class="comment">                                                           12        LA[21:12]   [37:28]  256MB</span>
<a name="l02437"></a>02437 <span class="comment">                                                           13        LA[21:13]   [37:29]  512MB */</span>
<a name="l02438"></a>02438     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a717c1473a24fd77ff13b3e6c97ab6b57">reserved_6_7</a>                 : 2;
<a name="l02439"></a>02439     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#ac9db77303527df248a6c60141204ab7f">es</a>                           : 2;  <span class="comment">/**&lt; Endian Swap Mode.</span>
<a name="l02440"></a>02440 <span class="comment">                                                         0 = No Swap</span>
<a name="l02441"></a>02441 <span class="comment">                                                         1 = 64-bit Swap Bytes [ABCD_EFGH] -&gt; [HGFE_DCBA]</span>
<a name="l02442"></a>02442 <span class="comment">                                                         2 = 32-bit Swap Words [ABCD_EFGH] -&gt; [DCBA_HGFE]</span>
<a name="l02443"></a>02443 <span class="comment">                                                         3 = 32-bit Word Exch  [ABCD_EFGH] -&gt; [EFGH_ABCD] */</span>
<a name="l02444"></a>02444     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a7297ac6b5ce3d2b16e96636a4ca6abe3">nca</a>                          : 1;  <span class="comment">/**&lt; Non-Cacheable Access Mode.  When set, transfers</span>
<a name="l02445"></a>02445 <span class="comment">                                                         through this window are not cacheable. */</span>
<a name="l02446"></a>02446     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#ae77aa0ea45713d8eba129b3606bc2e68">reserved_1_2</a>                 : 2;
<a name="l02447"></a>02447     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a233259fb6e6b3d09bd8abfa530009d0c">enable</a>                       : 1;  <span class="comment">/**&lt; When set the selected index address is valid. */</span>
<a name="l02448"></a>02448 <span class="preprocessor">#else</span>
<a name="l02449"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a233259fb6e6b3d09bd8abfa530009d0c">02449</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a233259fb6e6b3d09bd8abfa530009d0c">enable</a>                       : 1;
<a name="l02450"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#ae77aa0ea45713d8eba129b3606bc2e68">02450</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#ae77aa0ea45713d8eba129b3606bc2e68">reserved_1_2</a>                 : 2;
<a name="l02451"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a7297ac6b5ce3d2b16e96636a4ca6abe3">02451</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a7297ac6b5ce3d2b16e96636a4ca6abe3">nca</a>                          : 1;
<a name="l02452"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#ac9db77303527df248a6c60141204ab7f">02452</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#ac9db77303527df248a6c60141204ab7f">es</a>                           : 2;
<a name="l02453"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a717c1473a24fd77ff13b3e6c97ab6b57">02453</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a717c1473a24fd77ff13b3e6c97ab6b57">reserved_6_7</a>                 : 2;
<a name="l02454"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a088a4fe8489ca81671164e87e15923aa">02454</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a088a4fe8489ca81671164e87e15923aa">la</a>                           : 22;
<a name="l02455"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a2d1ec8d38502de08d0e7e286c6a30332">02455</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html#a2d1ec8d38502de08d0e7e286c6a30332">reserved_30_31</a>               : 2;
<a name="l02456"></a>02456 <span class="preprocessor">#endif</span>
<a name="l02457"></a>02457 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a9a773a5de885c050965c53ae053896fe">cn63xx</a>;
<a name="l02458"></a><a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#aa58e7fae8a9f99f32398da0462a0856f">02458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html">cvmx_sriomaintx_bar1_idxx_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#aa58e7fae8a9f99f32398da0462a0856f">cn63xxp1</a>;
<a name="l02459"></a><a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a6a668d02723e69fd7346a35757155378">02459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cn63xx.html">cvmx_sriomaintx_bar1_idxx_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a6a668d02723e69fd7346a35757155378">cn66xx</a>;
<a name="l02460"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html">02460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html">cvmx_sriomaintx_bar1_idxx_cnf75xx</a> {
<a name="l02461"></a>02461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02462"></a>02462 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#aafc15a4352422c840f478139dc482f6e">la</a>                           : 26; <span class="comment">/**&lt; L2/DRAM Address bits [41:16].</span>
<a name="l02463"></a>02463 <span class="comment">                                                         Not all LA[25:0] bits are used by SRIO hardware,</span>
<a name="l02464"></a>02464 <span class="comment">                                                         depending on SRIOMAINT()_M2S_BAR1_START1[BARSIZE].</span>
<a name="l02465"></a>02465 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02466"></a>02466 <span class="comment">                                                         Become</span>
<a name="l02467"></a>02467 <span class="comment">                                                         L2/DRAM</span>
<a name="l02468"></a>02468 <span class="comment">                                                         Address  Entry</span>
<a name="l02469"></a>02469 <span class="comment">                                                         BARSIZE  LA Bits Used   Bits     Size</span>
<a name="l02470"></a>02470 <span class="comment">                                                         0        LA[25:0]    [41:16]     64KB</span>
<a name="l02471"></a>02471 <span class="comment">                                                         1        LA[25:1]    [41:17]    128KB</span>
<a name="l02472"></a>02472 <span class="comment">                                                         2        LA[25:2]    [41:18]    256KB</span>
<a name="l02473"></a>02473 <span class="comment">                                                         3        LA[25:3]    [41:19]    512KB</span>
<a name="l02474"></a>02474 <span class="comment">                                                         4        LA[25:4]    [41:20]      1MB</span>
<a name="l02475"></a>02475 <span class="comment">                                                         5        LA[25:5]    [41:21]      2MB</span>
<a name="l02476"></a>02476 <span class="comment">                                                         6        LA[25:6]    [41:22]      4MB</span>
<a name="l02477"></a>02477 <span class="comment">                                                         7        LA[25:7]    [41:23]      8MB</span>
<a name="l02478"></a>02478 <span class="comment">                                                         8        LA[25:8]    [41:24]     16MB</span>
<a name="l02479"></a>02479 <span class="comment">                                                         9        LA[25:9]    [41:25]     32MB</span>
<a name="l02480"></a>02480 <span class="comment">                                                         10       LA[25:10]   [41:26]     64MB</span>
<a name="l02481"></a>02481 <span class="comment">                                                         11       LA[25:11]   [41:27]    128MB</span>
<a name="l02482"></a>02482 <span class="comment">                                                         12       LA[25:12]   [41:28]    256MB</span>
<a name="l02483"></a>02483 <span class="comment">                                                         13       LA[25:13]   [41:29]    512MB</span>
<a name="l02484"></a>02484 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l02485"></a>02485     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#ac5254ffc331aab051d2c4a52e294e521">es</a>                           : 2;  <span class="comment">/**&lt; Endian swap mode.</span>
<a name="l02486"></a>02486 <span class="comment">                                                         0x0 = No swap.</span>
<a name="l02487"></a>02487 <span class="comment">                                                         0x1 = 64-bit swap bytes [ABCD_EFGH] -&gt; [HGFE_DCBA].</span>
<a name="l02488"></a>02488 <span class="comment">                                                         0x2 = 32-bit swap words [ABCD_EFGH] -&gt; [DCBA_HGFE].</span>
<a name="l02489"></a>02489 <span class="comment">                                                         0x3 = 32-bit word exch  [ABCD_EFGH] -&gt; [EFGH_ABCD]. */</span>
<a name="l02490"></a>02490     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#aefcbacbb26b6f5e0ad01386f020103f2">nca</a>                          : 1;  <span class="comment">/**&lt; Non-cacheable access mode.  When set, transfers</span>
<a name="l02491"></a>02491 <span class="comment">                                                         through this window are not cacheable. */</span>
<a name="l02492"></a>02492     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#a698ec20bb7c76e63714083b73808ed25">reserved_1_2</a>                 : 2;
<a name="l02493"></a>02493     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#acc20ea9307a076c2d342d0ead0726e8c">enable</a>                       : 1;  <span class="comment">/**&lt; When set the selected index address is valid. */</span>
<a name="l02494"></a>02494 <span class="preprocessor">#else</span>
<a name="l02495"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#acc20ea9307a076c2d342d0ead0726e8c">02495</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#acc20ea9307a076c2d342d0ead0726e8c">enable</a>                       : 1;
<a name="l02496"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#a698ec20bb7c76e63714083b73808ed25">02496</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#a698ec20bb7c76e63714083b73808ed25">reserved_1_2</a>                 : 2;
<a name="l02497"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#aefcbacbb26b6f5e0ad01386f020103f2">02497</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#aefcbacbb26b6f5e0ad01386f020103f2">nca</a>                          : 1;
<a name="l02498"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#ac5254ffc331aab051d2c4a52e294e521">02498</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#ac5254ffc331aab051d2c4a52e294e521">es</a>                           : 2;
<a name="l02499"></a><a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#aafc15a4352422c840f478139dc482f6e">02499</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bar1__idxx_1_1cvmx__sriomaintx__bar1__idxx__cnf75xx.html#aafc15a4352422c840f478139dc482f6e">la</a>                           : 26;
<a name="l02500"></a>02500 <span class="preprocessor">#endif</span>
<a name="l02501"></a>02501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html#a08357062d3b28942b9dfc70321e5e15d">cnf75xx</a>;
<a name="l02502"></a>02502 };
<a name="l02503"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#af8a5329793004858cc11ee2b6ef61f1c">02503</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html" title="cvmx_sriomaint::_bar1_idx#">cvmx_sriomaintx_bar1_idxx</a> <a class="code" href="unioncvmx__sriomaintx__bar1__idxx.html" title="cvmx_sriomaint::_bar1_idx#">cvmx_sriomaintx_bar1_idxx_t</a>;
<a name="l02504"></a>02504 <span class="comment"></span>
<a name="l02505"></a>02505 <span class="comment">/**</span>
<a name="l02506"></a>02506 <span class="comment"> * cvmx_sriomaint#_bell_status</span>
<a name="l02507"></a>02507 <span class="comment"> *</span>
<a name="l02508"></a>02508 <span class="comment"> * This register displays the status of the doorbells received. If FULL is set the SRIO</span>
<a name="l02509"></a>02509 <span class="comment"> * device will retry incoming transactions.</span>
<a name="l02510"></a>02510 <span class="comment"> */</span>
<a name="l02511"></a><a class="code" href="unioncvmx__sriomaintx__bell__status.html">02511</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__bell__status.html" title="cvmx_sriomaint::_bell_status">cvmx_sriomaintx_bell_status</a> {
<a name="l02512"></a><a class="code" href="unioncvmx__sriomaintx__bell__status.html#aa46007e995cda78c6e85acd7cfde9975">02512</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__bell__status.html#aa46007e995cda78c6e85acd7cfde9975">u32</a>;
<a name="l02513"></a><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html">02513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html">cvmx_sriomaintx_bell_status_s</a> {
<a name="l02514"></a>02514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02515"></a>02515 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html#a3d3294d8d442bc8bcbbb0fe2468fd981">reserved_1_31</a>                : 31;
<a name="l02516"></a>02516     uint32_t <a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html#ac058a71dc028a244d21f4841bd81f523">full</a>                         : 1;  <span class="comment">/**&lt; Not able to receive doorbell transactions. */</span>
<a name="l02517"></a>02517 <span class="preprocessor">#else</span>
<a name="l02518"></a><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html#ac058a71dc028a244d21f4841bd81f523">02518</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html#ac058a71dc028a244d21f4841bd81f523">full</a>                         : 1;
<a name="l02519"></a><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html#a3d3294d8d442bc8bcbbb0fe2468fd981">02519</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html#a3d3294d8d442bc8bcbbb0fe2468fd981">reserved_1_31</a>                : 31;
<a name="l02520"></a>02520 <span class="preprocessor">#endif</span>
<a name="l02521"></a>02521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__bell__status.html#af571c871fce26d788e0200809b63f54d">s</a>;
<a name="l02522"></a><a class="code" href="unioncvmx__sriomaintx__bell__status.html#a33d46aa3a038a68751e710bfefafa8a4">02522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html">cvmx_sriomaintx_bell_status_s</a>  <a class="code" href="unioncvmx__sriomaintx__bell__status.html#a33d46aa3a038a68751e710bfefafa8a4">cn63xx</a>;
<a name="l02523"></a><a class="code" href="unioncvmx__sriomaintx__bell__status.html#a79f2bd020dd91d15b8b26f8bb4102858">02523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html">cvmx_sriomaintx_bell_status_s</a>  <a class="code" href="unioncvmx__sriomaintx__bell__status.html#a79f2bd020dd91d15b8b26f8bb4102858">cn63xxp1</a>;
<a name="l02524"></a><a class="code" href="unioncvmx__sriomaintx__bell__status.html#ad3fa73274162757d5368ecb8dc98e489">02524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html">cvmx_sriomaintx_bell_status_s</a>  <a class="code" href="unioncvmx__sriomaintx__bell__status.html#ad3fa73274162757d5368ecb8dc98e489">cn66xx</a>;
<a name="l02525"></a><a class="code" href="unioncvmx__sriomaintx__bell__status.html#a51d37a946492847ffe64aefa7f48cbe3">02525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__bell__status_1_1cvmx__sriomaintx__bell__status__s.html">cvmx_sriomaintx_bell_status_s</a>  <a class="code" href="unioncvmx__sriomaintx__bell__status.html#a51d37a946492847ffe64aefa7f48cbe3">cnf75xx</a>;
<a name="l02526"></a>02526 };
<a name="l02527"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a11f04f8223d0f6a6a75496d428e31088">02527</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__bell__status.html" title="cvmx_sriomaint::_bell_status">cvmx_sriomaintx_bell_status</a> <a class="code" href="unioncvmx__sriomaintx__bell__status.html" title="cvmx_sriomaint::_bell_status">cvmx_sriomaintx_bell_status_t</a>;
<a name="l02528"></a>02528 <span class="comment"></span>
<a name="l02529"></a>02529 <span class="comment">/**</span>
<a name="l02530"></a>02530 <span class="comment"> * cvmx_sriomaint#_comp_tag</span>
<a name="l02531"></a>02531 <span class="comment"> *</span>
<a name="l02532"></a>02532 <span class="comment"> * This register contains a component tag value for the processing element and the value can be</span>
<a name="l02533"></a>02533 <span class="comment"> * assigned by software when the device is initialized.</span>
<a name="l02534"></a>02534 <span class="comment"> */</span>
<a name="l02535"></a><a class="code" href="unioncvmx__sriomaintx__comp__tag.html">02535</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__comp__tag.html" title="cvmx_sriomaint::_comp_tag">cvmx_sriomaintx_comp_tag</a> {
<a name="l02536"></a><a class="code" href="unioncvmx__sriomaintx__comp__tag.html#aba85fecedfa63c12069ab6c0edd0f53b">02536</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__comp__tag.html#aba85fecedfa63c12069ab6c0edd0f53b">u32</a>;
<a name="l02537"></a><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html">02537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html">cvmx_sriomaintx_comp_tag_s</a> {
<a name="l02538"></a>02538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02539"></a>02539 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html#ae2a66807034b4f8c792fe82598ee9ab5">comp_tag</a>                     : 32; <span class="comment">/**&lt; Component tag for firmware use. */</span>
<a name="l02540"></a>02540 <span class="preprocessor">#else</span>
<a name="l02541"></a><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html#ae2a66807034b4f8c792fe82598ee9ab5">02541</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html#ae2a66807034b4f8c792fe82598ee9ab5">comp_tag</a>                     : 32;
<a name="l02542"></a>02542 <span class="preprocessor">#endif</span>
<a name="l02543"></a>02543 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__comp__tag.html#a8131519ab60480ba912459a4b096f6b8">s</a>;
<a name="l02544"></a><a class="code" href="unioncvmx__sriomaintx__comp__tag.html#aaa77cfc24ed5742fb468e100bca0291f">02544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html">cvmx_sriomaintx_comp_tag_s</a>     <a class="code" href="unioncvmx__sriomaintx__comp__tag.html#aaa77cfc24ed5742fb468e100bca0291f">cn63xx</a>;
<a name="l02545"></a><a class="code" href="unioncvmx__sriomaintx__comp__tag.html#aba51a2cf4c2c0c07eccc7b33a8f02729">02545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html">cvmx_sriomaintx_comp_tag_s</a>     <a class="code" href="unioncvmx__sriomaintx__comp__tag.html#aba51a2cf4c2c0c07eccc7b33a8f02729">cn63xxp1</a>;
<a name="l02546"></a><a class="code" href="unioncvmx__sriomaintx__comp__tag.html#a6de22dc10e7a872b2de7b0bcc3cab559">02546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html">cvmx_sriomaintx_comp_tag_s</a>     <a class="code" href="unioncvmx__sriomaintx__comp__tag.html#a6de22dc10e7a872b2de7b0bcc3cab559">cn66xx</a>;
<a name="l02547"></a><a class="code" href="unioncvmx__sriomaintx__comp__tag.html#a6525c295c86e9e75a6d255e961cd68a5">02547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__comp__tag_1_1cvmx__sriomaintx__comp__tag__s.html">cvmx_sriomaintx_comp_tag_s</a>     <a class="code" href="unioncvmx__sriomaintx__comp__tag.html#a6525c295c86e9e75a6d255e961cd68a5">cnf75xx</a>;
<a name="l02548"></a>02548 };
<a name="l02549"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a7ba16cd8ffa50db8157c020679ddfa40">02549</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__comp__tag.html" title="cvmx_sriomaint::_comp_tag">cvmx_sriomaintx_comp_tag</a> <a class="code" href="unioncvmx__sriomaintx__comp__tag.html" title="cvmx_sriomaint::_comp_tag">cvmx_sriomaintx_comp_tag_t</a>;
<a name="l02550"></a>02550 <span class="comment"></span>
<a name="l02551"></a>02551 <span class="comment">/**</span>
<a name="l02552"></a>02552 <span class="comment"> * cvmx_sriomaint#_core_enables</span>
<a name="l02553"></a>02553 <span class="comment"> *</span>
<a name="l02554"></a>02554 <span class="comment"> * This register displays the reset state of the OCTEON core logic while the SRIO link is</span>
<a name="l02555"></a>02555 <span class="comment"> * running.</span>
<a name="l02556"></a>02556 <span class="comment"> * The bit should be set after the software has initialized the chip to allow memory operations.</span>
<a name="l02557"></a>02557 <span class="comment"> */</span>
<a name="l02558"></a><a class="code" href="unioncvmx__sriomaintx__core__enables.html">02558</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__core__enables.html" title="cvmx_sriomaint::_core_enables">cvmx_sriomaintx_core_enables</a> {
<a name="l02559"></a><a class="code" href="unioncvmx__sriomaintx__core__enables.html#a3994acbcbaa035604879cdd493c66daf">02559</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__core__enables.html#a3994acbcbaa035604879cdd493c66daf">u32</a>;
<a name="l02560"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html">02560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html">cvmx_sriomaintx_core_enables_s</a> {
<a name="l02561"></a>02561 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02562"></a>02562 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#ae75b3d07e9715e3dac8ae208fa71cf71">reserved_5_31</a>                : 27;
<a name="l02563"></a>02563     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a19a84aef47d8769fe55a3f5a76ce3d43">halt</a>                         : 1;  <span class="comment">/**&lt; CNXXXX currently in reset.</span>
<a name="l02564"></a>02564 <span class="comment">                                                         0 = All CNXXXX resources are available.</span>
<a name="l02565"></a>02565 <span class="comment">                                                         1 = The CNXXXX is in reset. When this bit is set,</span>
<a name="l02566"></a>02566 <span class="comment">                                                         SRIO maintenance registers can be accessed,</span>
<a name="l02567"></a>02567 <span class="comment">                                                         but BAR0, BAR1, and BAR2 cannot be. */</span>
<a name="l02568"></a>02568     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a8353db50776c34d148aafd55e6eba4f6">imsg1</a>                        : 1;  <span class="comment">/**&lt; Allow incoming message unit 1 operations.</span>
<a name="l02569"></a>02569 <span class="comment">                                                         Note: This bit is cleared when the CNXXXX is reset.</span>
<a name="l02570"></a>02570 <span class="comment">                                                         0 = SRIO incoming messages to unit 1 ignored and</span>
<a name="l02571"></a>02571 <span class="comment">                                                         return error response.</span>
<a name="l02572"></a>02572 <span class="comment">                                                         1 = SRIO incoming messages to unit 1 allowed. */</span>
<a name="l02573"></a>02573     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#ab812e7565a1cc14e80650f7584735936">imsg0</a>                        : 1;  <span class="comment">/**&lt; Allow incoming message unit 0 operations</span>
<a name="l02574"></a>02574 <span class="comment">                                                         Note: This bit is cleared when the CNXXX is reset.</span>
<a name="l02575"></a>02575 <span class="comment">                                                         0 = SRIO incoming messages to unit 0 ignored and</span>
<a name="l02576"></a>02576 <span class="comment">                                                         return error response.</span>
<a name="l02577"></a>02577 <span class="comment">                                                         1 = SRIO incoming messages to unit 0 allowed. */</span>
<a name="l02578"></a>02578     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#acf5f53c70996f7172c728fb69abc17c3">doorbell</a>                     : 1;  <span class="comment">/**&lt; Allow inbound doorbell operations</span>
<a name="l02579"></a>02579 <span class="comment">                                                         Note: This bit is cleared when the CNXXXX is reset.</span>
<a name="l02580"></a>02580 <span class="comment">                                                         0 = SRIO doorbell OPs ignored and return error</span>
<a name="l02581"></a>02581 <span class="comment">                                                         response.</span>
<a name="l02582"></a>02582 <span class="comment">                                                         1 = SRIO doorbell OPs allowed. */</span>
<a name="l02583"></a>02583     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a624a9d86e0c6282ea0eb3a6e2b90ca46">memory</a>                       : 1;  <span class="comment">/**&lt; Allow inbound/outbound memory operations.</span>
<a name="l02584"></a>02584 <span class="comment">                                                         Note: This bit is cleared when the CNXXXX is reset.</span>
<a name="l02585"></a>02585 <span class="comment">                                                         0 = SRIO incoming nwrites and swrites are</span>
<a name="l02586"></a>02586 <span class="comment">                                                         dropped.  Incoming nreads, atomics and</span>
<a name="l02587"></a>02587 <span class="comment">                                                         nwriters return responses with ERROR status.</span>
<a name="l02588"></a>02588 <span class="comment">                                                         SRIO incoming maintenance BAR memory accesses</span>
<a name="l02589"></a>02589 <span class="comment">                                                         are processed normally.</span>
<a name="l02590"></a>02590 <span class="comment">                                                         Outgoing store operations are dropped.</span>
<a name="l02591"></a>02591 <span class="comment">                                                         Outgoing load operations are not issued and</span>
<a name="l02592"></a>02592 <span class="comment">                                                         return all 1&apos;s with an ERROR status.</span>
<a name="l02593"></a>02593 <span class="comment">                                                         In flight operations started while the bit is</span>
<a name="l02594"></a>02594 <span class="comment">                                                         set in both directions will complete normally.</span>
<a name="l02595"></a>02595 <span class="comment">                                                         1 = SRIO memory read/write OPs allowed */</span>
<a name="l02596"></a>02596 <span class="preprocessor">#else</span>
<a name="l02597"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a624a9d86e0c6282ea0eb3a6e2b90ca46">02597</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a624a9d86e0c6282ea0eb3a6e2b90ca46">memory</a>                       : 1;
<a name="l02598"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#acf5f53c70996f7172c728fb69abc17c3">02598</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#acf5f53c70996f7172c728fb69abc17c3">doorbell</a>                     : 1;
<a name="l02599"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#ab812e7565a1cc14e80650f7584735936">02599</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#ab812e7565a1cc14e80650f7584735936">imsg0</a>                        : 1;
<a name="l02600"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a8353db50776c34d148aafd55e6eba4f6">02600</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a8353db50776c34d148aafd55e6eba4f6">imsg1</a>                        : 1;
<a name="l02601"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a19a84aef47d8769fe55a3f5a76ce3d43">02601</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#a19a84aef47d8769fe55a3f5a76ce3d43">halt</a>                         : 1;
<a name="l02602"></a><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#ae75b3d07e9715e3dac8ae208fa71cf71">02602</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html#ae75b3d07e9715e3dac8ae208fa71cf71">reserved_5_31</a>                : 27;
<a name="l02603"></a>02603 <span class="preprocessor">#endif</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__core__enables.html#a68facd60c224ece47e06d42681aa0418">s</a>;
<a name="l02605"></a><a class="code" href="unioncvmx__sriomaintx__core__enables.html#a8dd41ac9c98b73ba54895664b1c59339">02605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html">cvmx_sriomaintx_core_enables_s</a> <a class="code" href="unioncvmx__sriomaintx__core__enables.html#a8dd41ac9c98b73ba54895664b1c59339">cn63xx</a>;
<a name="l02606"></a><a class="code" href="unioncvmx__sriomaintx__core__enables.html#ae5c613f5ffb56304cb81d6f0cd9a6fd8">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html">cvmx_sriomaintx_core_enables_s</a> <a class="code" href="unioncvmx__sriomaintx__core__enables.html#ae5c613f5ffb56304cb81d6f0cd9a6fd8">cn63xxp1</a>;
<a name="l02607"></a><a class="code" href="unioncvmx__sriomaintx__core__enables.html#a659738142e64399e291bc645e2abd4a0">02607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html">cvmx_sriomaintx_core_enables_s</a> <a class="code" href="unioncvmx__sriomaintx__core__enables.html#a659738142e64399e291bc645e2abd4a0">cn66xx</a>;
<a name="l02608"></a><a class="code" href="unioncvmx__sriomaintx__core__enables.html#ac09699c66f4e67ffbba6f77ed8c95743">02608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__core__enables_1_1cvmx__sriomaintx__core__enables__s.html">cvmx_sriomaintx_core_enables_s</a> <a class="code" href="unioncvmx__sriomaintx__core__enables.html#ac09699c66f4e67ffbba6f77ed8c95743">cnf75xx</a>;
<a name="l02609"></a>02609 };
<a name="l02610"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a6472d1f04dc5df01e54b45fc04172c35">02610</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__core__enables.html" title="cvmx_sriomaint::_core_enables">cvmx_sriomaintx_core_enables</a> <a class="code" href="unioncvmx__sriomaintx__core__enables.html" title="cvmx_sriomaint::_core_enables">cvmx_sriomaintx_core_enables_t</a>;
<a name="l02611"></a>02611 <span class="comment"></span>
<a name="l02612"></a>02612 <span class="comment">/**</span>
<a name="l02613"></a>02613 <span class="comment"> * cvmx_sriomaint#_dev_id</span>
<a name="l02614"></a>02614 <span class="comment"> *</span>
<a name="l02615"></a>02615 <span class="comment"> * This register identifies the vendor that manufactured the device.</span>
<a name="l02616"></a>02616 <span class="comment"> *</span>
<a name="l02617"></a>02617 <span class="comment"> */</span>
<a name="l02618"></a><a class="code" href="unioncvmx__sriomaintx__dev__id.html">02618</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__dev__id.html" title="cvmx_sriomaint::_dev_id">cvmx_sriomaintx_dev_id</a> {
<a name="l02619"></a><a class="code" href="unioncvmx__sriomaintx__dev__id.html#a7505dcfb12ed31285f3bd5df38f30486">02619</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__dev__id.html#a7505dcfb12ed31285f3bd5df38f30486">u32</a>;
<a name="l02620"></a><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html">02620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html">cvmx_sriomaintx_dev_id_s</a> {
<a name="l02621"></a>02621 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html#a5a5dfe9b5eb74e3cb2ec239497371fbc">device</a>                       : 16; <span class="comment">/**&lt; Product identity. */</span>
<a name="l02623"></a>02623     uint32_t <a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html#a72335104bb3383728c9956d8cebecad8">vendor</a>                       : 16; <span class="comment">/**&lt; Cavium vendor identity. */</span>
<a name="l02624"></a>02624 <span class="preprocessor">#else</span>
<a name="l02625"></a><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html#a72335104bb3383728c9956d8cebecad8">02625</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html#a72335104bb3383728c9956d8cebecad8">vendor</a>                       : 16;
<a name="l02626"></a><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html#a5a5dfe9b5eb74e3cb2ec239497371fbc">02626</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html#a5a5dfe9b5eb74e3cb2ec239497371fbc">device</a>                       : 16;
<a name="l02627"></a>02627 <span class="preprocessor">#endif</span>
<a name="l02628"></a>02628 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__dev__id.html#acc2b750f098fe4e07e997f9baf3da7a9">s</a>;
<a name="l02629"></a><a class="code" href="unioncvmx__sriomaintx__dev__id.html#a8c53db0631552c0d3e42e53db4a90e63">02629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html">cvmx_sriomaintx_dev_id_s</a>       <a class="code" href="unioncvmx__sriomaintx__dev__id.html#a8c53db0631552c0d3e42e53db4a90e63">cn63xx</a>;
<a name="l02630"></a><a class="code" href="unioncvmx__sriomaintx__dev__id.html#a7196a6c7288193e48cc88c1abc9d2c54">02630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html">cvmx_sriomaintx_dev_id_s</a>       <a class="code" href="unioncvmx__sriomaintx__dev__id.html#a7196a6c7288193e48cc88c1abc9d2c54">cn63xxp1</a>;
<a name="l02631"></a><a class="code" href="unioncvmx__sriomaintx__dev__id.html#a22c115d72224be5cc99f4e216e399b0b">02631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html">cvmx_sriomaintx_dev_id_s</a>       <a class="code" href="unioncvmx__sriomaintx__dev__id.html#a22c115d72224be5cc99f4e216e399b0b">cn66xx</a>;
<a name="l02632"></a><a class="code" href="unioncvmx__sriomaintx__dev__id.html#a5abd52b04c0fdf6c6211dd48cc3b6e4c">02632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__id_1_1cvmx__sriomaintx__dev__id__s.html">cvmx_sriomaintx_dev_id_s</a>       <a class="code" href="unioncvmx__sriomaintx__dev__id.html#a5abd52b04c0fdf6c6211dd48cc3b6e4c">cnf75xx</a>;
<a name="l02633"></a>02633 };
<a name="l02634"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a27d9eaf3df09f808d2185230ab44f060">02634</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__dev__id.html" title="cvmx_sriomaint::_dev_id">cvmx_sriomaintx_dev_id</a> <a class="code" href="unioncvmx__sriomaintx__dev__id.html" title="cvmx_sriomaint::_dev_id">cvmx_sriomaintx_dev_id_t</a>;
<a name="l02635"></a>02635 <span class="comment"></span>
<a name="l02636"></a>02636 <span class="comment">/**</span>
<a name="l02637"></a>02637 <span class="comment"> * cvmx_sriomaint#_dev_rev</span>
<a name="l02638"></a>02638 <span class="comment"> *</span>
<a name="l02639"></a>02639 <span class="comment"> * The device revision register identifies the chip pass and revision.</span>
<a name="l02640"></a>02640 <span class="comment"> *</span>
<a name="l02641"></a>02641 <span class="comment"> */</span>
<a name="l02642"></a><a class="code" href="unioncvmx__sriomaintx__dev__rev.html">02642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__dev__rev.html" title="cvmx_sriomaint::_dev_rev">cvmx_sriomaintx_dev_rev</a> {
<a name="l02643"></a><a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a580c478985c386d1eeba4c634f614fa7">02643</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a580c478985c386d1eeba4c634f614fa7">u32</a>;
<a name="l02644"></a><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html">02644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html">cvmx_sriomaintx_dev_rev_s</a> {
<a name="l02645"></a>02645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html#ae2eb24b551623e5e352030f1448289bd">reserved_8_31</a>                : 24;
<a name="l02647"></a>02647     uint32_t <a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html#ad444e2d464fba6c0b5a1617c665d12f1">revision</a>                     : 8;  <span class="comment">/**&lt; Chip pass/revision. */</span>
<a name="l02648"></a>02648 <span class="preprocessor">#else</span>
<a name="l02649"></a><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html#ad444e2d464fba6c0b5a1617c665d12f1">02649</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html#ad444e2d464fba6c0b5a1617c665d12f1">revision</a>                     : 8;
<a name="l02650"></a><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html#ae2eb24b551623e5e352030f1448289bd">02650</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html#ae2eb24b551623e5e352030f1448289bd">reserved_8_31</a>                : 24;
<a name="l02651"></a>02651 <span class="preprocessor">#endif</span>
<a name="l02652"></a>02652 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a1bc298264db344f5679077678144f6cc">s</a>;
<a name="l02653"></a><a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a75a89d375f3ff607647cdb1f63ce48a1">02653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html">cvmx_sriomaintx_dev_rev_s</a>      <a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a75a89d375f3ff607647cdb1f63ce48a1">cn63xx</a>;
<a name="l02654"></a><a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a7ed141f874a325dd98179d1e060b845e">02654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html">cvmx_sriomaintx_dev_rev_s</a>      <a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a7ed141f874a325dd98179d1e060b845e">cn63xxp1</a>;
<a name="l02655"></a><a class="code" href="unioncvmx__sriomaintx__dev__rev.html#aca1741f86b04d8c51dd7217af78b44c9">02655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html">cvmx_sriomaintx_dev_rev_s</a>      <a class="code" href="unioncvmx__sriomaintx__dev__rev.html#aca1741f86b04d8c51dd7217af78b44c9">cn66xx</a>;
<a name="l02656"></a><a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a1aa9c0241f575fff2385074854e32a9c">02656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dev__rev_1_1cvmx__sriomaintx__dev__rev__s.html">cvmx_sriomaintx_dev_rev_s</a>      <a class="code" href="unioncvmx__sriomaintx__dev__rev.html#a1aa9c0241f575fff2385074854e32a9c">cnf75xx</a>;
<a name="l02657"></a>02657 };
<a name="l02658"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a65da1518ed002a4673d2a2b5d0ce3b31">02658</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__dev__rev.html" title="cvmx_sriomaint::_dev_rev">cvmx_sriomaintx_dev_rev</a> <a class="code" href="unioncvmx__sriomaintx__dev__rev.html" title="cvmx_sriomaint::_dev_rev">cvmx_sriomaintx_dev_rev_t</a>;
<a name="l02659"></a>02659 <span class="comment"></span>
<a name="l02660"></a>02660 <span class="comment">/**</span>
<a name="l02661"></a>02661 <span class="comment"> * cvmx_sriomaint#_dst_ops</span>
<a name="l02662"></a>02662 <span class="comment"> *</span>
<a name="l02663"></a>02663 <span class="comment"> * The logical operations supported from external devices.   This register shows</span>
<a name="l02664"></a>02664 <span class="comment"> * the operations specified in SRIO()_IP_FEATURE[OPS].</span>
<a name="l02665"></a>02665 <span class="comment"> */</span>
<a name="l02666"></a><a class="code" href="unioncvmx__sriomaintx__dst__ops.html">02666</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__dst__ops.html" title="cvmx_sriomaint::_dst_ops">cvmx_sriomaintx_dst_ops</a> {
<a name="l02667"></a><a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a8b169779c894b902dda379986adcdde3">02667</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a8b169779c894b902dda379986adcdde3">u32</a>;
<a name="l02668"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html">02668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html">cvmx_sriomaintx_dst_ops_s</a> {
<a name="l02669"></a>02669 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02670"></a>02670 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac97f0cf52db2ff13fd9fe47e14c881ed">gsm_read</a>                     : 1;  <span class="comment">/**&lt; PE does not support read home operations.</span>
<a name="l02671"></a>02671 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;31&gt;. */</span>
<a name="l02672"></a>02672     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a34c6191e69354b9baaf9a452351e6677">i_read</a>                       : 1;  <span class="comment">/**&lt; PE does not support instruction read.</span>
<a name="l02673"></a>02673 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;30&gt;. */</span>
<a name="l02674"></a>02674     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a136d39cdbf75dbc1e03d46e62708f138">rd_own</a>                       : 1;  <span class="comment">/**&lt; PE does not support read for ownership.</span>
<a name="l02675"></a>02675 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;29&gt;. */</span>
<a name="l02676"></a>02676     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a423d6ff50da977025a4539fd4d4ced7a">d_invald</a>                     : 1;  <span class="comment">/**&lt; PE does not support data cache invalidate.</span>
<a name="l02677"></a>02677 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;28&gt;. */</span>
<a name="l02678"></a>02678     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a1a17ffab8a48466efebbe94a89c29a59">castout</a>                      : 1;  <span class="comment">/**&lt; PE does not support castout operations.</span>
<a name="l02679"></a>02679 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;27&gt;. */</span>
<a name="l02680"></a>02680     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ad52bffaf29c23ec6941745d57f537b85">d_flush</a>                      : 1;  <span class="comment">/**&lt; PE does not support data cache flush.</span>
<a name="l02681"></a>02681 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;26&gt;. */</span>
<a name="l02682"></a>02682     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a195e90b2a9d1691410bf8ee9c329429f">io_read</a>                      : 1;  <span class="comment">/**&lt; PE does not support IO read.</span>
<a name="l02683"></a>02683 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;25&gt;. */</span>
<a name="l02684"></a>02684     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acc6a2492bbe7f203af29611adffea7a8">i_invald</a>                     : 1;  <span class="comment">/**&lt; PE does not support instruction cache invalidate.</span>
<a name="l02685"></a>02685 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;24&gt;. */</span>
<a name="l02686"></a>02686     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acdb8c01853f638ddc8cce8b7f2e811b6">tlb_inv</a>                      : 1;  <span class="comment">/**&lt; PE does not support TLB entry invalidate.</span>
<a name="l02687"></a>02687 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;23&gt;. */</span>
<a name="l02688"></a>02688     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ae64dee90285591ad3b5b40e559095a45">tlb_invs</a>                     : 1;  <span class="comment">/**&lt; PE does not support TLB entry invalidate sync.</span>
<a name="l02689"></a>02689 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;22&gt;. */</span>
<a name="l02690"></a>02690     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a06d61e21f32b1dc111683556e698da06">reserved_16_21</a>               : 6;
<a name="l02691"></a>02691     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#af6c9a8d90e5e747105d796bcf1b08f85">read</a>                         : 1;  <span class="comment">/**&lt; PE can support Nread operations.</span>
<a name="l02692"></a>02692 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS&lt;15&gt;] */</span>
<a name="l02693"></a>02693     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a240cdb85381752fa54e30a1ee7d51bc0">write</a>                        : 1;  <span class="comment">/**&lt; PE can support Nwrite operations.</span>
<a name="l02694"></a>02694 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;14&gt;. */</span>
<a name="l02695"></a>02695     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a4166f5233b17fa90efecd6f7b71d9fff">swrite</a>                       : 1;  <span class="comment">/**&lt; PE can support Swrite operations.</span>
<a name="l02696"></a>02696 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;13&gt;. */</span>
<a name="l02697"></a>02697     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#adbd3130e2ac7eb680245d0b3fcb4973d">write_r</a>                      : 1;  <span class="comment">/**&lt; PE can support write with response operations.</span>
<a name="l02698"></a>02698 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;12&gt;. */</span>
<a name="l02699"></a>02699     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ae6b183be9273bacec09ad2c4da459c8e">msg</a>                          : 1;  <span class="comment">/**&lt; PE can support data message operations.</span>
<a name="l02700"></a>02700 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;11&gt;. */</span>
<a name="l02701"></a>02701     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a99d0d1535f12bad3506a77b8e060c6f2">doorbell</a>                     : 1;  <span class="comment">/**&lt; PE can support doorbell operations.</span>
<a name="l02702"></a>02702 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;10&gt;. */</span>
<a name="l02703"></a>02703     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a5684725cc98aa292378d2dc5f91da1f4">compswap</a>                     : 1;  <span class="comment">/**&lt; PE does not support atomic compare and swap.</span>
<a name="l02704"></a>02704 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;9&gt;. */</span>
<a name="l02705"></a>02705     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#aa3e3b46a8dba34ac6b45a482d212ebc8">testswap</a>                     : 1;  <span class="comment">/**&lt; PE does not support atomic test and swap.</span>
<a name="l02706"></a>02706 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;8&gt;. */</span>
<a name="l02707"></a>02707     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a27589cc4802afd9075db5ccc04c58e51">atom_inc</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic increment operations.</span>
<a name="l02708"></a>02708 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;7&gt;. */</span>
<a name="l02709"></a>02709     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acfed67b4ec3fee7f65e97b9f4ce36ce7">atom_dec</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic decrement operations.</span>
<a name="l02710"></a>02710 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;6&gt;. */</span>
<a name="l02711"></a>02711     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac770940a651ff77bb6cd06fdfe92c572">atom_set</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic set operations.</span>
<a name="l02712"></a>02712 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;5&gt;. */</span>
<a name="l02713"></a>02713     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac6db1125593a9bce780603b3d5a32bf8">atom_clr</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic clear operations.</span>
<a name="l02714"></a>02714 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;4&gt;. */</span>
<a name="l02715"></a>02715     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a221202200046433d8a5b94216e73c77a">atom_swp</a>                     : 1;  <span class="comment">/**&lt; PE does not support atomic swap.</span>
<a name="l02716"></a>02716 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;3&gt;. */</span>
<a name="l02717"></a>02717     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#aaa65a5dc8a6fb543a7d06a69f21a2b81">port_wr</a>                      : 1;  <span class="comment">/**&lt; PE can port write operations.</span>
<a name="l02718"></a>02718 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;2&gt;. */</span>
<a name="l02719"></a>02719     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a88f1638b50b655808ecac13016047317">reserved_0_1</a>                 : 2;
<a name="l02720"></a>02720 <span class="preprocessor">#else</span>
<a name="l02721"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a88f1638b50b655808ecac13016047317">02721</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a88f1638b50b655808ecac13016047317">reserved_0_1</a>                 : 2;
<a name="l02722"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#aaa65a5dc8a6fb543a7d06a69f21a2b81">02722</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#aaa65a5dc8a6fb543a7d06a69f21a2b81">port_wr</a>                      : 1;
<a name="l02723"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a221202200046433d8a5b94216e73c77a">02723</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a221202200046433d8a5b94216e73c77a">atom_swp</a>                     : 1;
<a name="l02724"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac6db1125593a9bce780603b3d5a32bf8">02724</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac6db1125593a9bce780603b3d5a32bf8">atom_clr</a>                     : 1;
<a name="l02725"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac770940a651ff77bb6cd06fdfe92c572">02725</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac770940a651ff77bb6cd06fdfe92c572">atom_set</a>                     : 1;
<a name="l02726"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acfed67b4ec3fee7f65e97b9f4ce36ce7">02726</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acfed67b4ec3fee7f65e97b9f4ce36ce7">atom_dec</a>                     : 1;
<a name="l02727"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a27589cc4802afd9075db5ccc04c58e51">02727</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a27589cc4802afd9075db5ccc04c58e51">atom_inc</a>                     : 1;
<a name="l02728"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#aa3e3b46a8dba34ac6b45a482d212ebc8">02728</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#aa3e3b46a8dba34ac6b45a482d212ebc8">testswap</a>                     : 1;
<a name="l02729"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a5684725cc98aa292378d2dc5f91da1f4">02729</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a5684725cc98aa292378d2dc5f91da1f4">compswap</a>                     : 1;
<a name="l02730"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a99d0d1535f12bad3506a77b8e060c6f2">02730</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a99d0d1535f12bad3506a77b8e060c6f2">doorbell</a>                     : 1;
<a name="l02731"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ae6b183be9273bacec09ad2c4da459c8e">02731</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ae6b183be9273bacec09ad2c4da459c8e">msg</a>                          : 1;
<a name="l02732"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#adbd3130e2ac7eb680245d0b3fcb4973d">02732</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#adbd3130e2ac7eb680245d0b3fcb4973d">write_r</a>                      : 1;
<a name="l02733"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a4166f5233b17fa90efecd6f7b71d9fff">02733</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a4166f5233b17fa90efecd6f7b71d9fff">swrite</a>                       : 1;
<a name="l02734"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a240cdb85381752fa54e30a1ee7d51bc0">02734</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a240cdb85381752fa54e30a1ee7d51bc0">write</a>                        : 1;
<a name="l02735"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#af6c9a8d90e5e747105d796bcf1b08f85">02735</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#af6c9a8d90e5e747105d796bcf1b08f85">read</a>                         : 1;
<a name="l02736"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a06d61e21f32b1dc111683556e698da06">02736</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a06d61e21f32b1dc111683556e698da06">reserved_16_21</a>               : 6;
<a name="l02737"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ae64dee90285591ad3b5b40e559095a45">02737</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ae64dee90285591ad3b5b40e559095a45">tlb_invs</a>                     : 1;
<a name="l02738"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acdb8c01853f638ddc8cce8b7f2e811b6">02738</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acdb8c01853f638ddc8cce8b7f2e811b6">tlb_inv</a>                      : 1;
<a name="l02739"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acc6a2492bbe7f203af29611adffea7a8">02739</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#acc6a2492bbe7f203af29611adffea7a8">i_invald</a>                     : 1;
<a name="l02740"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a195e90b2a9d1691410bf8ee9c329429f">02740</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a195e90b2a9d1691410bf8ee9c329429f">io_read</a>                      : 1;
<a name="l02741"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ad52bffaf29c23ec6941745d57f537b85">02741</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ad52bffaf29c23ec6941745d57f537b85">d_flush</a>                      : 1;
<a name="l02742"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a1a17ffab8a48466efebbe94a89c29a59">02742</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a1a17ffab8a48466efebbe94a89c29a59">castout</a>                      : 1;
<a name="l02743"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a423d6ff50da977025a4539fd4d4ced7a">02743</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a423d6ff50da977025a4539fd4d4ced7a">d_invald</a>                     : 1;
<a name="l02744"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a136d39cdbf75dbc1e03d46e62708f138">02744</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a136d39cdbf75dbc1e03d46e62708f138">rd_own</a>                       : 1;
<a name="l02745"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a34c6191e69354b9baaf9a452351e6677">02745</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#a34c6191e69354b9baaf9a452351e6677">i_read</a>                       : 1;
<a name="l02746"></a><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac97f0cf52db2ff13fd9fe47e14c881ed">02746</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html#ac97f0cf52db2ff13fd9fe47e14c881ed">gsm_read</a>                     : 1;
<a name="l02747"></a>02747 <span class="preprocessor">#endif</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a7c165663e0d616660225ac867ddf1990">s</a>;
<a name="l02749"></a><a class="code" href="unioncvmx__sriomaintx__dst__ops.html#af336a69326d61033e300534301b3c3da">02749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html">cvmx_sriomaintx_dst_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__dst__ops.html#af336a69326d61033e300534301b3c3da">cn63xx</a>;
<a name="l02750"></a><a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a65369162890daabfdeeb183f3828b74a">02750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html">cvmx_sriomaintx_dst_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a65369162890daabfdeeb183f3828b74a">cn63xxp1</a>;
<a name="l02751"></a><a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a3b6570732c5e0467d3c8672246fb29ad">02751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html">cvmx_sriomaintx_dst_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a3b6570732c5e0467d3c8672246fb29ad">cn66xx</a>;
<a name="l02752"></a><a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a1c8268a5465585564b24dca02b869ed5">02752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__dst__ops_1_1cvmx__sriomaintx__dst__ops__s.html">cvmx_sriomaintx_dst_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__dst__ops.html#a1c8268a5465585564b24dca02b869ed5">cnf75xx</a>;
<a name="l02753"></a>02753 };
<a name="l02754"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a4e2ae4fc76dc7f81a5f42c7ae0f98394">02754</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__dst__ops.html" title="cvmx_sriomaint::_dst_ops">cvmx_sriomaintx_dst_ops</a> <a class="code" href="unioncvmx__sriomaintx__dst__ops.html" title="cvmx_sriomaint::_dst_ops">cvmx_sriomaintx_dst_ops_t</a>;
<a name="l02755"></a>02755 <span class="comment"></span>
<a name="l02756"></a>02756 <span class="comment">/**</span>
<a name="l02757"></a>02757 <span class="comment"> * cvmx_sriomaint#_erb_attr_capt</span>
<a name="l02758"></a>02758 <span class="comment"> *</span>
<a name="l02759"></a>02759 <span class="comment"> * This register contains the information captured during the error.</span>
<a name="l02760"></a>02760 <span class="comment"> * The hardware will not update this register (i.e. this register is locked) while</span>
<a name="l02761"></a>02761 <span class="comment"> * VALID is set in this CSR.</span>
<a name="l02762"></a>02762 <span class="comment"> * The hardware sets SRIO_INT_REG[PHY_ERB] every time it sets VALID in this CSR.</span>
<a name="l02763"></a>02763 <span class="comment"> * To handle the interrupt, the following procedure may be best:</span>
<a name="l02764"></a>02764 <span class="comment"> *</span>
<a name="l02765"></a>02765 <span class="comment"> * (1) read this CSR, corresponding SRIOMAINT()_ERB_ERR_DET, SRIOMAINT()_ERB_PACK_SYM_CAPT,</span>
<a name="l02766"></a>02766 <span class="comment"> * SRIOMAINT()_ERB_PACK_CAPT_1, SRIOMAINT()_ERB_PACK_CAPT_2, and SRIOMAINT()_ERB_PACK_CAPT_3.</span>
<a name="l02767"></a>02767 <span class="comment"> * (2) Write VALID in this CSR to 0.</span>
<a name="l02768"></a>02768 <span class="comment"> * (3) clear SRIO_INT_REG[PHY_ERB].</span>
<a name="l02769"></a>02769 <span class="comment"> */</span>
<a name="l02770"></a><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html">02770</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html" title="cvmx_sriomaint::_erb_attr_capt">cvmx_sriomaintx_erb_attr_capt</a> {
<a name="l02771"></a><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a1fed69ee0ccee9f5fd1cb500740999b8">02771</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a1fed69ee0ccee9f5fd1cb500740999b8">u32</a>;
<a name="l02772"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html">02772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html">cvmx_sriomaintx_erb_attr_capt_s</a> {
<a name="l02773"></a>02773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#ac0ebbb5827a516a3d193c7a1df77963b">inf_type</a>                     : 3;  <span class="comment">/**&lt; Type of information logged.</span>
<a name="l02775"></a>02775 <span class="comment">                                                         0x0 = Packet.</span>
<a name="l02776"></a>02776 <span class="comment">                                                         0x2 = Short control symbol</span>
<a name="l02777"></a>02777 <span class="comment">                                                         (use only first capture register).</span>
<a name="l02778"></a>02778 <span class="comment">                                                         0x4 = Implementation specific error reporting.</span>
<a name="l02779"></a>02779 <span class="comment">                                                         else = Reserved */</span>
<a name="l02780"></a>02780     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#a2125d4e151a78c5c40e4c186c320ae7d">err_type</a>                     : 5;  <span class="comment">/**&lt; The encoded value of the 31 minus the bit in</span>
<a name="l02781"></a>02781 <span class="comment">                                                         SRIOMAINT()_ERB_ERR_DET that describes the error</span>
<a name="l02782"></a>02782 <span class="comment">                                                         captured in SRIOMAINT()_ERB_()CAPT Registers.</span>
<a name="l02783"></a>02783 <span class="comment">                                                         (For example a value of 5 indicates 31-5 = bit 26). */</span>
<a name="l02784"></a>02784     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#ad3fb0b686be574f77e8a79ff51415321">err_info</a>                     : 20; <span class="comment">/**&lt; Error info.</span>
<a name="l02785"></a>02785 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02786"></a>02786 <span class="comment">                                                         ERR_TYPE Bits   Description</span>
<a name="l02787"></a>02787 <span class="comment">                                                         -------- ------ -----------</span>
<a name="l02788"></a>02788 <span class="comment">                                                         0        23     TX Protocol Error</span>
<a name="l02789"></a>02789 <span class="comment">                                                                  22     RX Protocol Error</span>
<a name="l02790"></a>02790 <span class="comment">                                                                  21     TX Link Response Timeout</span>
<a name="l02791"></a>02791 <span class="comment">                                                                  20     TX ACKID Timeout</span>
<a name="l02792"></a>02792 <span class="comment">                                                                  - 19:16  Reserved</span>
<a name="l02793"></a>02793 <span class="comment">                                                                  - 15:12  TX Protocol ID</span>
<a name="l02794"></a>02794 <span class="comment">                                                                           1 = Rcvd Unexpected Link Response</span>
<a name="l02795"></a>02795 <span class="comment">                                                                           2 = Rcvd Link Response before Req</span>
<a name="l02796"></a>02796 <span class="comment">                                                                           3 = Rcvd NACK servicing NACK</span>
<a name="l02797"></a>02797 <span class="comment">                                                                           4 = Rcvd NACK</span>
<a name="l02798"></a>02798 <span class="comment">                                                                           5 = Rcvd RETRY servicing RETRY</span>
<a name="l02799"></a>02799 <span class="comment">                                                                           6 = Rcvd RETRY servicing NACK</span>
<a name="l02800"></a>02800 <span class="comment">                                                                           7 = Rcvd ACK servicing RETRY</span>
<a name="l02801"></a>02801 <span class="comment">                                                                           8 = Rcvd ACK servicing NACK</span>
<a name="l02802"></a>02802 <span class="comment">                                                                           9 = Unexp ACKID on ACK or RETRY</span>
<a name="l02803"></a>02803 <span class="comment">                                                                           10 = Unexp ACK or RETRY</span>
<a name="l02804"></a>02804 <span class="comment">                                                                 - 11:8   Reserved</span>
<a name="l02805"></a>02805 <span class="comment">                                                                - 7:4   RX Protocol ID</span>
<a name="l02806"></a>02806 <span class="comment">                                                                           1 = Rcvd EOP w/o Prev SOP</span>
<a name="l02807"></a>02807 <span class="comment">                                                                           2 = Rcvd STOMP w/o Prev SOP</span>
<a name="l02808"></a>02808 <span class="comment">                                                                           3 = Unexp RESTART</span>
<a name="l02809"></a>02809 <span class="comment">                                                                           4 = Redundant Status from LinkReq</span>
<a name="l02810"></a>02810 <span class="comment">                                                         9-16   23:20  RX K Bits</span>
<a name="l02811"></a>02811 <span class="comment">                                                                - 19:0   Reserved</span>
<a name="l02812"></a>02812 <span class="comment">                                                         26     23:20  RX K Bits</span>
<a name="l02813"></a>02813 <span class="comment">                                                                - 19:0   Reserved</span>
<a name="l02814"></a>02814 <span class="comment">                                                         27     23:12  Type</span>
<a name="l02815"></a>02815 <span class="comment">                                                                        0x000 TX</span>
<a name="l02816"></a>02816 <span class="comment">                                                                        0x010 RX</span>
<a name="l02817"></a>02817 <span class="comment">                                                                - 11:8   RX or TX Protocol ID (see above)</span>
<a name="l02818"></a>02818 <span class="comment">                                                                - 7:4   Reserved</span>
<a name="l02819"></a>02819 <span class="comment">                                                         30     23:20  RX K Bits</span>
<a name="l02820"></a>02820 <span class="comment">                                                                - 19:0   Reserved</span>
<a name="l02821"></a>02821 <span class="comment">                                                         31     23:16  ACKID Timeout 0x2</span>
<a name="l02822"></a>02822 <span class="comment">                                                                - 15:14  Reserved</span>
<a name="l02823"></a>02823 <span class="comment">                                                                - 13:8   AckID</span>
<a name="l02824"></a>02824 <span class="comment">                                                                - 7:4   Reserved</span>
<a name="l02825"></a>02825 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l02826"></a>02826 <span class="comment">                                                         All others ERR_TYPEs are reserved. */</span>
<a name="l02827"></a>02827     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#af06b3b52a67284429a2d8a23fb783530">reserved_1_3</a>                 : 3;
<a name="l02828"></a>02828     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#aa6e3d80d120d69065b3a8c084658ac9a">valid</a>                        : 1;  <span class="comment">/**&lt; This bit is set by hardware to indicate that the</span>
<a name="l02829"></a>02829 <span class="comment">                                                         packet/control symbol capture registers contain</span>
<a name="l02830"></a>02830 <span class="comment">                                                         valid information. For control symbols, only</span>
<a name="l02831"></a>02831 <span class="comment">                                                         capture register 0 will contain meaningful</span>
<a name="l02832"></a>02832 <span class="comment">                                                         information.  This bit must be cleared by software</span>
<a name="l02833"></a>02833 <span class="comment">                                                         to allow capture of other errors. */</span>
<a name="l02834"></a>02834 <span class="preprocessor">#else</span>
<a name="l02835"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#aa6e3d80d120d69065b3a8c084658ac9a">02835</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#aa6e3d80d120d69065b3a8c084658ac9a">valid</a>                        : 1;
<a name="l02836"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#af06b3b52a67284429a2d8a23fb783530">02836</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#af06b3b52a67284429a2d8a23fb783530">reserved_1_3</a>                 : 3;
<a name="l02837"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#ad3fb0b686be574f77e8a79ff51415321">02837</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#ad3fb0b686be574f77e8a79ff51415321">err_info</a>                     : 20;
<a name="l02838"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#a2125d4e151a78c5c40e4c186c320ae7d">02838</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#a2125d4e151a78c5c40e4c186c320ae7d">err_type</a>                     : 5;
<a name="l02839"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#ac0ebbb5827a516a3d193c7a1df77963b">02839</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html#ac0ebbb5827a516a3d193c7a1df77963b">inf_type</a>                     : 3;
<a name="l02840"></a>02840 <span class="preprocessor">#endif</span>
<a name="l02841"></a>02841 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a298e5553f7ab7b9223368d3cc05b5893">s</a>;
<a name="l02842"></a><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a1450399558d18c8912c58b54155071e8">02842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html">cvmx_sriomaintx_erb_attr_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a1450399558d18c8912c58b54155071e8">cn63xx</a>;
<a name="l02843"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html">02843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html">cvmx_sriomaintx_erb_attr_capt_cn63xxp1</a> {
<a name="l02844"></a>02844 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02845"></a>02845 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#abb8562bb979947c347ae677ea9049d3b">inf_type</a>                     : 3;  <span class="comment">/**&lt; Type of Information Logged.</span>
<a name="l02846"></a>02846 <span class="comment">                                                         000 - Packet</span>
<a name="l02847"></a>02847 <span class="comment">                                                         010 - Short Control Symbol</span>
<a name="l02848"></a>02848 <span class="comment">                                                               (use only first capture register)</span>
<a name="l02849"></a>02849 <span class="comment">                                                         All Others Reserved */</span>
<a name="l02850"></a>02850     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#a727c4d1840d7801a07adeb49c1012fcc">err_type</a>                     : 5;  <span class="comment">/**&lt; The encoded value of the 31 minus the bit in</span>
<a name="l02851"></a>02851 <span class="comment">                                                         SRIOMAINT(0..1)_ERB_ERR_DET that describes the error</span>
<a name="l02852"></a>02852 <span class="comment">                                                         captured in SRIOMAINT(0..1)_ERB_*CAPT Registers.</span>
<a name="l02853"></a>02853 <span class="comment">                                                         (For example a value of 5 indicates 31-5 = bit 26) */</span>
<a name="l02854"></a>02854     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#a30dfc78a1d8f688fb2ce4e48e2989796">reserved_1_23</a>                : 23;
<a name="l02855"></a>02855     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#af212431bf03e301b34f07fa3ee6d0647">valid</a>                        : 1;  <span class="comment">/**&lt; This bit is set by hardware to indicate that the</span>
<a name="l02856"></a>02856 <span class="comment">                                                         Packet/control symbol capture registers contain</span>
<a name="l02857"></a>02857 <span class="comment">                                                         valid information. For control symbols, only</span>
<a name="l02858"></a>02858 <span class="comment">                                                         capture register 0 will contain meaningful</span>
<a name="l02859"></a>02859 <span class="comment">                                                         information.  This bit must be cleared by software</span>
<a name="l02860"></a>02860 <span class="comment">                                                         to allow capture of other errors. */</span>
<a name="l02861"></a>02861 <span class="preprocessor">#else</span>
<a name="l02862"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#af212431bf03e301b34f07fa3ee6d0647">02862</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#af212431bf03e301b34f07fa3ee6d0647">valid</a>                        : 1;
<a name="l02863"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#a30dfc78a1d8f688fb2ce4e48e2989796">02863</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#a30dfc78a1d8f688fb2ce4e48e2989796">reserved_1_23</a>                : 23;
<a name="l02864"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#a727c4d1840d7801a07adeb49c1012fcc">02864</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#a727c4d1840d7801a07adeb49c1012fcc">err_type</a>                     : 5;
<a name="l02865"></a><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#abb8562bb979947c347ae677ea9049d3b">02865</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__cn63xxp1.html#abb8562bb979947c347ae677ea9049d3b">inf_type</a>                     : 3;
<a name="l02866"></a>02866 <span class="preprocessor">#endif</span>
<a name="l02867"></a>02867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a44ad887465ff1646137347bbeb507d07">cn63xxp1</a>;
<a name="l02868"></a><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a39272ef36dbf99f4808d6e255ff2eb5f">02868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html">cvmx_sriomaintx_erb_attr_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#a39272ef36dbf99f4808d6e255ff2eb5f">cn66xx</a>;
<a name="l02869"></a><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#ac5f025bc924ea735e78575ae3ecc7ea0">02869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__attr__capt_1_1cvmx__sriomaintx__erb__attr__capt__s.html">cvmx_sriomaintx_erb_attr_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html#ac5f025bc924ea735e78575ae3ecc7ea0">cnf75xx</a>;
<a name="l02870"></a>02870 };
<a name="l02871"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ad9590975c59d8c776f9b93c5edbef608">02871</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html" title="cvmx_sriomaint::_erb_attr_capt">cvmx_sriomaintx_erb_attr_capt</a> <a class="code" href="unioncvmx__sriomaintx__erb__attr__capt.html" title="cvmx_sriomaint::_erb_attr_capt">cvmx_sriomaintx_erb_attr_capt_t</a>;
<a name="l02872"></a>02872 <span class="comment"></span>
<a name="l02873"></a>02873 <span class="comment">/**</span>
<a name="l02874"></a>02874 <span class="comment"> * cvmx_sriomaint#_erb_err_det</span>
<a name="l02875"></a>02875 <span class="comment"> *</span>
<a name="l02876"></a>02876 <span class="comment"> * The Error Detect Register indicates physical layer transmission errors detected by the</span>
<a name="l02877"></a>02877 <span class="comment"> * hardware. The hardware will not update this register (i.e. this register is locked) while</span>
<a name="l02878"></a>02878 <span class="comment"> * SRIOMAINT()_ERB_ATTR_CAPT[VALID] is set.</span>
<a name="l02879"></a>02879 <span class="comment"> */</span>
<a name="l02880"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html">02880</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html" title="cvmx_sriomaint::_erb_err_det">cvmx_sriomaintx_erb_err_det</a> {
<a name="l02881"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a248f7725ed029399dfff816de596a3e5">02881</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a248f7725ed029399dfff816de596a3e5">u32</a>;
<a name="l02882"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html">02882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html">cvmx_sriomaintx_erb_err_det_s</a> {
<a name="l02883"></a>02883 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02884"></a>02884 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#af2d67e0b9bed0365613dc99028603673">imp_err</a>                      : 1;  <span class="comment">/**&lt; Implementation specific error. */</span>
<a name="l02885"></a>02885     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9d006c9a5d6145deab8b8f6572bec267">reserved_23_30</a>               : 8;
<a name="l02886"></a>02886     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a35742028f6e2844ba223814edd2fdc21">ctl_crc</a>                      : 1;  <span class="comment">/**&lt; Received a control symbol with a bad CRC value.</span>
<a name="l02887"></a>02887 <span class="comment">                                                         Complete symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02888"></a>02888     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9a35c7a632fc277e764b4d2e6a2575c6">uns_id</a>                       : 1;  <span class="comment">/**&lt; Received an acknowledge control symbol with an</span>
<a name="l02889"></a>02889 <span class="comment">                                                         unexpected ackID (packet-accepted or packet_retry).</span>
<a name="l02890"></a>02890 <span class="comment">                                                         Partial symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02891"></a>02891     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a2578bd5892aa36bc6af8bb5bbf044646">nack</a>                         : 1;  <span class="comment">/**&lt; Received packet-not-accepted acknowledge control</span>
<a name="l02892"></a>02892 <span class="comment">                                                         symbols.</span>
<a name="l02893"></a>02893 <span class="comment">                                                         Partial symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02894"></a>02894     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9ea2e996cf0e80c395579c4e74d1e585">out_ack</a>                      : 1;  <span class="comment">/**&lt; Received packet with unexpected ackID value.</span>
<a name="l02895"></a>02895 <span class="comment">                                                         Header in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02896"></a>02896     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a87436319fdcc650784bc76f6df075479">pkt_crc</a>                      : 1;  <span class="comment">/**&lt; Received a packet with a bad CRC value.</span>
<a name="l02897"></a>02897 <span class="comment">                                                         Header in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02898"></a>02898     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#af84525b50947aa2fbfeb0162ea2b05de">size</a>                         : 1;  <span class="comment">/**&lt; Received packet which exceeds the maximum allowed</span>
<a name="l02899"></a>02899 <span class="comment">                                                         size of 276 bytes.</span>
<a name="l02900"></a>02900 <span class="comment">                                                         Header in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02901"></a>02901     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a06fe098713c5997421bb39209845aa9c">inv_char</a>                     : 1;  <span class="comment">/**&lt; Received illegal, 8B/10B error  or undefined</span>
<a name="l02902"></a>02902 <span class="comment">                                                         codegroup within a packet.</span>
<a name="l02903"></a>02903 <span class="comment">                                                         Header in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02904"></a>02904     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a0008f22a35f41c6ce9db9eb8b48cf8e5">inv_data</a>                     : 1;  <span class="comment">/**&lt; Received data codegroup or 8B/10B error within an</span>
<a name="l02905"></a>02905 <span class="comment">                                                         IDLE sequence.</span>
<a name="l02906"></a>02906 <span class="comment">                                                         Header in SRIOMAINT()_ERB_PACK_SYM_CAPT */</span>
<a name="l02907"></a>02907     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a88daf1810c81534bade8e4c07442a7fc">reserved_6_14</a>                : 9;
<a name="l02908"></a>02908     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a4cabc6ea09d6d3fdde582c489beabb30">bad_ack</a>                      : 1;  <span class="comment">/**&lt; Link_response received with an ackID that is not</span>
<a name="l02909"></a>02909 <span class="comment">                                                         outstanding.</span>
<a name="l02910"></a>02910 <span class="comment">                                                         Partial symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02911"></a>02911     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#aa2d398d152258838291555d39c27f742">proterr</a>                      : 1;  <span class="comment">/**&lt; An unexpected packet or control symbol was</span>
<a name="l02912"></a>02912 <span class="comment">                                                         received.</span>
<a name="l02913"></a>02913 <span class="comment">                                                         Partial symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02914"></a>02914     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#acc25887a2af22838cb5021bcc25dc8f4">f_toggle</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02915"></a>02915     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a459e38cc781c3a8a2540fc5ab6876634">del_err</a>                      : 1;  <span class="comment">/**&lt; Received illegal or undefined codegroup</span>
<a name="l02916"></a>02916 <span class="comment">                                                         (either INV_DATA or INV_CHAR).</span>
<a name="l02917"></a>02917 <span class="comment">                                                         Complete symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02918"></a>02918     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#ac9e7c137fc2e3fc5e4765a4486811f69">uns_ack</a>                      : 1;  <span class="comment">/**&lt; An unexpected acknowledge control symbol was received.</span>
<a name="l02919"></a>02919 <span class="comment">                                                         Partial symbol in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02920"></a>02920     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a904fa87a01615f8c285d4af89fe6c4a6">lnk_tout</a>                     : 1;  <span class="comment">/**&lt; An acknowledge or link-response control symbol is</span>
<a name="l02921"></a>02921 <span class="comment">                                                         not received within the specified timeout interval</span>
<a name="l02922"></a>02922 <span class="comment">                                                         Partial header in SRIOMAINT()_ERB_PACK_SYM_CAPT. */</span>
<a name="l02923"></a>02923 <span class="preprocessor">#else</span>
<a name="l02924"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a904fa87a01615f8c285d4af89fe6c4a6">02924</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a904fa87a01615f8c285d4af89fe6c4a6">lnk_tout</a>                     : 1;
<a name="l02925"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#ac9e7c137fc2e3fc5e4765a4486811f69">02925</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#ac9e7c137fc2e3fc5e4765a4486811f69">uns_ack</a>                      : 1;
<a name="l02926"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a459e38cc781c3a8a2540fc5ab6876634">02926</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a459e38cc781c3a8a2540fc5ab6876634">del_err</a>                      : 1;
<a name="l02927"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#acc25887a2af22838cb5021bcc25dc8f4">02927</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#acc25887a2af22838cb5021bcc25dc8f4">f_toggle</a>                     : 1;
<a name="l02928"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#aa2d398d152258838291555d39c27f742">02928</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#aa2d398d152258838291555d39c27f742">proterr</a>                      : 1;
<a name="l02929"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a4cabc6ea09d6d3fdde582c489beabb30">02929</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a4cabc6ea09d6d3fdde582c489beabb30">bad_ack</a>                      : 1;
<a name="l02930"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a88daf1810c81534bade8e4c07442a7fc">02930</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a88daf1810c81534bade8e4c07442a7fc">reserved_6_14</a>                : 9;
<a name="l02931"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a0008f22a35f41c6ce9db9eb8b48cf8e5">02931</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a0008f22a35f41c6ce9db9eb8b48cf8e5">inv_data</a>                     : 1;
<a name="l02932"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a06fe098713c5997421bb39209845aa9c">02932</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a06fe098713c5997421bb39209845aa9c">inv_char</a>                     : 1;
<a name="l02933"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#af84525b50947aa2fbfeb0162ea2b05de">02933</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#af84525b50947aa2fbfeb0162ea2b05de">size</a>                         : 1;
<a name="l02934"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a87436319fdcc650784bc76f6df075479">02934</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a87436319fdcc650784bc76f6df075479">pkt_crc</a>                      : 1;
<a name="l02935"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9ea2e996cf0e80c395579c4e74d1e585">02935</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9ea2e996cf0e80c395579c4e74d1e585">out_ack</a>                      : 1;
<a name="l02936"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a2578bd5892aa36bc6af8bb5bbf044646">02936</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a2578bd5892aa36bc6af8bb5bbf044646">nack</a>                         : 1;
<a name="l02937"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9a35c7a632fc277e764b4d2e6a2575c6">02937</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9a35c7a632fc277e764b4d2e6a2575c6">uns_id</a>                       : 1;
<a name="l02938"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a35742028f6e2844ba223814edd2fdc21">02938</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a35742028f6e2844ba223814edd2fdc21">ctl_crc</a>                      : 1;
<a name="l02939"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9d006c9a5d6145deab8b8f6572bec267">02939</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#a9d006c9a5d6145deab8b8f6572bec267">reserved_23_30</a>               : 8;
<a name="l02940"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#af2d67e0b9bed0365613dc99028603673">02940</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html#af2d67e0b9bed0365613dc99028603673">imp_err</a>                      : 1;
<a name="l02941"></a>02941 <span class="preprocessor">#endif</span>
<a name="l02942"></a>02942 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a5c34d3fc73de5e4eb545e4cd0b197045">s</a>;
<a name="l02943"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a6cdff8088e52ae1981dbda0c2ed4d72a">02943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html">cvmx_sriomaintx_erb_err_det_s</a>  <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a6cdff8088e52ae1981dbda0c2ed4d72a">cn63xx</a>;
<a name="l02944"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html">02944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html">cvmx_sriomaintx_erb_err_det_cn63xxp1</a> {
<a name="l02945"></a>02945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02946"></a>02946 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a112ad3c3aeeaa84f383c4278ad457078">reserved_23_31</a>               : 9;
<a name="l02947"></a>02947     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab3a4d7e46f4dded65c14d5b1d63000f6">ctl_crc</a>                      : 1;  <span class="comment">/**&lt; Received a control symbol with a bad CRC value</span>
<a name="l02948"></a>02948 <span class="comment">                                                         Complete Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02949"></a>02949     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a6c0dbd008c1c4269c28e24b0279543ad">uns_id</a>                       : 1;  <span class="comment">/**&lt; Received an acknowledge control symbol with an</span>
<a name="l02950"></a>02950 <span class="comment">                                                         unexpected ackID (packet-accepted or packet_retry)</span>
<a name="l02951"></a>02951 <span class="comment">                                                         Partial Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02952"></a>02952     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#adb279b32eb36384b85eb72d4994a51bd">nack</a>                         : 1;  <span class="comment">/**&lt; Received packet-not-accepted acknowledge control</span>
<a name="l02953"></a>02953 <span class="comment">                                                         symbols.</span>
<a name="l02954"></a>02954 <span class="comment">                                                         Partial Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02955"></a>02955     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a520c1141b6a22d41be81ffae7c66629d">out_ack</a>                      : 1;  <span class="comment">/**&lt; Received packet with unexpected ackID value</span>
<a name="l02956"></a>02956 <span class="comment">                                                         Header in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02957"></a>02957     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a3e412c93d9723dc8a6557b7b6cb65284">pkt_crc</a>                      : 1;  <span class="comment">/**&lt; Received a packet with a bad CRC value</span>
<a name="l02958"></a>02958 <span class="comment">                                                         Header in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02959"></a>02959     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab42cd9e4d1222dfc789cab2139e7824f">size</a>                         : 1;  <span class="comment">/**&lt; Received packet which exceeds the maximum allowed</span>
<a name="l02960"></a>02960 <span class="comment">                                                         size of 276 bytes.</span>
<a name="l02961"></a>02961 <span class="comment">                                                         Header in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02962"></a>02962     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#acc44274f22f31cd8c5c58988c7738944">reserved_6_16</a>                : 11;
<a name="l02963"></a>02963     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab4294d038df364b33de62e9adbb0a1ab">bad_ack</a>                      : 1;  <span class="comment">/**&lt; Link_response received with an ackID that is not</span>
<a name="l02964"></a>02964 <span class="comment">                                                         outstanding.</span>
<a name="l02965"></a>02965 <span class="comment">                                                         Partial Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02966"></a>02966     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#aadb4d4f8346b5ebdcd36f5a70bc45bed">proterr</a>                      : 1;  <span class="comment">/**&lt; An unexpected packet or control symbol was</span>
<a name="l02967"></a>02967 <span class="comment">                                                         received.</span>
<a name="l02968"></a>02968 <span class="comment">                                                         Partial Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02969"></a>02969     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a74e462e569ea2830f24dd4652f403599">f_toggle</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02970"></a>02970     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a26ee5347e8fd0613673998dcc1ee892a">del_err</a>                      : 1;  <span class="comment">/**&lt; Received illegal or undefined codegroup.</span>
<a name="l02971"></a>02971 <span class="comment">                                                         (either INV_DATA or INV_CHAR) (Pass 2)</span>
<a name="l02972"></a>02972 <span class="comment">                                                         Complete Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02973"></a>02973     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#aa712835301ec2643c228334e90c87603">uns_ack</a>                      : 1;  <span class="comment">/**&lt; An unexpected acknowledge control symbol was</span>
<a name="l02974"></a>02974 <span class="comment">                                                         received.</span>
<a name="l02975"></a>02975 <span class="comment">                                                         Partial Symbol in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02976"></a>02976     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a274405fdcad2bc07f94e8fd72f38689d">lnk_tout</a>                     : 1;  <span class="comment">/**&lt; An acknowledge or link-response control symbol is</span>
<a name="l02977"></a>02977 <span class="comment">                                                         not received within the specified timeout interval</span>
<a name="l02978"></a>02978 <span class="comment">                                                         Partial Header in SRIOMAINT(0..1)_ERB_PACK_SYM_CAPT */</span>
<a name="l02979"></a>02979 <span class="preprocessor">#else</span>
<a name="l02980"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a274405fdcad2bc07f94e8fd72f38689d">02980</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a274405fdcad2bc07f94e8fd72f38689d">lnk_tout</a>                     : 1;
<a name="l02981"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#aa712835301ec2643c228334e90c87603">02981</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#aa712835301ec2643c228334e90c87603">uns_ack</a>                      : 1;
<a name="l02982"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a26ee5347e8fd0613673998dcc1ee892a">02982</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a26ee5347e8fd0613673998dcc1ee892a">del_err</a>                      : 1;
<a name="l02983"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a74e462e569ea2830f24dd4652f403599">02983</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a74e462e569ea2830f24dd4652f403599">f_toggle</a>                     : 1;
<a name="l02984"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#aadb4d4f8346b5ebdcd36f5a70bc45bed">02984</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#aadb4d4f8346b5ebdcd36f5a70bc45bed">proterr</a>                      : 1;
<a name="l02985"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab4294d038df364b33de62e9adbb0a1ab">02985</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab4294d038df364b33de62e9adbb0a1ab">bad_ack</a>                      : 1;
<a name="l02986"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#acc44274f22f31cd8c5c58988c7738944">02986</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#acc44274f22f31cd8c5c58988c7738944">reserved_6_16</a>                : 11;
<a name="l02987"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab42cd9e4d1222dfc789cab2139e7824f">02987</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab42cd9e4d1222dfc789cab2139e7824f">size</a>                         : 1;
<a name="l02988"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a3e412c93d9723dc8a6557b7b6cb65284">02988</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a3e412c93d9723dc8a6557b7b6cb65284">pkt_crc</a>                      : 1;
<a name="l02989"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a520c1141b6a22d41be81ffae7c66629d">02989</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a520c1141b6a22d41be81ffae7c66629d">out_ack</a>                      : 1;
<a name="l02990"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#adb279b32eb36384b85eb72d4994a51bd">02990</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#adb279b32eb36384b85eb72d4994a51bd">nack</a>                         : 1;
<a name="l02991"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a6c0dbd008c1c4269c28e24b0279543ad">02991</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a6c0dbd008c1c4269c28e24b0279543ad">uns_id</a>                       : 1;
<a name="l02992"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab3a4d7e46f4dded65c14d5b1d63000f6">02992</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#ab3a4d7e46f4dded65c14d5b1d63000f6">ctl_crc</a>                      : 1;
<a name="l02993"></a><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a112ad3c3aeeaa84f383c4278ad457078">02993</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__cn63xxp1.html#a112ad3c3aeeaa84f383c4278ad457078">reserved_23_31</a>               : 9;
<a name="l02994"></a>02994 <span class="preprocessor">#endif</span>
<a name="l02995"></a>02995 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a9c330be356b4b65db8b47efe5b31980c">cn63xxp1</a>;
<a name="l02996"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a9b0160860df38d267c9b3b1ce55e8a58">02996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html">cvmx_sriomaintx_erb_err_det_s</a>  <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a9b0160860df38d267c9b3b1ce55e8a58">cn66xx</a>;
<a name="l02997"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a879790f8da751b81d8bc4345a9252a11">02997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__det_1_1cvmx__sriomaintx__erb__err__det__s.html">cvmx_sriomaintx_erb_err_det_s</a>  <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html#a879790f8da751b81d8bc4345a9252a11">cnf75xx</a>;
<a name="l02998"></a>02998 };
<a name="l02999"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a54960f15692d5d08fc461cd383cbb206">02999</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__det.html" title="cvmx_sriomaint::_erb_err_det">cvmx_sriomaintx_erb_err_det</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__det.html" title="cvmx_sriomaint::_erb_err_det">cvmx_sriomaintx_erb_err_det_t</a>;
<a name="l03000"></a>03000 <span class="comment"></span>
<a name="l03001"></a>03001 <span class="comment">/**</span>
<a name="l03002"></a>03002 <span class="comment"> * cvmx_sriomaint#_erb_err_rate</span>
<a name="l03003"></a>03003 <span class="comment"> *</span>
<a name="l03004"></a>03004 <span class="comment"> * This register is used with the error rate threshold register to monitor and control</span>
<a name="l03005"></a>03005 <span class="comment"> * the reporting of transmission errors.</span>
<a name="l03006"></a>03006 <span class="comment"> */</span>
<a name="l03007"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html">03007</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html" title="cvmx_sriomaint::_erb_err_rate">cvmx_sriomaintx_erb_err_rate</a> {
<a name="l03008"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#ac62c33ed8c20300cc3a2e22759c067cc">03008</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#ac62c33ed8c20300cc3a2e22759c067cc">u32</a>;
<a name="l03009"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html">03009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html">cvmx_sriomaintx_erb_err_rate_s</a> {
<a name="l03010"></a>03010 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a24d72a06785646abac707b4c5c5f8dbe">err_bias</a>                     : 8;  <span class="comment">/**&lt; These bits provide the error rate bias value.</span>
<a name="l03012"></a>03012 <span class="comment">                                                         0x00 = do not decrement the error rate counter.</span>
<a name="l03013"></a>03013 <span class="comment">                                                         0x01 = decrement every 1ms (+/-34%).</span>
<a name="l03014"></a>03014 <span class="comment">                                                         0x02 = decrement every 10ms (+/-34%).</span>
<a name="l03015"></a>03015 <span class="comment">                                                         0x04 = decrement every 100ms (+/-34%).</span>
<a name="l03016"></a>03016 <span class="comment">                                                         0x08 = decrement every 1s (+/-34%).</span>
<a name="l03017"></a>03017 <span class="comment">                                                         0x10 = decrement every 10s (+/-34%).</span>
<a name="l03018"></a>03018 <span class="comment">                                                         0x20 = decrement every 100s (+/-34%).</span>
<a name="l03019"></a>03019 <span class="comment">                                                         0x40 = decrement every 1000s (+/-34%).</span>
<a name="l03020"></a>03020 <span class="comment">                                                         0x80 = decrement every 10000s (+/-34%).</span>
<a name="l03021"></a>03021 <span class="comment">                                                         _ All other values are reserved */</span>
<a name="l03022"></a>03022     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a5c57cecd186f11a14d79c6a654a60747">reserved_18_23</a>               : 6;
<a name="l03023"></a>03023     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#aeaae70cc834487984d4bbc7642cec5c9">rate_lim</a>                     : 2;  <span class="comment">/**&lt; These bits limit the incrementing of the error</span>
<a name="l03024"></a>03024 <span class="comment">                                                         rate counter above the failed threshold trigger.</span>
<a name="l03025"></a>03025 <span class="comment">                                                         0x0 = only count 2 errors above.</span>
<a name="l03026"></a>03026 <span class="comment">                                                         0x1 = only count 4 errors above.</span>
<a name="l03027"></a>03027 <span class="comment">                                                         0x2 = only count 16 error above.</span>
<a name="l03028"></a>03028 <span class="comment">                                                         0x3 = do not limit incrementing the error rate count. */</span>
<a name="l03029"></a>03029     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#ab3d56fad1617a2749e8b781c53524ca6">pk_rate</a>                      : 8;  <span class="comment">/**&lt; Peak value attainted by the error rate counter */</span>
<a name="l03030"></a>03030     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a721db157bd2e99935585f7af2f329944">rate_cnt</a>                     : 8;  <span class="comment">/**&lt; These bits maintain a count of the number of transmission errors that have been</span>
<a name="l03031"></a>03031 <span class="comment">                                                         detected by the port, decremented by the error rate bias mechanism, to create an</span>
<a name="l03032"></a>03032 <span class="comment">                                                         indication of the link error rate. */</span>
<a name="l03033"></a>03033 <span class="preprocessor">#else</span>
<a name="l03034"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a721db157bd2e99935585f7af2f329944">03034</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a721db157bd2e99935585f7af2f329944">rate_cnt</a>                     : 8;
<a name="l03035"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#ab3d56fad1617a2749e8b781c53524ca6">03035</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#ab3d56fad1617a2749e8b781c53524ca6">pk_rate</a>                      : 8;
<a name="l03036"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#aeaae70cc834487984d4bbc7642cec5c9">03036</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#aeaae70cc834487984d4bbc7642cec5c9">rate_lim</a>                     : 2;
<a name="l03037"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a5c57cecd186f11a14d79c6a654a60747">03037</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a5c57cecd186f11a14d79c6a654a60747">reserved_18_23</a>               : 6;
<a name="l03038"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a24d72a06785646abac707b4c5c5f8dbe">03038</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html#a24d72a06785646abac707b4c5c5f8dbe">err_bias</a>                     : 8;
<a name="l03039"></a>03039 <span class="preprocessor">#endif</span>
<a name="l03040"></a>03040 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#a2e593cfdd5622b3196dd5e56c51ec056">s</a>;
<a name="l03041"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#acac9a8127fc22426d05f5f974c62bbca">03041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html">cvmx_sriomaintx_erb_err_rate_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#acac9a8127fc22426d05f5f974c62bbca">cn63xx</a>;
<a name="l03042"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#a6889d2a3e2dc9c9985c2f92c11dfa5d0">03042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html">cvmx_sriomaintx_erb_err_rate_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#a6889d2a3e2dc9c9985c2f92c11dfa5d0">cn63xxp1</a>;
<a name="l03043"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#aad9b96a8761e96ed150c77dcec4754bf">03043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html">cvmx_sriomaintx_erb_err_rate_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#aad9b96a8761e96ed150c77dcec4754bf">cn66xx</a>;
<a name="l03044"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#a1b85e0cc56df3c9416e4e448a00bd1de">03044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate_1_1cvmx__sriomaintx__erb__err__rate__s.html">cvmx_sriomaintx_erb_err_rate_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html#a1b85e0cc56df3c9416e4e448a00bd1de">cnf75xx</a>;
<a name="l03045"></a>03045 };
<a name="l03046"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab43798d40aedd8b4e08a76ee4ebd2b57">03046</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html" title="cvmx_sriomaint::_erb_err_rate">cvmx_sriomaintx_erb_err_rate</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate.html" title="cvmx_sriomaint::_erb_err_rate">cvmx_sriomaintx_erb_err_rate_t</a>;
<a name="l03047"></a>03047 <span class="comment"></span>
<a name="l03048"></a>03048 <span class="comment">/**</span>
<a name="l03049"></a>03049 <span class="comment"> * cvmx_sriomaint#_erb_err_rate_en</span>
<a name="l03050"></a>03050 <span class="comment"> *</span>
<a name="l03051"></a>03051 <span class="comment"> * This register contains the bits that control when an error condition is allowed to increment</span>
<a name="l03052"></a>03052 <span class="comment"> * the error rate counter in the error rate threshold register and lock the error capture</span>
<a name="l03053"></a>03053 <span class="comment"> * registers.</span>
<a name="l03054"></a>03054 <span class="comment"> */</span>
<a name="l03055"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html">03055</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html" title="cvmx_sriomaint::_erb_err_rate_en">cvmx_sriomaintx_erb_err_rate_en</a> {
<a name="l03056"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a1dd04814115dcd5190ab9876bf0d86c7">03056</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a1dd04814115dcd5190ab9876bf0d86c7">u32</a>;
<a name="l03057"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html">03057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html">cvmx_sriomaintx_erb_err_rate_en_s</a> {
<a name="l03058"></a>03058 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03059"></a>03059 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a5e26aaafd1be4685611cf94b0d21343d">imp_err</a>                      : 1;  <span class="comment">/**&lt; Enable implementation specific error. */</span>
<a name="l03060"></a>03060     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a0940c97136e7d969b138b172e0cc08b1">reserved_23_30</a>               : 8;
<a name="l03061"></a>03061     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a215c4a2867a6ea788d5596728e5d968e">ctl_crc</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of control symbols with</span>
<a name="l03062"></a>03062 <span class="comment">                                                         bad CRC values. */</span>
<a name="l03063"></a>03063     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a38775dd72b85961c1bfc03f222bd55d5">uns_id</a>                       : 1;  <span class="comment">/**&lt; Enable error rate counting of acknowledge control</span>
<a name="l03064"></a>03064 <span class="comment">                                                         symbol with unexpected ackIDs</span>
<a name="l03065"></a>03065 <span class="comment">                                                         (packet-accepted or packet_retry). */</span>
<a name="l03066"></a>03066     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a71abebf697f24706e1fdb33e78cd40f3">nack</a>                         : 1;  <span class="comment">/**&lt; Enable error rate counting of packet-not-accepted</span>
<a name="l03067"></a>03067 <span class="comment">                                                         acknowledge control symbols. */</span>
<a name="l03068"></a>03068     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#af373b8ec2f1fd0a6bb7706b13d82f285">out_ack</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of received packet with</span>
<a name="l03069"></a>03069 <span class="comment">                                                         unexpected ackID value. */</span>
<a name="l03070"></a>03070     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#acbc89b323b40985e1e3e1f3acfd43735">pkt_crc</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of received a packet</span>
<a name="l03071"></a>03071 <span class="comment">                                                         with a bad CRC value. */</span>
<a name="l03072"></a>03072     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a40bab9f3496079d9af231932ccd92a6c">size</a>                         : 1;  <span class="comment">/**&lt; Enable error rate counting of received packet</span>
<a name="l03073"></a>03073 <span class="comment">                                                         which exceeds the maximum size of 276 bytes. */</span>
<a name="l03074"></a>03074     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a6d6386683fb2b602bf2d1a3388e63720">inv_char</a>                     : 1;  <span class="comment">/**&lt; Enable error rate counting of received illegal</span>
<a name="l03075"></a>03075 <span class="comment">                                                         8B/10B error or undefined codegroup within a</span>
<a name="l03076"></a>03076 <span class="comment">                                                         packet. */</span>
<a name="l03077"></a>03077     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a37fa0300b9e46406c90039eb8eff4f71">inv_data</a>                     : 1;  <span class="comment">/**&lt; Enable error rate counting of received data</span>
<a name="l03078"></a>03078 <span class="comment">                                                         codegroup or 8B/10B error within IDLE sequence. */</span>
<a name="l03079"></a>03079     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a5f1aacf272634ae0ea9c55430f8c7ce5">reserved_6_14</a>                : 9;
<a name="l03080"></a>03080     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a31abfb6f99eebd8891f26621fa4d1744">bad_ack</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of link_responses with</span>
<a name="l03081"></a>03081 <span class="comment">                                                         an ackID that is not outstanding. */</span>
<a name="l03082"></a>03082     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#afac0670916a999947c597b920d132471">proterr</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of unexpected packet or</span>
<a name="l03083"></a>03083 <span class="comment">                                                         control symbols received. */</span>
<a name="l03084"></a>03084     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a2280fb9d0694f4dd5240116a786070a3">f_toggle</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03085"></a>03085     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a2aada1dffdc54e22d4ac4618977c87a4">del_err</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of illegal or undefined</span>
<a name="l03086"></a>03086 <span class="comment">                                                         codegroups (either INV_DATA or INV_CHAR). */</span>
<a name="l03087"></a>03087     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a3514fc23fe5867eac6070cc890197636">uns_ack</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of unexpected</span>
<a name="l03088"></a>03088 <span class="comment">                                                         acknowledge control symbols received. */</span>
<a name="l03089"></a>03089     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a42e431a5090ad0644a3c263e9d3d4dfb">lnk_tout</a>                     : 1;  <span class="comment">/**&lt; Enable error rate counting of acknowledge or</span>
<a name="l03090"></a>03090 <span class="comment">                                                         link-response control symbols not received within</span>
<a name="l03091"></a>03091 <span class="comment">                                                         the specified timeout interval. */</span>
<a name="l03092"></a>03092 <span class="preprocessor">#else</span>
<a name="l03093"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a42e431a5090ad0644a3c263e9d3d4dfb">03093</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a42e431a5090ad0644a3c263e9d3d4dfb">lnk_tout</a>                     : 1;
<a name="l03094"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a3514fc23fe5867eac6070cc890197636">03094</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a3514fc23fe5867eac6070cc890197636">uns_ack</a>                      : 1;
<a name="l03095"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a2aada1dffdc54e22d4ac4618977c87a4">03095</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a2aada1dffdc54e22d4ac4618977c87a4">del_err</a>                      : 1;
<a name="l03096"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a2280fb9d0694f4dd5240116a786070a3">03096</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a2280fb9d0694f4dd5240116a786070a3">f_toggle</a>                     : 1;
<a name="l03097"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#afac0670916a999947c597b920d132471">03097</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#afac0670916a999947c597b920d132471">proterr</a>                      : 1;
<a name="l03098"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a31abfb6f99eebd8891f26621fa4d1744">03098</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a31abfb6f99eebd8891f26621fa4d1744">bad_ack</a>                      : 1;
<a name="l03099"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a5f1aacf272634ae0ea9c55430f8c7ce5">03099</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a5f1aacf272634ae0ea9c55430f8c7ce5">reserved_6_14</a>                : 9;
<a name="l03100"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a37fa0300b9e46406c90039eb8eff4f71">03100</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a37fa0300b9e46406c90039eb8eff4f71">inv_data</a>                     : 1;
<a name="l03101"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a6d6386683fb2b602bf2d1a3388e63720">03101</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a6d6386683fb2b602bf2d1a3388e63720">inv_char</a>                     : 1;
<a name="l03102"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a40bab9f3496079d9af231932ccd92a6c">03102</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a40bab9f3496079d9af231932ccd92a6c">size</a>                         : 1;
<a name="l03103"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#acbc89b323b40985e1e3e1f3acfd43735">03103</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#acbc89b323b40985e1e3e1f3acfd43735">pkt_crc</a>                      : 1;
<a name="l03104"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#af373b8ec2f1fd0a6bb7706b13d82f285">03104</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#af373b8ec2f1fd0a6bb7706b13d82f285">out_ack</a>                      : 1;
<a name="l03105"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a71abebf697f24706e1fdb33e78cd40f3">03105</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a71abebf697f24706e1fdb33e78cd40f3">nack</a>                         : 1;
<a name="l03106"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a38775dd72b85961c1bfc03f222bd55d5">03106</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a38775dd72b85961c1bfc03f222bd55d5">uns_id</a>                       : 1;
<a name="l03107"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a215c4a2867a6ea788d5596728e5d968e">03107</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a215c4a2867a6ea788d5596728e5d968e">ctl_crc</a>                      : 1;
<a name="l03108"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a0940c97136e7d969b138b172e0cc08b1">03108</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a0940c97136e7d969b138b172e0cc08b1">reserved_23_30</a>               : 8;
<a name="l03109"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a5e26aaafd1be4685611cf94b0d21343d">03109</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html#a5e26aaafd1be4685611cf94b0d21343d">imp_err</a>                      : 1;
<a name="l03110"></a>03110 <span class="preprocessor">#endif</span>
<a name="l03111"></a>03111 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a802e2418a7c5707cdf7103c6f7204514">s</a>;
<a name="l03112"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#afb0f2b74fd3fdb5061e419b39154c871">03112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html">cvmx_sriomaintx_erb_err_rate_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#afb0f2b74fd3fdb5061e419b39154c871">cn63xx</a>;
<a name="l03113"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html">03113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html">cvmx_sriomaintx_erb_err_rate_en_cn63xxp1</a> {
<a name="l03114"></a>03114 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03115"></a>03115 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ab4ea9154a66b8237459582c0557be9a2">reserved_23_31</a>               : 9;
<a name="l03116"></a>03116     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#af2dd2326b183c6b7e9c960d35090ecd7">ctl_crc</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of control symbols with</span>
<a name="l03117"></a>03117 <span class="comment">                                                         bad CRC values */</span>
<a name="l03118"></a>03118     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ace173faf19c37ce671b60fd3c538e205">uns_id</a>                       : 1;  <span class="comment">/**&lt; Enable error rate counting of acknowledge control</span>
<a name="l03119"></a>03119 <span class="comment">                                                         symbol with unexpected ackIDs</span>
<a name="l03120"></a>03120 <span class="comment">                                                         (packet-accepted or packet_retry) */</span>
<a name="l03121"></a>03121     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ada2d7161cc6d02b4f7006f000857bf0a">nack</a>                         : 1;  <span class="comment">/**&lt; Enable error rate counting of packet-not-accepted</span>
<a name="l03122"></a>03122 <span class="comment">                                                         acknowledge control symbols. */</span>
<a name="l03123"></a>03123     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ae00f945086ed53e3465c5e2927ac0d84">out_ack</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of received packet with</span>
<a name="l03124"></a>03124 <span class="comment">                                                         unexpected ackID value */</span>
<a name="l03125"></a>03125     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ae5034a0f32bcf4b292e7ebdfc7c1b26b">pkt_crc</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of received a packet</span>
<a name="l03126"></a>03126 <span class="comment">                                                         with a bad CRC value */</span>
<a name="l03127"></a>03127     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a795ad1e2fab174a5c73581bede16d4ec">size</a>                         : 1;  <span class="comment">/**&lt; Enable error rate counting of received packet</span>
<a name="l03128"></a>03128 <span class="comment">                                                         which exceeds the maximum size of 276 bytes. */</span>
<a name="l03129"></a>03129     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a6ca5613a3b2825083a413d586297f91a">reserved_6_16</a>                : 11;
<a name="l03130"></a>03130     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a801972350c7cdaccae3336df0b4bdcb8">bad_ack</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of link_responses with</span>
<a name="l03131"></a>03131 <span class="comment">                                                         an ackID that is not outstanding. */</span>
<a name="l03132"></a>03132     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aadbdf476dacfa8c9aa280155f5de07e9">proterr</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of unexpected packet or</span>
<a name="l03133"></a>03133 <span class="comment">                                                         control symbols received. */</span>
<a name="l03134"></a>03134     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aee47b256cea28b40d27d5e7a5962294e">f_toggle</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03135"></a>03135     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a4e7336f7ee978952b07ef4662f7c170a">del_err</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of illegal or undefined</span>
<a name="l03136"></a>03136 <span class="comment">                                                         codegroups (either INV_DATA or INV_CHAR). (Pass 2) */</span>
<a name="l03137"></a>03137     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a9597b360fd5d2c8408114e282914dcef">uns_ack</a>                      : 1;  <span class="comment">/**&lt; Enable error rate counting of unexpected</span>
<a name="l03138"></a>03138 <span class="comment">                                                         acknowledge control symbols received. */</span>
<a name="l03139"></a>03139     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aeaaa768ecd63333532352f043473391d">lnk_tout</a>                     : 1;  <span class="comment">/**&lt; Enable error rate counting of acknowledge or</span>
<a name="l03140"></a>03140 <span class="comment">                                                         link-response control symbols not received within</span>
<a name="l03141"></a>03141 <span class="comment">                                                         the specified timeout interval */</span>
<a name="l03142"></a>03142 <span class="preprocessor">#else</span>
<a name="l03143"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aeaaa768ecd63333532352f043473391d">03143</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aeaaa768ecd63333532352f043473391d">lnk_tout</a>                     : 1;
<a name="l03144"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a9597b360fd5d2c8408114e282914dcef">03144</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a9597b360fd5d2c8408114e282914dcef">uns_ack</a>                      : 1;
<a name="l03145"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a4e7336f7ee978952b07ef4662f7c170a">03145</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a4e7336f7ee978952b07ef4662f7c170a">del_err</a>                      : 1;
<a name="l03146"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aee47b256cea28b40d27d5e7a5962294e">03146</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aee47b256cea28b40d27d5e7a5962294e">f_toggle</a>                     : 1;
<a name="l03147"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aadbdf476dacfa8c9aa280155f5de07e9">03147</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#aadbdf476dacfa8c9aa280155f5de07e9">proterr</a>                      : 1;
<a name="l03148"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a801972350c7cdaccae3336df0b4bdcb8">03148</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a801972350c7cdaccae3336df0b4bdcb8">bad_ack</a>                      : 1;
<a name="l03149"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a6ca5613a3b2825083a413d586297f91a">03149</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a6ca5613a3b2825083a413d586297f91a">reserved_6_16</a>                : 11;
<a name="l03150"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a795ad1e2fab174a5c73581bede16d4ec">03150</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#a795ad1e2fab174a5c73581bede16d4ec">size</a>                         : 1;
<a name="l03151"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ae5034a0f32bcf4b292e7ebdfc7c1b26b">03151</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ae5034a0f32bcf4b292e7ebdfc7c1b26b">pkt_crc</a>                      : 1;
<a name="l03152"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ae00f945086ed53e3465c5e2927ac0d84">03152</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ae00f945086ed53e3465c5e2927ac0d84">out_ack</a>                      : 1;
<a name="l03153"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ada2d7161cc6d02b4f7006f000857bf0a">03153</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ada2d7161cc6d02b4f7006f000857bf0a">nack</a>                         : 1;
<a name="l03154"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ace173faf19c37ce671b60fd3c538e205">03154</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ace173faf19c37ce671b60fd3c538e205">uns_id</a>                       : 1;
<a name="l03155"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#af2dd2326b183c6b7e9c960d35090ecd7">03155</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#af2dd2326b183c6b7e9c960d35090ecd7">ctl_crc</a>                      : 1;
<a name="l03156"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ab4ea9154a66b8237459582c0557be9a2">03156</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__cn63xxp1.html#ab4ea9154a66b8237459582c0557be9a2">reserved_23_31</a>               : 9;
<a name="l03157"></a>03157 <span class="preprocessor">#endif</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a2dd9cc5541076386e6dde2f06ee51bb8">cn63xxp1</a>;
<a name="l03159"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a4446bf0a52a7de9b4dce3c44a0590e5a">03159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html">cvmx_sriomaintx_erb_err_rate_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a4446bf0a52a7de9b4dce3c44a0590e5a">cn66xx</a>;
<a name="l03160"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a52bdd985d9f18d5b3158e2d4701c92b3">03160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__en_1_1cvmx__sriomaintx__erb__err__rate__en__s.html">cvmx_sriomaintx_erb_err_rate_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html#a52bdd985d9f18d5b3158e2d4701c92b3">cnf75xx</a>;
<a name="l03161"></a>03161 };
<a name="l03162"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a29f1032ba20590d45643499d6dd4cbef">03162</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html" title="cvmx_sriomaint::_erb_err_rate_en">cvmx_sriomaintx_erb_err_rate_en</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__en.html" title="cvmx_sriomaint::_erb_err_rate_en">cvmx_sriomaintx_erb_err_rate_en_t</a>;
<a name="l03163"></a>03163 <span class="comment"></span>
<a name="l03164"></a>03164 <span class="comment">/**</span>
<a name="l03165"></a>03165 <span class="comment"> * cvmx_sriomaint#_erb_err_rate_thr</span>
<a name="l03166"></a>03166 <span class="comment"> *</span>
<a name="l03167"></a>03167 <span class="comment"> * This register is used to control the reporting of errors to the link</span>
<a name="l03168"></a>03168 <span class="comment"> * status. Typically the degraded threshold is less than the fail threshold.</span>
<a name="l03169"></a>03169 <span class="comment"> */</span>
<a name="l03170"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html">03170</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html" title="cvmx_sriomaint::_erb_err_rate_thr">cvmx_sriomaintx_erb_err_rate_thr</a> {
<a name="l03171"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a0fee92c27c8ad91ccdab20e347d98ff6">03171</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a0fee92c27c8ad91ccdab20e347d98ff6">u32</a>;
<a name="l03172"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html">03172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html">cvmx_sriomaintx_erb_err_rate_thr_s</a> {
<a name="l03173"></a>03173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03174"></a>03174 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a7d94809ef433cb2b8505b8e111d7791f">fail_th</a>                      : 8;  <span class="comment">/**&lt; These bits provide the threshold value for</span>
<a name="l03175"></a>03175 <span class="comment">                                                         reporting an error condition due to a possibly</span>
<a name="l03176"></a>03176 <span class="comment">                                                         broken link.</span>
<a name="l03177"></a>03177 <span class="comment">                                                         0x00 = Disable the error rate failed threshold trigger.</span>
<a name="l03178"></a>03178 <span class="comment">                                                         0x01 = Set the error reporting threshold to 1.</span>
<a name="l03179"></a>03179 <span class="comment">                                                         0x02 = Set the error reporting threshold to 2.</span>
<a name="l03180"></a>03180 <span class="comment">                                                         - ...</span>
<a name="l03181"></a>03181 <span class="comment">                                                         0xFF = Set the error reporting threshold to 255. */</span>
<a name="l03182"></a>03182     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a55f219ef5812b2254ab1b2f430701325">dgrad_th</a>                     : 8;  <span class="comment">/**&lt; These bits provide the threshold value for</span>
<a name="l03183"></a>03183 <span class="comment">                                                         reporting an error condition due to a possibly</span>
<a name="l03184"></a>03184 <span class="comment">                                                         degrading link.</span>
<a name="l03185"></a>03185 <span class="comment">                                                         0x00 = Disable the degrade rate failed threshold trigger.</span>
<a name="l03186"></a>03186 <span class="comment">                                                         0x01 - Set the error reporting threshold to 1.</span>
<a name="l03187"></a>03187 <span class="comment">                                                         0x02 - Set the error reporting threshold to 2.</span>
<a name="l03188"></a>03188 <span class="comment">                                                         - ...</span>
<a name="l03189"></a>03189 <span class="comment">                                                         0xFF - Set the error reporting threshold to 255. */</span>
<a name="l03190"></a>03190     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a9b3eee20283524180c23e77a90eba455">reserved_0_15</a>                : 16;
<a name="l03191"></a>03191 <span class="preprocessor">#else</span>
<a name="l03192"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a9b3eee20283524180c23e77a90eba455">03192</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a9b3eee20283524180c23e77a90eba455">reserved_0_15</a>                : 16;
<a name="l03193"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a55f219ef5812b2254ab1b2f430701325">03193</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a55f219ef5812b2254ab1b2f430701325">dgrad_th</a>                     : 8;
<a name="l03194"></a><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a7d94809ef433cb2b8505b8e111d7791f">03194</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html#a7d94809ef433cb2b8505b8e111d7791f">fail_th</a>                      : 8;
<a name="l03195"></a>03195 <span class="preprocessor">#endif</span>
<a name="l03196"></a>03196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a613be66960ae2439192f8c76d066679a">s</a>;
<a name="l03197"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#ad27ed58667947b96f377559d7e349b49">03197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html">cvmx_sriomaintx_erb_err_rate_thr_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#ad27ed58667947b96f377559d7e349b49">cn63xx</a>;
<a name="l03198"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a09b68b948e6e1f240425dc9594420572">03198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html">cvmx_sriomaintx_erb_err_rate_thr_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a09b68b948e6e1f240425dc9594420572">cn63xxp1</a>;
<a name="l03199"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a30cc0467432771ef98aa22d1bc8c6186">03199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html">cvmx_sriomaintx_erb_err_rate_thr_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a30cc0467432771ef98aa22d1bc8c6186">cn66xx</a>;
<a name="l03200"></a><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a90530beeddd0790095a155eee82638e8">03200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__err__rate__thr_1_1cvmx__sriomaintx__erb__err__rate__thr__s.html">cvmx_sriomaintx_erb_err_rate_thr_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html#a90530beeddd0790095a155eee82638e8">cnf75xx</a>;
<a name="l03201"></a>03201 };
<a name="l03202"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a30e37800a0b57382a93ef35fbbac1a65">03202</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html" title="cvmx_sriomaint::_erb_err_rate_thr">cvmx_sriomaintx_erb_err_rate_thr</a> <a class="code" href="unioncvmx__sriomaintx__erb__err__rate__thr.html" title="cvmx_sriomaint::_erb_err_rate_thr">cvmx_sriomaintx_erb_err_rate_thr_t</a>;
<a name="l03203"></a>03203 <span class="comment"></span>
<a name="l03204"></a>03204 <span class="comment">/**</span>
<a name="l03205"></a>03205 <span class="comment"> * cvmx_sriomaint#_erb_hdr</span>
<a name="l03206"></a>03206 <span class="comment"> *</span>
<a name="l03207"></a>03207 <span class="comment"> * The error management extensions block header register contains the EF_PTR to the next EF_BLK</span>
<a name="l03208"></a>03208 <span class="comment"> * and the EF_ID that identifies this as the error management extensions block header. In this</span>
<a name="l03209"></a>03209 <span class="comment"> * implementation this is the last block and therefore the EF_PTR is a NULL pointer.</span>
<a name="l03210"></a>03210 <span class="comment"> */</span>
<a name="l03211"></a><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html">03211</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html" title="cvmx_sriomaint::_erb_hdr">cvmx_sriomaintx_erb_hdr</a> {
<a name="l03212"></a><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#a5c75fd3a459e74c57b88c6cf733a0d21">03212</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#a5c75fd3a459e74c57b88c6cf733a0d21">u32</a>;
<a name="l03213"></a><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html">03213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html">cvmx_sriomaintx_erb_hdr_s</a> {
<a name="l03214"></a>03214 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03215"></a>03215 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html#a00d3b6e2586c8fb677ce086c97bcb61e">ef_ptr</a>                       : 16; <span class="comment">/**&lt; Pointer to the next block in the extended features</span>
<a name="l03216"></a>03216 <span class="comment">                                                         data structure. */</span>
<a name="l03217"></a>03217     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html#a756dbdc29f47d0dce97be6a5aeb7787f">ef_id</a>                        : 16; <span class="comment">/**&lt; Single port ID. */</span>
<a name="l03218"></a>03218 <span class="preprocessor">#else</span>
<a name="l03219"></a><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html#a756dbdc29f47d0dce97be6a5aeb7787f">03219</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html#a756dbdc29f47d0dce97be6a5aeb7787f">ef_id</a>                        : 16;
<a name="l03220"></a><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html#a00d3b6e2586c8fb677ce086c97bcb61e">03220</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html#a00d3b6e2586c8fb677ce086c97bcb61e">ef_ptr</a>                       : 16;
<a name="l03221"></a>03221 <span class="preprocessor">#endif</span>
<a name="l03222"></a>03222 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#a4569c1da30b00717c12772013bdf56b3">s</a>;
<a name="l03223"></a><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#af89843218aa1dee25197a77f7f005497">03223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html">cvmx_sriomaintx_erb_hdr_s</a>      <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#af89843218aa1dee25197a77f7f005497">cn63xx</a>;
<a name="l03224"></a><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#a459169e0cfb9c4683a7be2b7c3c2381f">03224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html">cvmx_sriomaintx_erb_hdr_s</a>      <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#a459169e0cfb9c4683a7be2b7c3c2381f">cn63xxp1</a>;
<a name="l03225"></a><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#ae0e8dd2ea299ceba11a4cd42d5d3bca0">03225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html">cvmx_sriomaintx_erb_hdr_s</a>      <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#ae0e8dd2ea299ceba11a4cd42d5d3bca0">cn66xx</a>;
<a name="l03226"></a><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#aca9fa31e3c644065289530faaacf65f4">03226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__hdr_1_1cvmx__sriomaintx__erb__hdr__s.html">cvmx_sriomaintx_erb_hdr_s</a>      <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html#aca9fa31e3c644065289530faaacf65f4">cnf75xx</a>;
<a name="l03227"></a>03227 };
<a name="l03228"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac67188a6890f474a71e6b41444f76ead">03228</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__hdr.html" title="cvmx_sriomaint::_erb_hdr">cvmx_sriomaintx_erb_hdr</a> <a class="code" href="unioncvmx__sriomaintx__erb__hdr.html" title="cvmx_sriomaint::_erb_hdr">cvmx_sriomaintx_erb_hdr_t</a>;
<a name="l03229"></a>03229 <span class="comment"></span>
<a name="l03230"></a>03230 <span class="comment">/**</span>
<a name="l03231"></a>03231 <span class="comment"> * cvmx_sriomaint#_erb_lt_addr_capt_h</span>
<a name="l03232"></a>03232 <span class="comment"> *</span>
<a name="l03233"></a>03233 <span class="comment"> * This register contains error information. It is locked when a logical/transport error is</span>
<a name="l03234"></a>03234 <span class="comment"> * detected and unlocked when the SRIOMAINT()_ERB_LT_ERR_DET is written to zero. This</span>
<a name="l03235"></a>03235 <span class="comment"> * register should be written only when error detection is disabled.  This register is only</span>
<a name="l03236"></a>03236 <span class="comment"> * required for end point transactions of 50 or 66 bits.</span>
<a name="l03237"></a>03237 <span class="comment"> */</span>
<a name="l03238"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html">03238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html" title="cvmx_sriomaint::_erb_lt_addr_capt_h">cvmx_sriomaintx_erb_lt_addr_capt_h</a> {
<a name="l03239"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#adc1117f1ded151ad3dc15fbec4a3a482">03239</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#adc1117f1ded151ad3dc15fbec4a3a482">u32</a>;
<a name="l03240"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html">03240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html">cvmx_sriomaintx_erb_lt_addr_capt_h_s</a> {
<a name="l03241"></a>03241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03242"></a>03242 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html#a874885af61749822fbe9a9eeac5e1c72">addr</a>                         : 32; <span class="comment">/**&lt; Most significant 32 bits of the address associated</span>
<a name="l03243"></a>03243 <span class="comment">                                                         with the error. Information supplied for requests</span>
<a name="l03244"></a>03244 <span class="comment">                                                         and responses if available. */</span>
<a name="l03245"></a>03245 <span class="preprocessor">#else</span>
<a name="l03246"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html#a874885af61749822fbe9a9eeac5e1c72">03246</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html#a874885af61749822fbe9a9eeac5e1c72">addr</a>                         : 32;
<a name="l03247"></a>03247 <span class="preprocessor">#endif</span>
<a name="l03248"></a>03248 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#a1c4bdf2049412f713cc59c8b22670401">s</a>;
<a name="l03249"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#aefab1f38458612d8c5022020676d1a52">03249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html">cvmx_sriomaintx_erb_lt_addr_capt_h_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#aefab1f38458612d8c5022020676d1a52">cn63xx</a>;
<a name="l03250"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#ac1de52d1f75a20e04997be950671493a">03250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html">cvmx_sriomaintx_erb_lt_addr_capt_h_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#ac1de52d1f75a20e04997be950671493a">cn63xxp1</a>;
<a name="l03251"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#ab48d57ed21885712c30e369735611448">03251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html">cvmx_sriomaintx_erb_lt_addr_capt_h_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#ab48d57ed21885712c30e369735611448">cn66xx</a>;
<a name="l03252"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#a3c9b5747f9e62acf6a077cd63f0e112f">03252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__h_1_1cvmx__sriomaintx__erb__lt__addr__capt__h__s.html">cvmx_sriomaintx_erb_lt_addr_capt_h_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html#a3c9b5747f9e62acf6a077cd63f0e112f">cnf75xx</a>;
<a name="l03253"></a>03253 };
<a name="l03254"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab9000dd8607891e4ecd81b61dc803c6d">03254</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html" title="cvmx_sriomaint::_erb_lt_addr_capt_h">cvmx_sriomaintx_erb_lt_addr_capt_h</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__h.html" title="cvmx_sriomaint::_erb_lt_addr_capt_h">cvmx_sriomaintx_erb_lt_addr_capt_h_t</a>;
<a name="l03255"></a>03255 <span class="comment"></span>
<a name="l03256"></a>03256 <span class="comment">/**</span>
<a name="l03257"></a>03257 <span class="comment"> * cvmx_sriomaint#_erb_lt_addr_capt_l</span>
<a name="l03258"></a>03258 <span class="comment"> *</span>
<a name="l03259"></a>03259 <span class="comment"> * This register contains error information. It is locked when a logical/transport error is</span>
<a name="l03260"></a>03260 <span class="comment"> * detected and unlocked when the SRIOMAINT()_ERB_LT_ERR_DET is written to zero.</span>
<a name="l03261"></a>03261 <span class="comment"> * This register should be written only when error detection is disabled.</span>
<a name="l03262"></a>03262 <span class="comment"> */</span>
<a name="l03263"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html">03263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html" title="cvmx_sriomaint::_erb_lt_addr_capt_l">cvmx_sriomaintx_erb_lt_addr_capt_l</a> {
<a name="l03264"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a829b730cbfc80e6c371d163c5f349b22">03264</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a829b730cbfc80e6c371d163c5f349b22">u32</a>;
<a name="l03265"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html">03265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html">cvmx_sriomaintx_erb_lt_addr_capt_l_s</a> {
<a name="l03266"></a>03266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03267"></a>03267 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#ac75556b70906be6b60cfa5aad31943aa">addr</a>                         : 29; <span class="comment">/**&lt; Least significant 29 bits of the address</span>
<a name="l03268"></a>03268 <span class="comment">                                                         associated with the error.  Bits 31:24 specify the</span>
<a name="l03269"></a>03269 <span class="comment">                                                         request HOP count for maintenance operations.</span>
<a name="l03270"></a>03270 <span class="comment">                                                         Information supplied for requests and responses if</span>
<a name="l03271"></a>03271 <span class="comment">                                                         available. */</span>
<a name="l03272"></a>03272     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#aa5eb45032b79f9cccef49d42569c4ff4">reserved_2_2</a>                 : 1;
<a name="l03273"></a>03273     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#a8f200223af280c8f614758e1e5ab0002">xaddr</a>                        : 2;  <span class="comment">/**&lt; Extended address bits of the address associated</span>
<a name="l03274"></a>03274 <span class="comment">                                                         with the error.  Information supplied for requests</span>
<a name="l03275"></a>03275 <span class="comment">                                                         and responses if available. */</span>
<a name="l03276"></a>03276 <span class="preprocessor">#else</span>
<a name="l03277"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#a8f200223af280c8f614758e1e5ab0002">03277</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#a8f200223af280c8f614758e1e5ab0002">xaddr</a>                        : 2;
<a name="l03278"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#aa5eb45032b79f9cccef49d42569c4ff4">03278</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#aa5eb45032b79f9cccef49d42569c4ff4">reserved_2_2</a>                 : 1;
<a name="l03279"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#ac75556b70906be6b60cfa5aad31943aa">03279</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html#ac75556b70906be6b60cfa5aad31943aa">addr</a>                         : 29;
<a name="l03280"></a>03280 <span class="preprocessor">#endif</span>
<a name="l03281"></a>03281 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a39d24d536f67495e3a4cfe1f84e422ab">s</a>;
<a name="l03282"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a13d45057914f7add4258c94c1638387d">03282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html">cvmx_sriomaintx_erb_lt_addr_capt_l_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a13d45057914f7add4258c94c1638387d">cn63xx</a>;
<a name="l03283"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#ad66a754605e69cc71aa45ff05497e45e">03283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html">cvmx_sriomaintx_erb_lt_addr_capt_l_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#ad66a754605e69cc71aa45ff05497e45e">cn63xxp1</a>;
<a name="l03284"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#ab51dbd89deb97e6dad16042827cd724d">03284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html">cvmx_sriomaintx_erb_lt_addr_capt_l_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#ab51dbd89deb97e6dad16042827cd724d">cn66xx</a>;
<a name="l03285"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a74c08a1a4faf866b58e12184e6a72619">03285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__addr__capt__l_1_1cvmx__sriomaintx__erb__lt__addr__capt__l__s.html">cvmx_sriomaintx_erb_lt_addr_capt_l_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html#a74c08a1a4faf866b58e12184e6a72619">cnf75xx</a>;
<a name="l03286"></a>03286 };
<a name="l03287"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aa029331c4b3e84ee7dae293cc382d941">03287</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html" title="cvmx_sriomaint::_erb_lt_addr_capt_l">cvmx_sriomaintx_erb_lt_addr_capt_l</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__addr__capt__l.html" title="cvmx_sriomaint::_erb_lt_addr_capt_l">cvmx_sriomaintx_erb_lt_addr_capt_l_t</a>;
<a name="l03288"></a>03288 <span class="comment"></span>
<a name="l03289"></a>03289 <span class="comment">/**</span>
<a name="l03290"></a>03290 <span class="comment"> * cvmx_sriomaint#_erb_lt_ctrl_capt</span>
<a name="l03291"></a>03291 <span class="comment"> *</span>
<a name="l03292"></a>03292 <span class="comment"> * This register contains error information. It is locked when a logical/transport error is</span>
<a name="l03293"></a>03293 <span class="comment"> * detected and unlocked when the SRIOMAINT()_ERB_LT_ERR_DET is written to zero.</span>
<a name="l03294"></a>03294 <span class="comment"> * This register should be written only when error detection is disabled.</span>
<a name="l03295"></a>03295 <span class="comment"> */</span>
<a name="l03296"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html">03296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html" title="cvmx_sriomaint::_erb_lt_ctrl_capt">cvmx_sriomaintx_erb_lt_ctrl_capt</a> {
<a name="l03297"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#abbfd8f8074f10a24f0c55c76c028c79a">03297</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#abbfd8f8074f10a24f0c55c76c028c79a">u32</a>;
<a name="l03298"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html">03298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html">cvmx_sriomaintx_erb_lt_ctrl_capt_s</a> {
<a name="l03299"></a>03299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03300"></a>03300 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a9610f1a03dcb45b6f8df49c18b6aa5c5">ftype</a>                        : 4;  <span class="comment">/**&lt; Format type associated with the error. */</span>
<a name="l03301"></a>03301     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#ada8f6d4ee01f91e38de307a604aabecb">ttype</a>                        : 4;  <span class="comment">/**&lt; Transaction type associated with the error</span>
<a name="l03302"></a>03302 <span class="comment">                                                         (for messages). */</span>
<a name="l03303"></a>03303     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a6f11e7b3d1e096257e7443cd547421ff">extra</a>                        : 8;  <span class="comment">/**&lt; Additional information (for messages):</span>
<a name="l03304"></a>03304 <span class="comment">                                                         &lt;23:22&gt; = Letter.</span>
<a name="l03305"></a>03305 <span class="comment">                                                         &lt;21:20&gt; = Mbox.</span>
<a name="l03306"></a>03306 <span class="comment">                                                         &lt;19:16&gt; = Msgseg/xmbox.</span>
<a name="l03307"></a>03307 <span class="comment">                                                         Information for the last message request sent</span>
<a name="l03308"></a>03308 <span class="comment">                                                         for the mailbox that had an error (for responses):</span>
<a name="l03309"></a>03309 <span class="comment">                                                         &lt;23:20&gt; = Response request FTYPE.</span>
<a name="l03310"></a>03310 <span class="comment">                                                         &lt;19:16&gt; = Response request TTYPE.</span>
<a name="l03311"></a>03311 <span class="comment">                                                         For all other types:</span>
<a name="l03312"></a>03312 <span class="comment">                                                         _ Reserved. */</span>
<a name="l03313"></a>03313     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#af257807b373ac6134d9f777a207a5e20">status</a>                       : 4;  <span class="comment">/**&lt; Response status.</span>
<a name="l03314"></a>03314 <span class="comment">                                                         (For all other requests)</span>
<a name="l03315"></a>03315 <span class="comment">                                                         Reserved. */</span>
<a name="l03316"></a>03316     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a9a0491e79c9c743161d4184b3ddcf0b4">size</a>                         : 4;  <span class="comment">/**&lt; Size associated with the transaction. */</span>
<a name="l03317"></a>03317     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#afef85f621f5c48ac833a87f00ae8713f">tt</a>                           : 1;  <span class="comment">/**&lt; Transfer Type 0=ID8, 1=ID16. */</span>
<a name="l03318"></a>03318     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a2b6e763df75fc27af3d9ea652da9abc7">wdptr</a>                        : 1;  <span class="comment">/**&lt; Word pointer associated with the error. */</span>
<a name="l03319"></a>03319     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a89b06b9d623fed08f14f54a350344bdb">reserved_5_5</a>                 : 1;
<a name="l03320"></a>03320     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a635059da2476ba3fcf7e25261dcf431e">capt_idx</a>                     : 5;  <span class="comment">/**&lt; Capture index. 31 - Bit set in SRIOMAINT()_ERB_LT_ERR_DET. */</span>
<a name="l03321"></a>03321 <span class="preprocessor">#else</span>
<a name="l03322"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a635059da2476ba3fcf7e25261dcf431e">03322</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a635059da2476ba3fcf7e25261dcf431e">capt_idx</a>                     : 5;
<a name="l03323"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a89b06b9d623fed08f14f54a350344bdb">03323</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a89b06b9d623fed08f14f54a350344bdb">reserved_5_5</a>                 : 1;
<a name="l03324"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a2b6e763df75fc27af3d9ea652da9abc7">03324</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a2b6e763df75fc27af3d9ea652da9abc7">wdptr</a>                        : 1;
<a name="l03325"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#afef85f621f5c48ac833a87f00ae8713f">03325</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#afef85f621f5c48ac833a87f00ae8713f">tt</a>                           : 1;
<a name="l03326"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a9a0491e79c9c743161d4184b3ddcf0b4">03326</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a9a0491e79c9c743161d4184b3ddcf0b4">size</a>                         : 4;
<a name="l03327"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#af257807b373ac6134d9f777a207a5e20">03327</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#af257807b373ac6134d9f777a207a5e20">status</a>                       : 4;
<a name="l03328"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a6f11e7b3d1e096257e7443cd547421ff">03328</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a6f11e7b3d1e096257e7443cd547421ff">extra</a>                        : 8;
<a name="l03329"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#ada8f6d4ee01f91e38de307a604aabecb">03329</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#ada8f6d4ee01f91e38de307a604aabecb">ttype</a>                        : 4;
<a name="l03330"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a9610f1a03dcb45b6f8df49c18b6aa5c5">03330</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html#a9610f1a03dcb45b6f8df49c18b6aa5c5">ftype</a>                        : 4;
<a name="l03331"></a>03331 <span class="preprocessor">#endif</span>
<a name="l03332"></a>03332 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a1ea4a85ec1fb9b73e892bc10a3176971">s</a>;
<a name="l03333"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a0deaa41b426eb0f4f452feb0c950b853">03333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html">cvmx_sriomaintx_erb_lt_ctrl_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a0deaa41b426eb0f4f452feb0c950b853">cn63xx</a>;
<a name="l03334"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#ab08ca4b9513e6fbd164a5439398c1c4e">03334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html">cvmx_sriomaintx_erb_lt_ctrl_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#ab08ca4b9513e6fbd164a5439398c1c4e">cn63xxp1</a>;
<a name="l03335"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a1b15fc2541564dd40b8a72d63bb8cf4d">03335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html">cvmx_sriomaintx_erb_lt_ctrl_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a1b15fc2541564dd40b8a72d63bb8cf4d">cn66xx</a>;
<a name="l03336"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a87702179d57755dfc3c3cdbc21032bed">03336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__ctrl__capt_1_1cvmx__sriomaintx__erb__lt__ctrl__capt__s.html">cvmx_sriomaintx_erb_lt_ctrl_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html#a87702179d57755dfc3c3cdbc21032bed">cnf75xx</a>;
<a name="l03337"></a>03337 };
<a name="l03338"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a5c761489e5adaa2a0c0c10d96aff8b77">03338</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html" title="cvmx_sriomaint::_erb_lt_ctrl_capt">cvmx_sriomaintx_erb_lt_ctrl_capt</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__ctrl__capt.html" title="cvmx_sriomaint::_erb_lt_ctrl_capt">cvmx_sriomaintx_erb_lt_ctrl_capt_t</a>;
<a name="l03339"></a>03339 <span class="comment"></span>
<a name="l03340"></a>03340 <span class="comment">/**</span>
<a name="l03341"></a>03341 <span class="comment"> * cvmx_sriomaint#_erb_lt_dev_id</span>
<a name="l03342"></a>03342 <span class="comment"> *</span>
<a name="l03343"></a>03343 <span class="comment"> * This SRIO interface does not support generating port-writes based on ERB errors.  This</span>
<a name="l03344"></a>03344 <span class="comment"> * register is currently unused and should be treated as reserved.</span>
<a name="l03345"></a>03345 <span class="comment"> */</span>
<a name="l03346"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html">03346</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html" title="cvmx_sriomaint::_erb_lt_dev_id">cvmx_sriomaintx_erb_lt_dev_id</a> {
<a name="l03347"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a22eab8b5c7656b92fb716d937d4d01be">03347</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a22eab8b5c7656b92fb716d937d4d01be">u32</a>;
<a name="l03348"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html">03348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html">cvmx_sriomaintx_erb_lt_dev_id_s</a> {
<a name="l03349"></a>03349 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03350"></a>03350 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a310c24dda67cdafca37329f1a96ccddf">id16</a>                         : 8;  <span class="comment">/**&lt; This is the most significant byte of the port-write destination deviceID (large</span>
<a name="l03351"></a>03351 <span class="comment">                                                         transport systems only) destination ID used for port write errors. */</span>
<a name="l03352"></a>03352     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a6b806e92ddc405f7f52eead757f9a5d3">id8</a>                          : 8;  <span class="comment">/**&lt; This is the port-write destination deviceID. */</span>
<a name="l03353"></a>03353     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#ac9a83212f4c97d85dd8bb7d826aa59e3">tt</a>                           : 1;  <span class="comment">/**&lt; Transport type used for port write.</span>
<a name="l03354"></a>03354 <span class="comment">                                                         0 = Small transport, ID8 only.</span>
<a name="l03355"></a>03355 <span class="comment">                                                         1 = Large transport, ID16 and ID8. */</span>
<a name="l03356"></a>03356     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a5260c600c0970a534ec1c07bdbe5985b">reserved_0_14</a>                : 15;
<a name="l03357"></a>03357 <span class="preprocessor">#else</span>
<a name="l03358"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a5260c600c0970a534ec1c07bdbe5985b">03358</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a5260c600c0970a534ec1c07bdbe5985b">reserved_0_14</a>                : 15;
<a name="l03359"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#ac9a83212f4c97d85dd8bb7d826aa59e3">03359</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#ac9a83212f4c97d85dd8bb7d826aa59e3">tt</a>                           : 1;
<a name="l03360"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a6b806e92ddc405f7f52eead757f9a5d3">03360</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a6b806e92ddc405f7f52eead757f9a5d3">id8</a>                          : 8;
<a name="l03361"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a310c24dda67cdafca37329f1a96ccddf">03361</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html#a310c24dda67cdafca37329f1a96ccddf">id16</a>                         : 8;
<a name="l03362"></a>03362 <span class="preprocessor">#endif</span>
<a name="l03363"></a>03363 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a29ca22944d8a55ac5356425d7034dd6a">s</a>;
<a name="l03364"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a4e04f167b6e59eb43fecd56fee350fc8">03364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html">cvmx_sriomaintx_erb_lt_dev_id_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a4e04f167b6e59eb43fecd56fee350fc8">cn63xx</a>;
<a name="l03365"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a7c553cff9a64405a5748843c9306d1a2">03365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html">cvmx_sriomaintx_erb_lt_dev_id_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a7c553cff9a64405a5748843c9306d1a2">cn63xxp1</a>;
<a name="l03366"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#acc9f7e663cce7773c1835c34bc4913fd">03366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html">cvmx_sriomaintx_erb_lt_dev_id_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#acc9f7e663cce7773c1835c34bc4913fd">cn66xx</a>;
<a name="l03367"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a5128b1ebe7b4bf808ecae503e32539d5">03367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id_1_1cvmx__sriomaintx__erb__lt__dev__id__s.html">cvmx_sriomaintx_erb_lt_dev_id_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html#a5128b1ebe7b4bf808ecae503e32539d5">cnf75xx</a>;
<a name="l03368"></a>03368 };
<a name="l03369"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a0f396b4e66a29a8af65590072a65e999">03369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html" title="cvmx_sriomaint::_erb_lt_dev_id">cvmx_sriomaintx_erb_lt_dev_id</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id.html" title="cvmx_sriomaint::_erb_lt_dev_id">cvmx_sriomaintx_erb_lt_dev_id_t</a>;
<a name="l03370"></a>03370 <span class="comment"></span>
<a name="l03371"></a>03371 <span class="comment">/**</span>
<a name="l03372"></a>03372 <span class="comment"> * cvmx_sriomaint#_erb_lt_dev_id_capt</span>
<a name="l03373"></a>03373 <span class="comment"> *</span>
<a name="l03374"></a>03374 <span class="comment"> * This register contains error information. It is locked when a logical/transport error is</span>
<a name="l03375"></a>03375 <span class="comment"> * detected and unlocked when the SRIOMAINT()_ERB_LT_ERR_DET is written to zero.  This</span>
<a name="l03376"></a>03376 <span class="comment"> * register should be written only when error detection is disabled.</span>
<a name="l03377"></a>03377 <span class="comment"> */</span>
<a name="l03378"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html">03378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html" title="cvmx_sriomaint::_erb_lt_dev_id_capt">cvmx_sriomaintx_erb_lt_dev_id_capt</a> {
<a name="l03379"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a56f67fb81bc929340214c61279ee0a78">03379</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a56f67fb81bc929340214c61279ee0a78">u32</a>;
<a name="l03380"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html">03380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html">cvmx_sriomaintx_erb_lt_dev_id_capt_s</a> {
<a name="l03381"></a>03381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03382"></a>03382 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#aa4103c90c73aaaba76a8200817c2e1be">dst_id16</a>                     : 8;  <span class="comment">/**&lt; Most significant byte of the large transport</span>
<a name="l03383"></a>03383 <span class="comment">                                                         destination ID associated with the error. */</span>
<a name="l03384"></a>03384     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#ada6a6422c3fde9c7091a96bab47e4e85">dst_id8</a>                      : 8;  <span class="comment">/**&lt; Least significant byte of the large transport</span>
<a name="l03385"></a>03385 <span class="comment">                                                         destination ID or the 8-bit small transport</span>
<a name="l03386"></a>03386 <span class="comment">                                                         destination ID associated with the error. */</span>
<a name="l03387"></a>03387     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#a37566f454ee1208d0128f67d25aae346">src_id16</a>                     : 8;  <span class="comment">/**&lt; Most significant byte of the large transport</span>
<a name="l03388"></a>03388 <span class="comment">                                                         source ID associated with the error. */</span>
<a name="l03389"></a>03389     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#a3f0e83f8508d78cbb583a0b93bddceeb">src_id8</a>                      : 8;  <span class="comment">/**&lt; Least significant byte of the large transport</span>
<a name="l03390"></a>03390 <span class="comment">                                                         source ID or the 8-bit small transport source ID</span>
<a name="l03391"></a>03391 <span class="comment">                                                         associated with the error. */</span>
<a name="l03392"></a>03392 <span class="preprocessor">#else</span>
<a name="l03393"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#a3f0e83f8508d78cbb583a0b93bddceeb">03393</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#a3f0e83f8508d78cbb583a0b93bddceeb">src_id8</a>                      : 8;
<a name="l03394"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#a37566f454ee1208d0128f67d25aae346">03394</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#a37566f454ee1208d0128f67d25aae346">src_id16</a>                     : 8;
<a name="l03395"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#ada6a6422c3fde9c7091a96bab47e4e85">03395</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#ada6a6422c3fde9c7091a96bab47e4e85">dst_id8</a>                      : 8;
<a name="l03396"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#aa4103c90c73aaaba76a8200817c2e1be">03396</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html#aa4103c90c73aaaba76a8200817c2e1be">dst_id16</a>                     : 8;
<a name="l03397"></a>03397 <span class="preprocessor">#endif</span>
<a name="l03398"></a>03398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#af219e730cd5855c6a64605512ce1f84b">s</a>;
<a name="l03399"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a44ad3b3c233c7e13833ec0350a0bc817">03399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html">cvmx_sriomaintx_erb_lt_dev_id_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a44ad3b3c233c7e13833ec0350a0bc817">cn63xx</a>;
<a name="l03400"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a38a7b3e7fdff13f9ea422dcca4c5a494">03400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html">cvmx_sriomaintx_erb_lt_dev_id_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a38a7b3e7fdff13f9ea422dcca4c5a494">cn63xxp1</a>;
<a name="l03401"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a5756b3ba346905b6c7037eaa96d60e20">03401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html">cvmx_sriomaintx_erb_lt_dev_id_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#a5756b3ba346905b6c7037eaa96d60e20">cn66xx</a>;
<a name="l03402"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#aa58027f2cfd424153472544ea86dea77">03402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__dev__id__capt_1_1cvmx__sriomaintx__erb__lt__dev__id__capt__s.html">cvmx_sriomaintx_erb_lt_dev_id_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html#aa58027f2cfd424153472544ea86dea77">cnf75xx</a>;
<a name="l03403"></a>03403 };
<a name="l03404"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a5fb2fb59874a4db268bb719af210bc64">03404</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html" title="cvmx_sriomaint::_erb_lt_dev_id_capt">cvmx_sriomaintx_erb_lt_dev_id_capt</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__dev__id__capt.html" title="cvmx_sriomaint::_erb_lt_dev_id_capt">cvmx_sriomaintx_erb_lt_dev_id_capt_t</a>;
<a name="l03405"></a>03405 <span class="comment"></span>
<a name="l03406"></a>03406 <span class="comment">/**</span>
<a name="l03407"></a>03407 <span class="comment"> * cvmx_sriomaint#_erb_lt_err_det</span>
<a name="l03408"></a>03408 <span class="comment"> *</span>
<a name="l03409"></a>03409 <span class="comment"> * This register indicates the error that was detected by the logical or transport logic layer.</span>
<a name="l03410"></a>03410 <span class="comment"> * Once a bit is set in this CSR, hardware will lock the register until software writes a zero to</span>
<a name="l03411"></a>03411 <span class="comment"> * clear all</span>
<a name="l03412"></a>03412 <span class="comment"> * the fields.  The hardware sets SRIO_INT_REG[LOG_ERB] every time it sets one of the bits.</span>
<a name="l03413"></a>03413 <span class="comment"> * To handle the interrupt, the following procedure may be best:</span>
<a name="l03414"></a>03414 <span class="comment"> *</span>
<a name="l03415"></a>03415 <span class="comment"> * (1) read this CSR, corresponding SRIOMAINT()_ERB_LT_ADDR_CAPT_H,</span>
<a name="l03416"></a>03416 <span class="comment"> * SRIOMAINT()_ERB_LT_ADDR_CAPT_L,</span>
<a name="l03417"></a>03417 <span class="comment"> * SRIOMAINT()_ERB_LT_DEV_ID_CAPT, and SRIOMAINT()_ERB_LT_CTRL_CAPT</span>
<a name="l03418"></a>03418 <span class="comment"> * (2) Write this CSR to 0.</span>
<a name="l03419"></a>03419 <span class="comment"> * (3) clear SRIO_INT_REG[LOG_ERB],</span>
<a name="l03420"></a>03420 <span class="comment"> */</span>
<a name="l03421"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html">03421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html" title="cvmx_sriomaint::_erb_lt_err_det">cvmx_sriomaintx_erb_lt_err_det</a> {
<a name="l03422"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#add1536b3893f40a7b779584e74cad260">03422</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#add1536b3893f40a7b779584e74cad260">u32</a>;
<a name="l03423"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html">03423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html">cvmx_sriomaintx_erb_lt_err_det_s</a> {
<a name="l03424"></a>03424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03425"></a>03425 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a64198dd0792f2c9a1627c12220e46255">io_err</a>                       : 1;  <span class="comment">/**&lt; Received a response of ERROR for an IO logical</span>
<a name="l03426"></a>03426 <span class="comment">                                                         layer request.  This includes all maintenance and</span>
<a name="l03427"></a>03427 <span class="comment">                                                         memory responses not destined for the RX soft</span>
<a name="l03428"></a>03428 <span class="comment">                                                         packet FIFO. When SRIO receives an ERROR response</span>
<a name="l03429"></a>03429 <span class="comment">                                                         for a read, the issuing core or DPI DMA engine</span>
<a name="l03430"></a>03430 <span class="comment">                                                         receives result bytes with all bits set. In the</span>
<a name="l03431"></a>03431 <span class="comment">                                                         case of writes with response, this bit is the only</span>
<a name="l03432"></a>03432 <span class="comment">                                                         indication of failure. */</span>
<a name="l03433"></a>03433     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a61724300b76b73e64e801454b3c6c4ea">msg_err</a>                      : 1;  <span class="comment">/**&lt; Received a response of ERROR for an outgoing</span>
<a name="l03434"></a>03434 <span class="comment">                                                         message segment. This bit is the only direct</span>
<a name="l03435"></a>03435 <span class="comment">                                                         indication of a MSG_ERR. When a MSG_ERR occurs,</span>
<a name="l03436"></a>03436 <span class="comment">                                                         SRIO drops the message segment and will not set</span>
<a name="l03437"></a>03437 <span class="comment">                                                         SRIO()_INT_REG[OMSG*] after the message</span>
<a name="l03438"></a>03438 <span class="comment">                                                         &quot;transfer&quot;. NOTE: SRIO can continue to send or</span>
<a name="l03439"></a>03439 <span class="comment">                                                         retry other segments from the same message after</span>
<a name="l03440"></a>03440 <span class="comment">                                                         a MSG_ERR. */</span>
<a name="l03441"></a>03441     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a196f23bf737646ffe4bf0609725ef870">gsm_err</a>                      : 1;  <span class="comment">/**&lt; Received a response of ERROR for an GSM Logical</span>
<a name="l03442"></a>03442 <span class="comment">                                                         Request.  SRIO hardware never sets this bit. GSM</span>
<a name="l03443"></a>03443 <span class="comment">                                                         operations are not supported (outside of the Soft</span>
<a name="l03444"></a>03444 <span class="comment">                                                         Packet FIFO). */</span>
<a name="l03445"></a>03445     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#aeb5e6b90d403b1c28b17d1fc60f6ca5a">msg_fmt</a>                      : 1;  <span class="comment">/**&lt; Received an incoming message segment with a</span>
<a name="l03446"></a>03446 <span class="comment">                                                         formatting error.  A MSG_FMT error occurs when SRIO</span>
<a name="l03447"></a>03447 <span class="comment">                                                         receives a message segment with a reserved SSIZE,</span>
<a name="l03448"></a>03448 <span class="comment">                                                         or a illegal data payload size, or a MSGSEG greater</span>
<a name="l03449"></a>03449 <span class="comment">                                                         than MSGLEN, or a MSGSEG that is the duplicate of</span>
<a name="l03450"></a>03450 <span class="comment">                                                         one already received by an inflight message.</span>
<a name="l03451"></a>03451 <span class="comment">                                                         When a non-duplicate MSG_FMT error occurs, SRIO</span>
<a name="l03452"></a>03452 <span class="comment">                                                         drops the segment and sends an ERROR response.</span>
<a name="l03453"></a>03453 <span class="comment">                                                         When a duplicate MSG_FMT error occurs, SRIO</span>
<a name="l03454"></a>03454 <span class="comment">                                                         (internally) terminates the currently-inflight</span>
<a name="l03455"></a>03455 <span class="comment">                                                         message with an error and processes the duplicate,</span>
<a name="l03456"></a>03456 <span class="comment">                                                         which may result in a new message being generated</span>
<a name="l03457"></a>03457 <span class="comment">                                                         internally for the duplicate. */</span>
<a name="l03458"></a>03458     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a289c95a56b405bdde40ff8a6360dfedc">ill_tran</a>                     : 1;  <span class="comment">/**&lt; Received illegal fields in the request/response</span>
<a name="l03459"></a>03459 <span class="comment">                                                         packet for a supported transaction or any packet</span>
<a name="l03460"></a>03460 <span class="comment">                                                         with a reserved transaction type. When an ILL_TRAN</span>
<a name="l03461"></a>03461 <span class="comment">                                                         error occurs, SRIO ignores the packet. ILL_TRAN</span>
<a name="l03462"></a>03462 <span class="comment">                                                         errors are 2nd priority after ILL_TGT and may mask</span>
<a name="l03463"></a>03463 <span class="comment">                                                         other problems. Packets with ILL_TRAN errors cannot</span>
<a name="l03464"></a>03464 <span class="comment">                                                         enter the RX Soft Packet FIFO.</span>
<a name="l03465"></a>03465 <span class="comment">                                                         There are two things that can set ILL_TRAN:</span>
<a name="l03466"></a>03466 <span class="comment">                                                         (1) SRIO received a packet with a tt value is not</span>
<a name="l03467"></a>03467 <span class="comment">                                                         0 or 1, or (2) SRIO received a response to an</span>
<a name="l03468"></a>03468 <span class="comment">                                                         outstanding message segment whose status was not</span>
<a name="l03469"></a>03469 <span class="comment">                                                         DONE, RETRY, or ERROR. */</span>
<a name="l03470"></a>03470     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a5de0828080e95522b229b4a6213718da">ill_tgt</a>                      : 1;  <span class="comment">/**&lt; Received a packet that contained a destination ID</span>
<a name="l03471"></a>03471 <span class="comment">                                                         other than SRIOMAINT()_PRI_DEV_ID or</span>
<a name="l03472"></a>03472 <span class="comment">                                                         SRIOMAINT()_SEC_DEV_ID. When an ILL_TGT error</span>
<a name="l03473"></a>03473 <span class="comment">                                                         occurs, SRIO drops the packet. ILL_TGT errors are</span>
<a name="l03474"></a>03474 <span class="comment">                                                         highest priority, so may mask other problems.</span>
<a name="l03475"></a>03475 <span class="comment">                                                         Packets with ILL_TGT errors cannot enter the RX</span>
<a name="l03476"></a>03476 <span class="comment">                                                         soft packet fifo. */</span>
<a name="l03477"></a>03477     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a1a62e435aa9b74b068c76a2d0a02ace8">msg_tout</a>                     : 1;  <span class="comment">/**&lt; An expected incoming message request has not been</span>
<a name="l03478"></a>03478 <span class="comment">                                                         received within the time-out interval specified in</span>
<a name="l03479"></a>03479 <span class="comment">                                                         SRIOMAINT()_PORT_RT_CTL. When a MSG_TOUT occurs,</span>
<a name="l03480"></a>03480 <span class="comment">                                                         SRIO (internally) terminates the inflight message</span>
<a name="l03481"></a>03481 <span class="comment">                                                         with an error. */</span>
<a name="l03482"></a>03482     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a1325c6c0bb9273d4af177a102586e426">pkt_tout</a>                     : 1;  <span class="comment">/**&lt; A required response has not been received to an</span>
<a name="l03483"></a>03483 <span class="comment">                                                         outgoing memory, maintenance or message request</span>
<a name="l03484"></a>03484 <span class="comment">                                                         before the time-out interval specified in</span>
<a name="l03485"></a>03485 <span class="comment">                                                         SRIOMAINT()_PORT_RT_CTL.  When an IO or maintenance</span>
<a name="l03486"></a>03486 <span class="comment">                                                         read request operation has a PKT_TOUT, the issuing</span>
<a name="l03487"></a>03487 <span class="comment">                                                         core load or DPI DMA engine receive all ones for</span>
<a name="l03488"></a>03488 <span class="comment">                                                         the result. When an IO NWRITE_R has a PKT_TOUT,</span>
<a name="l03489"></a>03489 <span class="comment">                                                         this bit is the only indication of failure. When a</span>
<a name="l03490"></a>03490 <span class="comment">                                                         message request operation has a PKT_TOUT, SRIO</span>
<a name="l03491"></a>03491 <span class="comment">                                                         discards the the outgoing message segment,  and</span>
<a name="l03492"></a>03492 <span class="comment">                                                         this bit is the only direct indication of failure.</span>
<a name="l03493"></a>03493 <span class="comment">                                                         NOTE: SRIO may continue to send or retry other</span>
<a name="l03494"></a>03494 <span class="comment">                                                         segments from the same message. When one or more of</span>
<a name="l03495"></a>03495 <span class="comment">                                                         the segments in an outgoing message have a</span>
<a name="l03496"></a>03496 <span class="comment">                                                         PKT_TOUT, SRIO will not set SRIO()_INT_REG[OMSG*]</span>
<a name="l03497"></a>03497 <span class="comment">                                                         after the message &quot;transfer&quot;. */</span>
<a name="l03498"></a>03498     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a7a25d1abbb4a4d898f6cde2ef6c919a0">uns_resp</a>                     : 1;  <span class="comment">/**&lt; An unsolicited/unexpected memory, maintenance or</span>
<a name="l03499"></a>03499 <span class="comment">                                                         message response packet was received that was not</span>
<a name="l03500"></a>03500 <span class="comment">                                                         destined for the RX soft packet FIFO.  When this</span>
<a name="l03501"></a>03501 <span class="comment">                                                         condition is detected, the packet is dropped. */</span>
<a name="l03502"></a>03502     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a4b6974e4e5edf2feb4668b4b50665f9c">uns_tran</a>                     : 1;  <span class="comment">/**&lt; A transaction is received that is not supported.</span>
<a name="l03503"></a>03503 <span class="comment">                                                         SRIO hardware will never set this bit - SRIO routes all</span>
<a name="l03504"></a>03504 <span class="comment">                                                         unsupported transactions to the RX soft packet</span>
<a name="l03505"></a>03505 <span class="comment">                                                         FIFO. */</span>
<a name="l03506"></a>03506     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a7deb7553ca5b923bf07ca2bf392e3066">reserved_1_21</a>                : 21;
<a name="l03507"></a>03507     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a3e9d3580a11dad38a263ba479430dedf">resp_sz</a>                      : 1;  <span class="comment">/**&lt; Received an incoming memory or maintenance</span>
<a name="l03508"></a>03508 <span class="comment">                                                         read response packet with a DONE status and less</span>
<a name="l03509"></a>03509 <span class="comment">                                                         data then expected.  This condition causes the</span>
<a name="l03510"></a>03510 <span class="comment">                                                         Read to be completed and an error response to be</span>
<a name="l03511"></a>03511 <span class="comment">                                                         returned with all the data bits set to the issuing</span>
<a name="l03512"></a>03512 <span class="comment">                                                         core or DMA engine. */</span>
<a name="l03513"></a>03513 <span class="preprocessor">#else</span>
<a name="l03514"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a3e9d3580a11dad38a263ba479430dedf">03514</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a3e9d3580a11dad38a263ba479430dedf">resp_sz</a>                      : 1;
<a name="l03515"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a7deb7553ca5b923bf07ca2bf392e3066">03515</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a7deb7553ca5b923bf07ca2bf392e3066">reserved_1_21</a>                : 21;
<a name="l03516"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a4b6974e4e5edf2feb4668b4b50665f9c">03516</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a4b6974e4e5edf2feb4668b4b50665f9c">uns_tran</a>                     : 1;
<a name="l03517"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a7a25d1abbb4a4d898f6cde2ef6c919a0">03517</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a7a25d1abbb4a4d898f6cde2ef6c919a0">uns_resp</a>                     : 1;
<a name="l03518"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a1325c6c0bb9273d4af177a102586e426">03518</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a1325c6c0bb9273d4af177a102586e426">pkt_tout</a>                     : 1;
<a name="l03519"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a1a62e435aa9b74b068c76a2d0a02ace8">03519</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a1a62e435aa9b74b068c76a2d0a02ace8">msg_tout</a>                     : 1;
<a name="l03520"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a5de0828080e95522b229b4a6213718da">03520</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a5de0828080e95522b229b4a6213718da">ill_tgt</a>                      : 1;
<a name="l03521"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a289c95a56b405bdde40ff8a6360dfedc">03521</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a289c95a56b405bdde40ff8a6360dfedc">ill_tran</a>                     : 1;
<a name="l03522"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#aeb5e6b90d403b1c28b17d1fc60f6ca5a">03522</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#aeb5e6b90d403b1c28b17d1fc60f6ca5a">msg_fmt</a>                      : 1;
<a name="l03523"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a196f23bf737646ffe4bf0609725ef870">03523</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a196f23bf737646ffe4bf0609725ef870">gsm_err</a>                      : 1;
<a name="l03524"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a61724300b76b73e64e801454b3c6c4ea">03524</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a61724300b76b73e64e801454b3c6c4ea">msg_err</a>                      : 1;
<a name="l03525"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a64198dd0792f2c9a1627c12220e46255">03525</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html#a64198dd0792f2c9a1627c12220e46255">io_err</a>                       : 1;
<a name="l03526"></a>03526 <span class="preprocessor">#endif</span>
<a name="l03527"></a>03527 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#a781cf699c008a385b6e8529f624a2974">s</a>;
<a name="l03528"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#ac144ce29b892212482bb2a4422a6d1af">03528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html">cvmx_sriomaintx_erb_lt_err_det_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#ac144ce29b892212482bb2a4422a6d1af">cn63xx</a>;
<a name="l03529"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#a6be6bb550c93454985a51ce841c19816">03529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html">cvmx_sriomaintx_erb_lt_err_det_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#a6be6bb550c93454985a51ce841c19816">cn63xxp1</a>;
<a name="l03530"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#a3ed39a360d321da6bd0f1b4f481a26ef">03530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html">cvmx_sriomaintx_erb_lt_err_det_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#a3ed39a360d321da6bd0f1b4f481a26ef">cn66xx</a>;
<a name="l03531"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#afc6fd6b8e13e1ad7c7fef6775c4fbd6b">03531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__det_1_1cvmx__sriomaintx__erb__lt__err__det__s.html">cvmx_sriomaintx_erb_lt_err_det_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html#afc6fd6b8e13e1ad7c7fef6775c4fbd6b">cnf75xx</a>;
<a name="l03532"></a>03532 };
<a name="l03533"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a8caf3db1dd1de85d2cd3ced40a6946bc">03533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html" title="cvmx_sriomaint::_erb_lt_err_det">cvmx_sriomaintx_erb_lt_err_det</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__det.html" title="cvmx_sriomaint::_erb_lt_err_det">cvmx_sriomaintx_erb_lt_err_det_t</a>;
<a name="l03534"></a>03534 <span class="comment"></span>
<a name="l03535"></a>03535 <span class="comment">/**</span>
<a name="l03536"></a>03536 <span class="comment"> * cvmx_sriomaint#_erb_lt_err_en</span>
<a name="l03537"></a>03537 <span class="comment"> *</span>
<a name="l03538"></a>03538 <span class="comment"> * This register contains the bits that control if an error condition locks the</span>
<a name="l03539"></a>03539 <span class="comment"> * logical/transport layer error detect and capture registers and is reported to the</span>
<a name="l03540"></a>03540 <span class="comment"> * system host.</span>
<a name="l03541"></a>03541 <span class="comment"> */</span>
<a name="l03542"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html">03542</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html" title="cvmx_sriomaint::_erb_lt_err_en">cvmx_sriomaintx_erb_lt_err_en</a> {
<a name="l03543"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a24d3687560f8b3dd92c8de7c53ef6561">03543</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a24d3687560f8b3dd92c8de7c53ef6561">u32</a>;
<a name="l03544"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html">03544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html">cvmx_sriomaintx_erb_lt_err_en_s</a> {
<a name="l03545"></a>03545 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03546"></a>03546 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a35390a2aa5f8eb844792ed006acb6d65">io_err</a>                       : 1;  <span class="comment">/**&lt; Enable reporting of an IO error response. Save and lock original request</span>
<a name="l03547"></a>03547 <span class="comment">                                                         transaction information in all logical/transport layer capture CSRs. */</span>
<a name="l03548"></a>03548     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#ab61502807145965ac940e2d6f2d39723">msg_err</a>                      : 1;  <span class="comment">/**&lt; Enable reporting of a message error response. Save and lock original request</span>
<a name="l03549"></a>03549 <span class="comment">                                                         transaction information in all logical/transport layer capture CSRs. */</span>
<a name="l03550"></a>03550     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a2211a6a29557827e954c0c0e6a42a49d">gsm_err</a>                      : 1;  <span class="comment">/**&lt; Enable reporting of a GSM error response. Save and lock original request</span>
<a name="l03551"></a>03551 <span class="comment">                                                         transaction capture information in all logical/transport layer capture CSRs. */</span>
<a name="l03552"></a>03552     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#aad9b8d8c83f031f08706cc209aa10ee0">msg_fmt</a>                      : 1;  <span class="comment">/**&lt; Enable reporting of a message format error. Save and lock transaction capture</span>
<a name="l03553"></a>03553 <span class="comment">                                                         information in logical/transport layer device ID and control capture CSRs. */</span>
<a name="l03554"></a>03554     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a00e00f5340b324ef2fadfc7915bc4988">ill_tran</a>                     : 1;  <span class="comment">/**&lt; Enable reporting of an illegal transaction decode error Save and lock</span>
<a name="l03555"></a>03555 <span class="comment">                                                         transaction capture information in logical/transport layer device ID and control</span>
<a name="l03556"></a>03556 <span class="comment">                                                         capture CSRs. */</span>
<a name="l03557"></a>03557     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a449f51799731b71549f44b9d8928e7ec">ill_tgt</a>                      : 1;  <span class="comment">/**&lt; Enable reporting of an illegal transaction target error. Save and lock</span>
<a name="l03558"></a>03558 <span class="comment">                                                         transaction capture information in logical/transport layer device ID and control</span>
<a name="l03559"></a>03559 <span class="comment">                                                         capture CSRs. */</span>
<a name="l03560"></a>03560     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a6c358768c6ac32a9f393a4b1a6aa63f3">msg_tout</a>                     : 1;  <span class="comment">/**&lt; Enable reporting of a message request time-out error. Save and lock transaction</span>
<a name="l03561"></a>03561 <span class="comment">                                                         capture information in logical/transport layer device ID and control capture</span>
<a name="l03562"></a>03562 <span class="comment">                                                         CSRs for the last message request segment packet received. */</span>
<a name="l03563"></a>03563     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a6fc0c39779ff0c201f415ed527f39065">pkt_tout</a>                     : 1;  <span class="comment">/**&lt; Enable reporting of a packet response time-out error. Save and lock original</span>
<a name="l03564"></a>03564 <span class="comment">                                                         request address in logical/transport layer address capture CSRs. Save and lock</span>
<a name="l03565"></a>03565 <span class="comment">                                                         original request destination ID in logical/transport layer device ID capture</span>
<a name="l03566"></a>03566 <span class="comment">                                                         CSR. */</span>
<a name="l03567"></a>03567     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a4bae6d38a4c0b05971c3fa17fbc27bc2">uns_resp</a>                     : 1;  <span class="comment">/**&lt; Enable reporting of an unsolicited response error. Save and lock transaction</span>
<a name="l03568"></a>03568 <span class="comment">                                                         capture information in logical/transport layer device ID and control capture</span>
<a name="l03569"></a>03569 <span class="comment">                                                         CSRs. */</span>
<a name="l03570"></a>03570     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a4c18a61efdbaa395d437ab44faad853f">uns_tran</a>                     : 1;  <span class="comment">/**&lt; Enable reporting of an unsupported transaction error. Save and lock transaction</span>
<a name="l03571"></a>03571 <span class="comment">                                                         capture information in logical/transport layer device ID and control capture</span>
<a name="l03572"></a>03572 <span class="comment">                                                         CSRs. */</span>
<a name="l03573"></a>03573     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a488ffa79b99a820e661b396d6d594a84">reserved_1_21</a>                : 21;
<a name="l03574"></a>03574     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a2a9d146d7b61253e032568f0ae7e7bd1">resp_sz</a>                      : 1;  <span class="comment">/**&lt; Enable reporting of an incoming response with unexpected data size. */</span>
<a name="l03575"></a>03575 <span class="preprocessor">#else</span>
<a name="l03576"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a2a9d146d7b61253e032568f0ae7e7bd1">03576</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a2a9d146d7b61253e032568f0ae7e7bd1">resp_sz</a>                      : 1;
<a name="l03577"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a488ffa79b99a820e661b396d6d594a84">03577</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a488ffa79b99a820e661b396d6d594a84">reserved_1_21</a>                : 21;
<a name="l03578"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a4c18a61efdbaa395d437ab44faad853f">03578</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a4c18a61efdbaa395d437ab44faad853f">uns_tran</a>                     : 1;
<a name="l03579"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a4bae6d38a4c0b05971c3fa17fbc27bc2">03579</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a4bae6d38a4c0b05971c3fa17fbc27bc2">uns_resp</a>                     : 1;
<a name="l03580"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a6fc0c39779ff0c201f415ed527f39065">03580</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a6fc0c39779ff0c201f415ed527f39065">pkt_tout</a>                     : 1;
<a name="l03581"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a6c358768c6ac32a9f393a4b1a6aa63f3">03581</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a6c358768c6ac32a9f393a4b1a6aa63f3">msg_tout</a>                     : 1;
<a name="l03582"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a449f51799731b71549f44b9d8928e7ec">03582</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a449f51799731b71549f44b9d8928e7ec">ill_tgt</a>                      : 1;
<a name="l03583"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a00e00f5340b324ef2fadfc7915bc4988">03583</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a00e00f5340b324ef2fadfc7915bc4988">ill_tran</a>                     : 1;
<a name="l03584"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#aad9b8d8c83f031f08706cc209aa10ee0">03584</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#aad9b8d8c83f031f08706cc209aa10ee0">msg_fmt</a>                      : 1;
<a name="l03585"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a2211a6a29557827e954c0c0e6a42a49d">03585</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a2211a6a29557827e954c0c0e6a42a49d">gsm_err</a>                      : 1;
<a name="l03586"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#ab61502807145965ac940e2d6f2d39723">03586</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#ab61502807145965ac940e2d6f2d39723">msg_err</a>                      : 1;
<a name="l03587"></a><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a35390a2aa5f8eb844792ed006acb6d65">03587</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html#a35390a2aa5f8eb844792ed006acb6d65">io_err</a>                       : 1;
<a name="l03588"></a>03588 <span class="preprocessor">#endif</span>
<a name="l03589"></a>03589 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a999b186f44fe4fb3e14121294225a188">s</a>;
<a name="l03590"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#abd803b11a7e82005eaac2a44ba5d78ff">03590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html">cvmx_sriomaintx_erb_lt_err_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#abd803b11a7e82005eaac2a44ba5d78ff">cn63xx</a>;
<a name="l03591"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a4d08de9e8dfad744fa0dfaa2676d0ae1">03591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html">cvmx_sriomaintx_erb_lt_err_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a4d08de9e8dfad744fa0dfaa2676d0ae1">cn63xxp1</a>;
<a name="l03592"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a9855f083e38f410ae6b178786689459a">03592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html">cvmx_sriomaintx_erb_lt_err_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a9855f083e38f410ae6b178786689459a">cn66xx</a>;
<a name="l03593"></a><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a89f1ed1545e6962aa4973ace9a796263">03593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__lt__err__en_1_1cvmx__sriomaintx__erb__lt__err__en__s.html">cvmx_sriomaintx_erb_lt_err_en_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html#a89f1ed1545e6962aa4973ace9a796263">cnf75xx</a>;
<a name="l03594"></a>03594 };
<a name="l03595"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ad49ca123a679e392a87b999ce6e377c7">03595</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html" title="cvmx_sriomaint::_erb_lt_err_en">cvmx_sriomaintx_erb_lt_err_en</a> <a class="code" href="unioncvmx__sriomaintx__erb__lt__err__en.html" title="cvmx_sriomaint::_erb_lt_err_en">cvmx_sriomaintx_erb_lt_err_en_t</a>;
<a name="l03596"></a>03596 <span class="comment"></span>
<a name="l03597"></a>03597 <span class="comment">/**</span>
<a name="l03598"></a>03598 <span class="comment"> * cvmx_sriomaint#_erb_pack_capt_1</span>
<a name="l03599"></a>03599 <span class="comment"> *</span>
<a name="l03600"></a>03600 <span class="comment"> * This register contains either long symbol capture information or bytes 4</span>
<a name="l03601"></a>03601 <span class="comment"> * through 7 of the packet header. The hardware will not update this register (i.e. this</span>
<a name="l03602"></a>03602 <span class="comment"> * register is locked) while SRIOMAINT()_ERB_ATTR_CAPT[VALID] is set. This register</span>
<a name="l03603"></a>03603 <span class="comment"> * should only be read while this bit is set.</span>
<a name="l03604"></a>03604 <span class="comment"> */</span>
<a name="l03605"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html">03605</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html" title="cvmx_sriomaint::_erb_pack_capt_1">cvmx_sriomaintx_erb_pack_capt_1</a> {
<a name="l03606"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a456398bd093190fcef49a9a0b028013e">03606</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a456398bd093190fcef49a9a0b028013e">u32</a>;
<a name="l03607"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html">03607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html">cvmx_sriomaintx_erb_pack_capt_1_s</a> {
<a name="l03608"></a>03608 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03609"></a>03609 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html#ac2d8701a2fae3733cd302fc4c58f906c">capture</a>                      : 32; <span class="comment">/**&lt; Bytes 4 thru 7 of the packet header. */</span>
<a name="l03610"></a>03610 <span class="preprocessor">#else</span>
<a name="l03611"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html#ac2d8701a2fae3733cd302fc4c58f906c">03611</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html#ac2d8701a2fae3733cd302fc4c58f906c">capture</a>                      : 32;
<a name="l03612"></a>03612 <span class="preprocessor">#endif</span>
<a name="l03613"></a>03613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a0d3fc1f3a08f8fc2b385d4d40ed67831">s</a>;
<a name="l03614"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a06035a78829834bc2cd3f038f7f4dd31">03614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html">cvmx_sriomaintx_erb_pack_capt_1_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a06035a78829834bc2cd3f038f7f4dd31">cn63xx</a>;
<a name="l03615"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a4d431dc7e2cc7a6f89f62ee0cc361f1a">03615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html">cvmx_sriomaintx_erb_pack_capt_1_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a4d431dc7e2cc7a6f89f62ee0cc361f1a">cn63xxp1</a>;
<a name="l03616"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a0d94e7b2ea0b257da7e6086e623494dd">03616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html">cvmx_sriomaintx_erb_pack_capt_1_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a0d94e7b2ea0b257da7e6086e623494dd">cn66xx</a>;
<a name="l03617"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a47c3b8f47429e536da7c367a11d72bb3">03617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__1_1_1cvmx__sriomaintx__erb__pack__capt__1__s.html">cvmx_sriomaintx_erb_pack_capt_1_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html#a47c3b8f47429e536da7c367a11d72bb3">cnf75xx</a>;
<a name="l03618"></a>03618 };
<a name="l03619"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac025b874f3e23dd57161c22417124c82">03619</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html" title="cvmx_sriomaint::_erb_pack_capt_1">cvmx_sriomaintx_erb_pack_capt_1</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__1.html" title="cvmx_sriomaint::_erb_pack_capt_1">cvmx_sriomaintx_erb_pack_capt_1_t</a>;
<a name="l03620"></a>03620 <span class="comment"></span>
<a name="l03621"></a>03621 <span class="comment">/**</span>
<a name="l03622"></a>03622 <span class="comment"> * cvmx_sriomaint#_erb_pack_capt_2</span>
<a name="l03623"></a>03623 <span class="comment"> *</span>
<a name="l03624"></a>03624 <span class="comment"> * This register contains bytes 8 through 11 of the packet header. The hardware</span>
<a name="l03625"></a>03625 <span class="comment"> * will not update this register (i.e. this register is locked) while</span>
<a name="l03626"></a>03626 <span class="comment"> * SRIOMAINT()_ERB_ATTR_CAPT[VALID] is set. This register should only be read while</span>
<a name="l03627"></a>03627 <span class="comment"> * this bit is set.</span>
<a name="l03628"></a>03628 <span class="comment"> */</span>
<a name="l03629"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html">03629</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html" title="cvmx_sriomaint::_erb_pack_capt_2">cvmx_sriomaintx_erb_pack_capt_2</a> {
<a name="l03630"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a6e9c45b7a7dea582a94700dfe6360c72">03630</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a6e9c45b7a7dea582a94700dfe6360c72">u32</a>;
<a name="l03631"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html">03631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html">cvmx_sriomaintx_erb_pack_capt_2_s</a> {
<a name="l03632"></a>03632 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03633"></a>03633 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html#a11073a6827e0869831791c6757288894">capture</a>                      : 32; <span class="comment">/**&lt; Bytes 8 thru 11 of the packet header. */</span>
<a name="l03634"></a>03634 <span class="preprocessor">#else</span>
<a name="l03635"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html#a11073a6827e0869831791c6757288894">03635</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html#a11073a6827e0869831791c6757288894">capture</a>                      : 32;
<a name="l03636"></a>03636 <span class="preprocessor">#endif</span>
<a name="l03637"></a>03637 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a9670fb4dffdcdf66103229db52065613">s</a>;
<a name="l03638"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a874dd0e9d614c11521ee7304e70ed543">03638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html">cvmx_sriomaintx_erb_pack_capt_2_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a874dd0e9d614c11521ee7304e70ed543">cn63xx</a>;
<a name="l03639"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#ad35261435c63728b3b669965afb5e6f2">03639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html">cvmx_sriomaintx_erb_pack_capt_2_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#ad35261435c63728b3b669965afb5e6f2">cn63xxp1</a>;
<a name="l03640"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a314b00560abb5ea4642020bee4c3c7c5">03640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html">cvmx_sriomaintx_erb_pack_capt_2_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#a314b00560abb5ea4642020bee4c3c7c5">cn66xx</a>;
<a name="l03641"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#ade99886132f4e7f5846d50c805cc3f2d">03641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__2_1_1cvmx__sriomaintx__erb__pack__capt__2__s.html">cvmx_sriomaintx_erb_pack_capt_2_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html#ade99886132f4e7f5846d50c805cc3f2d">cnf75xx</a>;
<a name="l03642"></a>03642 };
<a name="l03643"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aeb43324328e0a52d735f56c93b1237ac">03643</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html" title="cvmx_sriomaint::_erb_pack_capt_2">cvmx_sriomaintx_erb_pack_capt_2</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__2.html" title="cvmx_sriomaint::_erb_pack_capt_2">cvmx_sriomaintx_erb_pack_capt_2_t</a>;
<a name="l03644"></a>03644 <span class="comment"></span>
<a name="l03645"></a>03645 <span class="comment">/**</span>
<a name="l03646"></a>03646 <span class="comment"> * cvmx_sriomaint#_erb_pack_capt_3</span>
<a name="l03647"></a>03647 <span class="comment"> *</span>
<a name="l03648"></a>03648 <span class="comment"> * This register contains bytes 12 through 15 of the packet header.</span>
<a name="l03649"></a>03649 <span class="comment"> * The hardware will not update this register (i.e. this register is locked) while</span>
<a name="l03650"></a>03650 <span class="comment"> * SRIOMAINT()_ERB_ATTR_CAPT[VALID] is set.  This register should only be read while this bit is</span>
<a name="l03651"></a>03651 <span class="comment"> * set.</span>
<a name="l03652"></a>03652 <span class="comment"> */</span>
<a name="l03653"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html">03653</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html" title="cvmx_sriomaint::_erb_pack_capt_3">cvmx_sriomaintx_erb_pack_capt_3</a> {
<a name="l03654"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a497acf3a8f57f69383bd0b466ebb5712">03654</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a497acf3a8f57f69383bd0b466ebb5712">u32</a>;
<a name="l03655"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html">03655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html">cvmx_sriomaintx_erb_pack_capt_3_s</a> {
<a name="l03656"></a>03656 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03657"></a>03657 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html#abdb6a34083fde6154b0b24a3fa1b900f">capture</a>                      : 32; <span class="comment">/**&lt; Bytes 12 thru 15 of the packet header. */</span>
<a name="l03658"></a>03658 <span class="preprocessor">#else</span>
<a name="l03659"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html#abdb6a34083fde6154b0b24a3fa1b900f">03659</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html#abdb6a34083fde6154b0b24a3fa1b900f">capture</a>                      : 32;
<a name="l03660"></a>03660 <span class="preprocessor">#endif</span>
<a name="l03661"></a>03661 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a1cf0787bbaa90b5e6ac93ac2ba47c666">s</a>;
<a name="l03662"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#accce1f72537a2f1b5d11324d2af5869c">03662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html">cvmx_sriomaintx_erb_pack_capt_3_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#accce1f72537a2f1b5d11324d2af5869c">cn63xx</a>;
<a name="l03663"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a33bdf03d24dfb220369ab4a3aaf9f9cf">03663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html">cvmx_sriomaintx_erb_pack_capt_3_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a33bdf03d24dfb220369ab4a3aaf9f9cf">cn63xxp1</a>;
<a name="l03664"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a354c6c7e3ec52d085d65bb499f548454">03664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html">cvmx_sriomaintx_erb_pack_capt_3_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#a354c6c7e3ec52d085d65bb499f548454">cn66xx</a>;
<a name="l03665"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#ac6beeecec4a30a48b2c84f247f3edae7">03665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__capt__3_1_1cvmx__sriomaintx__erb__pack__capt__3__s.html">cvmx_sriomaintx_erb_pack_capt_3_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html#ac6beeecec4a30a48b2c84f247f3edae7">cnf75xx</a>;
<a name="l03666"></a>03666 };
<a name="l03667"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a834e22a1c594c5faaa8c66e4dc027c13">03667</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html" title="cvmx_sriomaint::_erb_pack_capt_3">cvmx_sriomaintx_erb_pack_capt_3</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__capt__3.html" title="cvmx_sriomaint::_erb_pack_capt_3">cvmx_sriomaintx_erb_pack_capt_3_t</a>;
<a name="l03668"></a>03668 <span class="comment"></span>
<a name="l03669"></a>03669 <span class="comment">/**</span>
<a name="l03670"></a>03670 <span class="comment"> * cvmx_sriomaint#_erb_pack_sym_capt</span>
<a name="l03671"></a>03671 <span class="comment"> *</span>
<a name="l03672"></a>03672 <span class="comment"> * This register contains either captured control symbol information or the first 4 bytes of</span>
<a name="l03673"></a>03673 <span class="comment"> * captured packet information.  The errors that generate partial control symbols can be found in</span>
<a name="l03674"></a>03674 <span class="comment"> * SRIOMAINT()_ERB_ERR_DET.  The hardware will not update this register (i.e. this register is</span>
<a name="l03675"></a>03675 <span class="comment"> * locked)</span>
<a name="l03676"></a>03676 <span class="comment"> * while SRIOMAINT()_ERB_ATTR_CAPT[VALID] is set.  This register should only be read while this</span>
<a name="l03677"></a>03677 <span class="comment"> * bit is set.</span>
<a name="l03678"></a>03678 <span class="comment"> */</span>
<a name="l03679"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html">03679</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html" title="cvmx_sriomaint::_erb_pack_sym_capt">cvmx_sriomaintx_erb_pack_sym_capt</a> {
<a name="l03680"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a63020fca79c70f5dbed546a83a538e1e">03680</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a63020fca79c70f5dbed546a83a538e1e">u32</a>;
<a name="l03681"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html">03681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html">cvmx_sriomaintx_erb_pack_sym_capt_s</a> {
<a name="l03682"></a>03682 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03683"></a>03683 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html#a74fbc900b5e73dfef7f8437b61fa0269">capture</a>                      : 32; <span class="comment">/**&lt; Control character and control symbol or bytes 0 to</span>
<a name="l03684"></a>03684 <span class="comment">                                                         3 of packet header.</span>
<a name="l03685"></a>03685 <span class="comment">                                                         The control symbol consists of:</span>
<a name="l03686"></a>03686 <span class="comment">                                                         &lt;31:24&gt; = SC Character (0 in partial symbol).</span>
<a name="l03687"></a>03687 <span class="comment">                                                         &lt;23:21&gt; = Stype 0.</span>
<a name="l03688"></a>03688 <span class="comment">                                                         &lt;20:16&gt; = Parameter 0.</span>
<a name="l03689"></a>03689 <span class="comment">                                                         &lt;15:11&gt; = Parameter 1.</span>
<a name="l03690"></a>03690 <span class="comment">                                                         &lt;10:8&gt; = Stype 1 (0 in partial symbol).</span>
<a name="l03691"></a>03691 <span class="comment">                                                         &lt;7:5&gt; = Command (0 in partial symbol).</span>
<a name="l03692"></a>03692 <span class="comment">                                                         &lt;4:0&gt; = CRC5    (0 in partial symbol). */</span>
<a name="l03693"></a>03693 <span class="preprocessor">#else</span>
<a name="l03694"></a><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html#a74fbc900b5e73dfef7f8437b61fa0269">03694</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html#a74fbc900b5e73dfef7f8437b61fa0269">capture</a>                      : 32;
<a name="l03695"></a>03695 <span class="preprocessor">#endif</span>
<a name="l03696"></a>03696 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a3ef14db36fccba13f6793020df3e88a7">s</a>;
<a name="l03697"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#ae8079de91ced3bcb29c5a686e8d1c994">03697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html">cvmx_sriomaintx_erb_pack_sym_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#ae8079de91ced3bcb29c5a686e8d1c994">cn63xx</a>;
<a name="l03698"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a7d802c9214f84a76c4bd742c38aa8acb">03698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html">cvmx_sriomaintx_erb_pack_sym_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a7d802c9214f84a76c4bd742c38aa8acb">cn63xxp1</a>;
<a name="l03699"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#ab6cef2f36e3a6bd8b089ccfbe0905577">03699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html">cvmx_sriomaintx_erb_pack_sym_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#ab6cef2f36e3a6bd8b089ccfbe0905577">cn66xx</a>;
<a name="l03700"></a><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a7d2d1c6f24dded1898f3497a4a50b9d0">03700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__erb__pack__sym__capt_1_1cvmx__sriomaintx__erb__pack__sym__capt__s.html">cvmx_sriomaintx_erb_pack_sym_capt_s</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html#a7d2d1c6f24dded1898f3497a4a50b9d0">cnf75xx</a>;
<a name="l03701"></a>03701 };
<a name="l03702"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aa317edc8bfe9d9a4623208a2bd0620b3">03702</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html" title="cvmx_sriomaint::_erb_pack_sym_capt">cvmx_sriomaintx_erb_pack_sym_capt</a> <a class="code" href="unioncvmx__sriomaintx__erb__pack__sym__capt.html" title="cvmx_sriomaint::_erb_pack_sym_capt">cvmx_sriomaintx_erb_pack_sym_capt_t</a>;
<a name="l03703"></a>03703 <span class="comment"></span>
<a name="l03704"></a>03704 <span class="comment">/**</span>
<a name="l03705"></a>03705 <span class="comment"> * cvmx_sriomaint#_hb_dev_id_lock</span>
<a name="l03706"></a>03706 <span class="comment"> *</span>
<a name="l03707"></a>03707 <span class="comment"> * This register contains the device ID of the host responsible for initializing this SRIO</span>
<a name="l03708"></a>03708 <span class="comment"> * device. The register contains a special write once function that captures the first HOSTID</span>
<a name="l03709"></a>03709 <span class="comment"> * written to it after reset.  The function allows several potential hosts to write to this</span>
<a name="l03710"></a>03710 <span class="comment"> * register and then read it to see if they have responsibility for initialization.  The register</span>
<a name="l03711"></a>03711 <span class="comment"> * can be unlocked by rewriting the current host value.  This will reset the lock and restore the</span>
<a name="l03712"></a>03712 <span class="comment"> * value to 0xFFFF.</span>
<a name="l03713"></a>03713 <span class="comment"> */</span>
<a name="l03714"></a><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html">03714</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html" title="cvmx_sriomaint::_hb_dev_id_lock">cvmx_sriomaintx_hb_dev_id_lock</a> {
<a name="l03715"></a><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a4c20ef11daba0229b275f919bce7f244">03715</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a4c20ef11daba0229b275f919bce7f244">u32</a>;
<a name="l03716"></a><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html">03716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html">cvmx_sriomaintx_hb_dev_id_lock_s</a> {
<a name="l03717"></a>03717 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03718"></a>03718 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html#adb57d21e0b4fcad07471b5e825822e7e">reserved_16_31</a>               : 16;
<a name="l03719"></a>03719     uint32_t <a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html#aea717dba2632eb10f0d54fc3429a0378">hostid</a>                       : 16; <span class="comment">/**&lt; Primary 16-bit device ID. */</span>
<a name="l03720"></a>03720 <span class="preprocessor">#else</span>
<a name="l03721"></a><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html#aea717dba2632eb10f0d54fc3429a0378">03721</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html#aea717dba2632eb10f0d54fc3429a0378">hostid</a>                       : 16;
<a name="l03722"></a><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html#adb57d21e0b4fcad07471b5e825822e7e">03722</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html#adb57d21e0b4fcad07471b5e825822e7e">reserved_16_31</a>               : 16;
<a name="l03723"></a>03723 <span class="preprocessor">#endif</span>
<a name="l03724"></a>03724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a0444b4b611a123f5dfe80de93ac5dd3e">s</a>;
<a name="l03725"></a><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a0c57a8ed4de9af6c2fc0cbe0b7378515">03725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html">cvmx_sriomaintx_hb_dev_id_lock_s</a> <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a0c57a8ed4de9af6c2fc0cbe0b7378515">cn63xx</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a3f63e9d16b3c2296e0df4220bbcc56b4">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html">cvmx_sriomaintx_hb_dev_id_lock_s</a> <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#a3f63e9d16b3c2296e0df4220bbcc56b4">cn63xxp1</a>;
<a name="l03727"></a><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#ae60133e9485517bc162656f46d657831">03727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html">cvmx_sriomaintx_hb_dev_id_lock_s</a> <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#ae60133e9485517bc162656f46d657831">cn66xx</a>;
<a name="l03728"></a><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#aa35834091a19ff5510c3d59e6a2c32ec">03728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__hb__dev__id__lock_1_1cvmx__sriomaintx__hb__dev__id__lock__s.html">cvmx_sriomaintx_hb_dev_id_lock_s</a> <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html#aa35834091a19ff5510c3d59e6a2c32ec">cnf75xx</a>;
<a name="l03729"></a>03729 };
<a name="l03730"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a16490c570f00f3eaa121b4ad96f7964e">03730</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html" title="cvmx_sriomaint::_hb_dev_id_lock">cvmx_sriomaintx_hb_dev_id_lock</a> <a class="code" href="unioncvmx__sriomaintx__hb__dev__id__lock.html" title="cvmx_sriomaint::_hb_dev_id_lock">cvmx_sriomaintx_hb_dev_id_lock_t</a>;
<a name="l03731"></a>03731 <span class="comment"></span>
<a name="l03732"></a>03732 <span class="comment">/**</span>
<a name="l03733"></a>03733 <span class="comment"> * cvmx_sriomaint#_ir_buffer_config</span>
<a name="l03734"></a>03734 <span class="comment"> *</span>
<a name="l03735"></a>03735 <span class="comment"> * This register controls the operation of the SRIO core buffer mux logic.</span>
<a name="l03736"></a>03736 <span class="comment"> *</span>
<a name="l03737"></a>03737 <span class="comment"> */</span>
<a name="l03738"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html">03738</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html" title="cvmx_sriomaint::_ir_buffer_config">cvmx_sriomaintx_ir_buffer_config</a> {
<a name="l03739"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#ad2dca514e0731d8ce0fb5279b4f8c607">03739</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#ad2dca514e0731d8ce0fb5279b4f8c607">u32</a>;
<a name="l03740"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html">03740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html">cvmx_sriomaintx_ir_buffer_config_s</a> {
<a name="l03741"></a>03741 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03742"></a>03742 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a46cf8bc20850b29de6238f8442100057">tx_wm0</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l03743"></a>03743     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a3491d0621ecb02c318ddfd20abb143dc">tx_wm1</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l03744"></a>03744     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#aec14a3883826277535688a8a82a64892">tx_wm2</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l03745"></a>03745     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#abb9bc91046acfddb5754cadbe7219677">reserved_3_19</a>                : 17;
<a name="l03746"></a>03746     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#ae9905f63fc528d03a02d06305b51d64a">tx_flow</a>                      : 1;  <span class="comment">/**&lt; Controls whether transmitter flow control is permitted on this device.</span>
<a name="l03747"></a>03747 <span class="comment">                                                         0 = Disabled.</span>
<a name="l03748"></a>03748 <span class="comment">                                                         1 = Permitted.</span>
<a name="l03749"></a>03749 <span class="comment">                                                         The reset value of this field is SRIO()_IP_FEATURE[TX_FLOW]. */</span>
<a name="l03750"></a>03750     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#af6cab67a8bf578403f6899c96fbeda87">tx_sync</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03751"></a>03751     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a2114628d6b9a70b920278728950175d5">rx_sync</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03752"></a>03752 <span class="preprocessor">#else</span>
<a name="l03753"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a2114628d6b9a70b920278728950175d5">03753</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a2114628d6b9a70b920278728950175d5">rx_sync</a>                      : 1;
<a name="l03754"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#af6cab67a8bf578403f6899c96fbeda87">03754</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#af6cab67a8bf578403f6899c96fbeda87">tx_sync</a>                      : 1;
<a name="l03755"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#ae9905f63fc528d03a02d06305b51d64a">03755</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#ae9905f63fc528d03a02d06305b51d64a">tx_flow</a>                      : 1;
<a name="l03756"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#abb9bc91046acfddb5754cadbe7219677">03756</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#abb9bc91046acfddb5754cadbe7219677">reserved_3_19</a>                : 17;
<a name="l03757"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#aec14a3883826277535688a8a82a64892">03757</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#aec14a3883826277535688a8a82a64892">tx_wm2</a>                       : 4;
<a name="l03758"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a3491d0621ecb02c318ddfd20abb143dc">03758</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a3491d0621ecb02c318ddfd20abb143dc">tx_wm1</a>                       : 4;
<a name="l03759"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a46cf8bc20850b29de6238f8442100057">03759</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html#a46cf8bc20850b29de6238f8442100057">tx_wm0</a>                       : 4;
<a name="l03760"></a>03760 <span class="preprocessor">#endif</span>
<a name="l03761"></a>03761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#a2dcaa34795b3464054af4bead96664c8">s</a>;
<a name="l03762"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#ad780fc7e992c3c1ac67ba35cfa520a2e">03762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html">cvmx_sriomaintx_ir_buffer_config_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#ad780fc7e992c3c1ac67ba35cfa520a2e">cn63xx</a>;
<a name="l03763"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#ab5c7be352a86fe61033339dbe9162840">03763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html">cvmx_sriomaintx_ir_buffer_config_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#ab5c7be352a86fe61033339dbe9162840">cn63xxp1</a>;
<a name="l03764"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#a3b0188fb600ed90f2dae5af034fe68f1">03764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__s.html">cvmx_sriomaintx_ir_buffer_config_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#a3b0188fb600ed90f2dae5af034fe68f1">cn66xx</a>;
<a name="l03765"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html">03765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html">cvmx_sriomaintx_ir_buffer_config_cnf75xx</a> {
<a name="l03766"></a>03766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03767"></a>03767 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#acd5dc82e3143716b3c2037eb451875d0">tx_wm0</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l03768"></a>03768     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a726934172880c33e106c92ee09bb6276">tx_wm1</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l03769"></a>03769     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a34ff2916477602124346f1aded741607">tx_wm2</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l03770"></a>03770     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a8b23cacd8f8bd3f1929e4641975a3dcb">reserved_19_3</a>                : 17;
<a name="l03771"></a>03771     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a2bf1a3127b157f3a5651e0cf5a84dba8">tx_flow</a>                      : 1;  <span class="comment">/**&lt; Controls whether transmitter flow control is permitted on this device.</span>
<a name="l03772"></a>03772 <span class="comment">                                                         0 = Disabled.</span>
<a name="l03773"></a>03773 <span class="comment">                                                         1 = Permitted.</span>
<a name="l03774"></a>03774 <span class="comment">                                                         The reset value of this field is SRIO()_IP_FEATURE[TX_FLOW]. */</span>
<a name="l03775"></a>03775     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a849ba6d1df8a235454402b341dd03078">tx_sync</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03776"></a>03776     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#ac47ba2c997f323752d3bcdcb2e800a39">rx_sync</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03777"></a>03777 <span class="preprocessor">#else</span>
<a name="l03778"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#ac47ba2c997f323752d3bcdcb2e800a39">03778</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#ac47ba2c997f323752d3bcdcb2e800a39">rx_sync</a>                      : 1;
<a name="l03779"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a849ba6d1df8a235454402b341dd03078">03779</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a849ba6d1df8a235454402b341dd03078">tx_sync</a>                      : 1;
<a name="l03780"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a2bf1a3127b157f3a5651e0cf5a84dba8">03780</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a2bf1a3127b157f3a5651e0cf5a84dba8">tx_flow</a>                      : 1;
<a name="l03781"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a8b23cacd8f8bd3f1929e4641975a3dcb">03781</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a8b23cacd8f8bd3f1929e4641975a3dcb">reserved_19_3</a>                : 17;
<a name="l03782"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a34ff2916477602124346f1aded741607">03782</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a34ff2916477602124346f1aded741607">tx_wm2</a>                       : 4;
<a name="l03783"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a726934172880c33e106c92ee09bb6276">03783</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#a726934172880c33e106c92ee09bb6276">tx_wm1</a>                       : 4;
<a name="l03784"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#acd5dc82e3143716b3c2037eb451875d0">03784</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config_1_1cvmx__sriomaintx__ir__buffer__config__cnf75xx.html#acd5dc82e3143716b3c2037eb451875d0">tx_wm0</a>                       : 4;
<a name="l03785"></a>03785 <span class="preprocessor">#endif</span>
<a name="l03786"></a>03786 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html#a6c6f692c5fc70338dfd84c34446ec8cd">cnf75xx</a>;
<a name="l03787"></a>03787 };
<a name="l03788"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a1064d32f6fe1b7fc2cfa8a184cdd15ef">03788</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html" title="cvmx_sriomaint::_ir_buffer_config">cvmx_sriomaintx_ir_buffer_config</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config.html" title="cvmx_sriomaint::_ir_buffer_config">cvmx_sriomaintx_ir_buffer_config_t</a>;
<a name="l03789"></a>03789 <span class="comment"></span>
<a name="l03790"></a>03790 <span class="comment">/**</span>
<a name="l03791"></a>03791 <span class="comment"> * cvmx_sriomaint#_ir_buffer_config2</span>
<a name="l03792"></a>03792 <span class="comment"> *</span>
<a name="l03793"></a>03793 <span class="comment"> * This register controls the RX and TX buffer availability by priority.  The typical values</span>
<a name="l03794"></a>03794 <span class="comment"> * are optimized for normal operation.  Care must be taken when changing these values to avoid</span>
<a name="l03795"></a>03795 <span class="comment"> * values which can result in deadlocks.  Disabling a priority is not recommended and can result</span>
<a name="l03796"></a>03796 <span class="comment"> * in system level failures.</span>
<a name="l03797"></a>03797 <span class="comment"> */</span>
<a name="l03798"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html">03798</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html" title="cvmx_sriomaint::_ir_buffer_config2">cvmx_sriomaintx_ir_buffer_config2</a> {
<a name="l03799"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a8a0b39f1b9f67ed3e7f2b08bed0dd928">03799</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a8a0b39f1b9f67ed3e7f2b08bed0dd928">u32</a>;
<a name="l03800"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html">03800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html">cvmx_sriomaintx_ir_buffer_config2_s</a> {
<a name="l03801"></a>03801 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03802"></a>03802 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#af1bc5c9aadccdcc9013ccc9a85886ca0">tx_wm3</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 3 packet</span>
<a name="l03803"></a>03803 <span class="comment">                                                         will be transmitted.  A value of 9 will disable</span>
<a name="l03804"></a>03804 <span class="comment">                                                         this priority. */</span>
<a name="l03805"></a>03805     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a5704dfab867c6493347898dc5e718d59">tx_wm2</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 2 packet</span>
<a name="l03806"></a>03806 <span class="comment">                                                         will be transmitted.  A value of 9 will disable</span>
<a name="l03807"></a>03807 <span class="comment">                                                         this priority. */</span>
<a name="l03808"></a>03808     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a925d2bf6e29cafe1d8d281b304c0778a">tx_wm1</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 1 packet</span>
<a name="l03809"></a>03809 <span class="comment">                                                         will be transmitted.  A value of 9 will disable</span>
<a name="l03810"></a>03810 <span class="comment">                                                         this priority. */</span>
<a name="l03811"></a>03811     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a7375eaa29145452fcd686460db67140b">tx_wm0</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 0 packet</span>
<a name="l03812"></a>03812 <span class="comment">                                                         will be transmitted.  A value of 9 will disable</span>
<a name="l03813"></a>03813 <span class="comment">                                                         this priority. */</span>
<a name="l03814"></a>03814     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#adfdd696aed2958c636059cf6e1c2eba3">rx_wm3</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 3 packet</span>
<a name="l03815"></a>03815 <span class="comment">                                                         will be accepted.  A value of 9 will disable this</span>
<a name="l03816"></a>03816 <span class="comment">                                                         priority and always cause a physical layer RETRY. */</span>
<a name="l03817"></a>03817     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a7d62ebf10b7e91981f87827f53853c14">rx_wm2</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 2 packet</span>
<a name="l03818"></a>03818 <span class="comment">                                                         will be accepted.  A value of 9 will disable this</span>
<a name="l03819"></a>03819 <span class="comment">                                                         priority and always cause a physical layer RETRY. */</span>
<a name="l03820"></a>03820     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a9d0b4b08d7260a2d3d1d14cbe228718f">rx_wm1</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 1 packet</span>
<a name="l03821"></a>03821 <span class="comment">                                                         will be accepted.  A value of 9 will disable this</span>
<a name="l03822"></a>03822 <span class="comment">                                                         priority and always cause a physical layer RETRY. */</span>
<a name="l03823"></a>03823     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a2b9266b5c2078cc998fa26b25d7a309c">rx_wm0</a>                       : 4;  <span class="comment">/**&lt; Number of buffers free before a priority 0 packet</span>
<a name="l03824"></a>03824 <span class="comment">                                                         will be accepted.  A value of 9 will disable this</span>
<a name="l03825"></a>03825 <span class="comment">                                                         priority and always cause a physical layer RETRY. */</span>
<a name="l03826"></a>03826 <span class="preprocessor">#else</span>
<a name="l03827"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a2b9266b5c2078cc998fa26b25d7a309c">03827</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a2b9266b5c2078cc998fa26b25d7a309c">rx_wm0</a>                       : 4;
<a name="l03828"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a9d0b4b08d7260a2d3d1d14cbe228718f">03828</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a9d0b4b08d7260a2d3d1d14cbe228718f">rx_wm1</a>                       : 4;
<a name="l03829"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a7d62ebf10b7e91981f87827f53853c14">03829</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a7d62ebf10b7e91981f87827f53853c14">rx_wm2</a>                       : 4;
<a name="l03830"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#adfdd696aed2958c636059cf6e1c2eba3">03830</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#adfdd696aed2958c636059cf6e1c2eba3">rx_wm3</a>                       : 4;
<a name="l03831"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a7375eaa29145452fcd686460db67140b">03831</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a7375eaa29145452fcd686460db67140b">tx_wm0</a>                       : 4;
<a name="l03832"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a925d2bf6e29cafe1d8d281b304c0778a">03832</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a925d2bf6e29cafe1d8d281b304c0778a">tx_wm1</a>                       : 4;
<a name="l03833"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a5704dfab867c6493347898dc5e718d59">03833</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#a5704dfab867c6493347898dc5e718d59">tx_wm2</a>                       : 4;
<a name="l03834"></a><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#af1bc5c9aadccdcc9013ccc9a85886ca0">03834</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html#af1bc5c9aadccdcc9013ccc9a85886ca0">tx_wm3</a>                       : 4;
<a name="l03835"></a>03835 <span class="preprocessor">#endif</span>
<a name="l03836"></a>03836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#aa0040be2134a6a7e6450a69466c0b45d">s</a>;
<a name="l03837"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a92596a5b4dd259e0c6ab3ac4ab00a57c">03837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html">cvmx_sriomaintx_ir_buffer_config2_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a92596a5b4dd259e0c6ab3ac4ab00a57c">cn63xx</a>;
<a name="l03838"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a1857ab98b172848f036e687f8340dac0">03838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html">cvmx_sriomaintx_ir_buffer_config2_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a1857ab98b172848f036e687f8340dac0">cn66xx</a>;
<a name="l03839"></a><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a1b1758fbf94a14e21d20237b2c3b66a1">03839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__buffer__config2_1_1cvmx__sriomaintx__ir__buffer__config2__s.html">cvmx_sriomaintx_ir_buffer_config2_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html#a1b1758fbf94a14e21d20237b2c3b66a1">cnf75xx</a>;
<a name="l03840"></a>03840 };
<a name="l03841"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a65b56cd400d18244b121b1e92d06fb3a">03841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html" title="cvmx_sriomaint::_ir_buffer_config2">cvmx_sriomaintx_ir_buffer_config2</a> <a class="code" href="unioncvmx__sriomaintx__ir__buffer__config2.html" title="cvmx_sriomaint::_ir_buffer_config2">cvmx_sriomaintx_ir_buffer_config2_t</a>;
<a name="l03842"></a>03842 <span class="comment"></span>
<a name="l03843"></a>03843 <span class="comment">/**</span>
<a name="l03844"></a>03844 <span class="comment"> * cvmx_sriomaint#_ir_pd_phy_ctrl</span>
<a name="l03845"></a>03845 <span class="comment"> *</span>
<a name="l03846"></a>03846 <span class="comment"> * This register can be used for testing.  The register is otherwise unused by the hardware.</span>
<a name="l03847"></a>03847 <span class="comment"> *</span>
<a name="l03848"></a>03848 <span class="comment"> */</span>
<a name="l03849"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html">03849</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html" title="cvmx_sriomaint::_ir_pd_phy_ctrl">cvmx_sriomaintx_ir_pd_phy_ctrl</a> {
<a name="l03850"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#adeb18dc70726ceeab90e49a19fb56d89">03850</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#adeb18dc70726ceeab90e49a19fb56d89">u32</a>;
<a name="l03851"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html">03851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html">cvmx_sriomaintx_ir_pd_phy_ctrl_s</a> {
<a name="l03852"></a>03852 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03853"></a>03853 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html#ac4c697d032f92d49e78f2b043dbbbcc5">pd_ctrl</a>                      : 32; <span class="comment">/**&lt; Unused register available for testing. */</span>
<a name="l03854"></a>03854 <span class="preprocessor">#else</span>
<a name="l03855"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html#ac4c697d032f92d49e78f2b043dbbbcc5">03855</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html#ac4c697d032f92d49e78f2b043dbbbcc5">pd_ctrl</a>                      : 32;
<a name="l03856"></a>03856 <span class="preprocessor">#endif</span>
<a name="l03857"></a>03857 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#aff8b955814052c36e99a106957aa6cde">s</a>;
<a name="l03858"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#a1ce3499db27b36c01e1146bea1ccc845">03858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html">cvmx_sriomaintx_ir_pd_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#a1ce3499db27b36c01e1146bea1ccc845">cn63xx</a>;
<a name="l03859"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#a49832c1e24a38fcd3ceeabde8e456095">03859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html">cvmx_sriomaintx_ir_pd_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#a49832c1e24a38fcd3ceeabde8e456095">cn63xxp1</a>;
<a name="l03860"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#ae78df86267fdbf3aeb311d78fd774253">03860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html">cvmx_sriomaintx_ir_pd_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#ae78df86267fdbf3aeb311d78fd774253">cn66xx</a>;
<a name="l03861"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#ac2b169d09c5e7707dd119549a13b162e">03861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__ctrl_1_1cvmx__sriomaintx__ir__pd__phy__ctrl__s.html">cvmx_sriomaintx_ir_pd_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html#ac2b169d09c5e7707dd119549a13b162e">cnf75xx</a>;
<a name="l03862"></a>03862 };
<a name="l03863"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a2ab6e56baa128dacfa1e2a7c0757a27f">03863</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html" title="cvmx_sriomaint::_ir_pd_phy_ctrl">cvmx_sriomaintx_ir_pd_phy_ctrl</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__ctrl.html" title="cvmx_sriomaint::_ir_pd_phy_ctrl">cvmx_sriomaintx_ir_pd_phy_ctrl_t</a>;
<a name="l03864"></a>03864 <span class="comment"></span>
<a name="l03865"></a>03865 <span class="comment">/**</span>
<a name="l03866"></a>03866 <span class="comment"> * cvmx_sriomaint#_ir_pd_phy_stat</span>
<a name="l03867"></a>03867 <span class="comment"> *</span>
<a name="l03868"></a>03868 <span class="comment"> * This register is used to monitor PHY status on each lane.  They are documented here to assist</span>
<a name="l03869"></a>03869 <span class="comment"> * in debugging only.  The lane numbers take into account the lane swap pin.</span>
<a name="l03870"></a>03870 <span class="comment"> */</span>
<a name="l03871"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html">03871</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html" title="cvmx_sriomaint::_ir_pd_phy_stat">cvmx_sriomaintx_ir_pd_phy_stat</a> {
<a name="l03872"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a775bd5bd00b118db4b3f092e07b3617e">03872</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a775bd5bd00b118db4b3f092e07b3617e">u32</a>;
<a name="l03873"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html">03873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html">cvmx_sriomaintx_ir_pd_phy_stat_s</a> {
<a name="l03874"></a>03874 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03875"></a>03875 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a147b247d22f28856a285c5ba441b1ea8">reserved_16_31</a>               : 16;
<a name="l03876"></a>03876     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a9a5c6a00089658f338cd9ba9e1cd6a54">ln3_rx</a>                       : 3;  <span class="comment">/**&lt; Phy lane 3 RX status.</span>
<a name="l03877"></a>03877 <span class="comment">                                                         0XX = Normal operation.</span>
<a name="l03878"></a>03878 <span class="comment">                                                         100 = 8B/10B error.</span>
<a name="l03879"></a>03879 <span class="comment">                                                         101 = Elastic buffer overflow (data lost).</span>
<a name="l03880"></a>03880 <span class="comment">                                                         110 = Elastic buffer underflow (data corrupted).</span>
<a name="l03881"></a>03881 <span class="comment">                                                         111 = Disparity error. */</span>
<a name="l03882"></a>03882     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#acb6049dc81f16aa5d6ef2eb9dd4c5c1e">ln3_dis</a>                      : 1;  <span class="comment">/**&lt; Lane 3 phy clock disabled.</span>
<a name="l03883"></a>03883 <span class="comment">                                                         0 = Phy clock valid.</span>
<a name="l03884"></a>03884 <span class="comment">                                                         1 = Phy clock invalid. */</span>
<a name="l03885"></a>03885     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a4cb92da33b5851f6bdce54bde6b00a04">ln2_rx</a>                       : 3;  <span class="comment">/**&lt; Phy lane 2 RX status.</span>
<a name="l03886"></a>03886 <span class="comment">                                                         0XX = Normal operation</span>
<a name="l03887"></a>03887 <span class="comment">                                                         100 = 8B/10B error.</span>
<a name="l03888"></a>03888 <span class="comment">                                                         101 = Elastic buffer overflow (data lost).</span>
<a name="l03889"></a>03889 <span class="comment">                                                         110 = Elastic buffer underflow (data corrupted).</span>
<a name="l03890"></a>03890 <span class="comment">                                                         111 = Disparity error. */</span>
<a name="l03891"></a>03891     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a0b477d3ed562125b3ca224f7bf79c3d1">ln2_dis</a>                      : 1;  <span class="comment">/**&lt; Lane 2 phy clock disabled.</span>
<a name="l03892"></a>03892 <span class="comment">                                                         0 = Phy clock valid.</span>
<a name="l03893"></a>03893 <span class="comment">                                                         1 = Phy clock invalid. */</span>
<a name="l03894"></a>03894     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#aae6e8a76a85d9af998e452f2758e19f5">ln1_rx</a>                       : 3;  <span class="comment">/**&lt; Phy lane 1 RX status.</span>
<a name="l03895"></a>03895 <span class="comment">                                                         0XX = Normal operation.</span>
<a name="l03896"></a>03896 <span class="comment">                                                         100 = 8B/10B error.</span>
<a name="l03897"></a>03897 <span class="comment">                                                         101 = Elastic buffer overflow (data lost).</span>
<a name="l03898"></a>03898 <span class="comment">                                                         110 = Elastic buffer underflow (data corrupted).</span>
<a name="l03899"></a>03899 <span class="comment">                                                         111 = Disparity error. */</span>
<a name="l03900"></a>03900     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#aafca586216f3b8b1454ec514a98a8266">ln1_dis</a>                      : 1;  <span class="comment">/**&lt; Lane 1 phy clock disabled.</span>
<a name="l03901"></a>03901 <span class="comment">                                                         0 = Phy clock valid.</span>
<a name="l03902"></a>03902 <span class="comment">                                                         1 = Phy clock invalid. */</span>
<a name="l03903"></a>03903     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#afce52c0b42bb646324df3c57af8e591e">ln0_rx</a>                       : 3;  <span class="comment">/**&lt; Phy Lane 0 RX status.</span>
<a name="l03904"></a>03904 <span class="comment">                                                         0XX = Normal operation.</span>
<a name="l03905"></a>03905 <span class="comment">                                                         100 = 8B/10B error.</span>
<a name="l03906"></a>03906 <span class="comment">                                                         101 = Elastic buffer overflow (data lost).</span>
<a name="l03907"></a>03907 <span class="comment">                                                         110 = Elastic buffer underflow (data corrupted).</span>
<a name="l03908"></a>03908 <span class="comment">                                                         111 = Disparity error. */</span>
<a name="l03909"></a>03909     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#af5e916b218243b9f4156dbe9b3e7cfdf">ln0_dis</a>                      : 1;  <span class="comment">/**&lt; Lane 0 phy clock disabled.</span>
<a name="l03910"></a>03910 <span class="comment">                                                         0 = Phy clock valid.</span>
<a name="l03911"></a>03911 <span class="comment">                                                         1 = Phy clock invalid. */</span>
<a name="l03912"></a>03912 <span class="preprocessor">#else</span>
<a name="l03913"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#af5e916b218243b9f4156dbe9b3e7cfdf">03913</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#af5e916b218243b9f4156dbe9b3e7cfdf">ln0_dis</a>                      : 1;
<a name="l03914"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#afce52c0b42bb646324df3c57af8e591e">03914</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#afce52c0b42bb646324df3c57af8e591e">ln0_rx</a>                       : 3;
<a name="l03915"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#aafca586216f3b8b1454ec514a98a8266">03915</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#aafca586216f3b8b1454ec514a98a8266">ln1_dis</a>                      : 1;
<a name="l03916"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#aae6e8a76a85d9af998e452f2758e19f5">03916</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#aae6e8a76a85d9af998e452f2758e19f5">ln1_rx</a>                       : 3;
<a name="l03917"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a0b477d3ed562125b3ca224f7bf79c3d1">03917</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a0b477d3ed562125b3ca224f7bf79c3d1">ln2_dis</a>                      : 1;
<a name="l03918"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a4cb92da33b5851f6bdce54bde6b00a04">03918</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a4cb92da33b5851f6bdce54bde6b00a04">ln2_rx</a>                       : 3;
<a name="l03919"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#acb6049dc81f16aa5d6ef2eb9dd4c5c1e">03919</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#acb6049dc81f16aa5d6ef2eb9dd4c5c1e">ln3_dis</a>                      : 1;
<a name="l03920"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a9a5c6a00089658f338cd9ba9e1cd6a54">03920</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a9a5c6a00089658f338cd9ba9e1cd6a54">ln3_rx</a>                       : 3;
<a name="l03921"></a><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a147b247d22f28856a285c5ba441b1ea8">03921</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html#a147b247d22f28856a285c5ba441b1ea8">reserved_16_31</a>               : 16;
<a name="l03922"></a>03922 <span class="preprocessor">#endif</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a65abdddeb01f9837c1c75e4847b3570a">s</a>;
<a name="l03924"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a394e9d6d67ee5ed16c168557ab721083">03924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html">cvmx_sriomaintx_ir_pd_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a394e9d6d67ee5ed16c168557ab721083">cn63xx</a>;
<a name="l03925"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a10f8c413bc147d9f3029d22a608b0dae">03925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html">cvmx_sriomaintx_ir_pd_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a10f8c413bc147d9f3029d22a608b0dae">cn63xxp1</a>;
<a name="l03926"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a7fbbd3e5f4c3ef1ba953da620b277bb1">03926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html">cvmx_sriomaintx_ir_pd_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#a7fbbd3e5f4c3ef1ba953da620b277bb1">cn66xx</a>;
<a name="l03927"></a><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#ac916b570788af496b211e533effcdb54">03927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pd__phy__stat_1_1cvmx__sriomaintx__ir__pd__phy__stat__s.html">cvmx_sriomaintx_ir_pd_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html#ac916b570788af496b211e533effcdb54">cnf75xx</a>;
<a name="l03928"></a>03928 };
<a name="l03929"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aa6f636f04106d88bf01be305e3c25428">03929</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html" title="cvmx_sriomaint::_ir_pd_phy_stat">cvmx_sriomaintx_ir_pd_phy_stat</a> <a class="code" href="unioncvmx__sriomaintx__ir__pd__phy__stat.html" title="cvmx_sriomaint::_ir_pd_phy_stat">cvmx_sriomaintx_ir_pd_phy_stat_t</a>;
<a name="l03930"></a>03930 <span class="comment"></span>
<a name="l03931"></a>03931 <span class="comment">/**</span>
<a name="l03932"></a>03932 <span class="comment"> * cvmx_sriomaint#_ir_pi_phy_ctrl</span>
<a name="l03933"></a>03933 <span class="comment"> *</span>
<a name="l03934"></a>03934 <span class="comment"> * This register is used to control platform independent operating modes of the transceivers.</span>
<a name="l03935"></a>03935 <span class="comment"> * These control bits are uniform across all platforms.</span>
<a name="l03936"></a>03936 <span class="comment"> */</span>
<a name="l03937"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html">03937</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html" title="cvmx_sriomaint::_ir_pi_phy_ctrl">cvmx_sriomaintx_ir_pi_phy_ctrl</a> {
<a name="l03938"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#a65c278de6173325ecf2ef697716d6845">03938</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#a65c278de6173325ecf2ef697716d6845">u32</a>;
<a name="l03939"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html">03939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html">cvmx_sriomaintx_ir_pi_phy_ctrl_s</a> {
<a name="l03940"></a>03940 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a1345c1a54e2e47b77f2b5d45e8c3fba5">tx_reset</a>                     : 1;  <span class="comment">/**&lt; Outgoing PHY Logic Reset.  0=Reset, 1=Normal operation. */</span>
<a name="l03942"></a>03942     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a637d6fb26ef61711b36798aa0697d56d">rx_reset</a>                     : 1;  <span class="comment">/**&lt; Incoming PHY Logic Reset.  0=Reset, 1=Normal operation. */</span>
<a name="l03943"></a>03943     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#aa93102434c4a8ca27d2e3ac9a2f07ada">reserved_29_29</a>               : 1;
<a name="l03944"></a>03944     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a876f1123bd5afe60e61889414db32ec7">loopback</a>                     : 2;  <span class="comment">/**&lt; These bits control the state of the loopback</span>
<a name="l03945"></a>03945 <span class="comment">                                                         control vector on the transceiver interface.  The</span>
<a name="l03946"></a>03946 <span class="comment">                                                         loopback modes are enumerated as follows:</span>
<a name="l03947"></a>03947 <span class="comment">                                                         0x0 - No loopback.</span>
<a name="l03948"></a>03948 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l03949"></a>03949 <span class="comment">                                                         0x2 = Far end PCS loopback.</span>
<a name="l03950"></a>03950 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l03951"></a>03951     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a7301b2e3d89a2f65f5737ba063e6dfa1">reserved_0_26</a>                : 27;
<a name="l03952"></a>03952 <span class="preprocessor">#else</span>
<a name="l03953"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a7301b2e3d89a2f65f5737ba063e6dfa1">03953</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a7301b2e3d89a2f65f5737ba063e6dfa1">reserved_0_26</a>                : 27;
<a name="l03954"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a876f1123bd5afe60e61889414db32ec7">03954</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a876f1123bd5afe60e61889414db32ec7">loopback</a>                     : 2;
<a name="l03955"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#aa93102434c4a8ca27d2e3ac9a2f07ada">03955</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#aa93102434c4a8ca27d2e3ac9a2f07ada">reserved_29_29</a>               : 1;
<a name="l03956"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a637d6fb26ef61711b36798aa0697d56d">03956</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a637d6fb26ef61711b36798aa0697d56d">rx_reset</a>                     : 1;
<a name="l03957"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a1345c1a54e2e47b77f2b5d45e8c3fba5">03957</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html#a1345c1a54e2e47b77f2b5d45e8c3fba5">tx_reset</a>                     : 1;
<a name="l03958"></a>03958 <span class="preprocessor">#endif</span>
<a name="l03959"></a>03959 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#aab4992291dac17b67fa0f305f0a320c4">s</a>;
<a name="l03960"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#af5fafa55f38db8b59dce094951022e69">03960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html">cvmx_sriomaintx_ir_pi_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#af5fafa55f38db8b59dce094951022e69">cn63xx</a>;
<a name="l03961"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#af48e1173b0f84944ef73aeca9c83fe67">03961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html">cvmx_sriomaintx_ir_pi_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#af48e1173b0f84944ef73aeca9c83fe67">cn63xxp1</a>;
<a name="l03962"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#aba3b4151c812407ba1dd3c1d7511d57c">03962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html">cvmx_sriomaintx_ir_pi_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#aba3b4151c812407ba1dd3c1d7511d57c">cn66xx</a>;
<a name="l03963"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#ac37999ab489495a2ca9b64ede09a0aea">03963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__ctrl_1_1cvmx__sriomaintx__ir__pi__phy__ctrl__s.html">cvmx_sriomaintx_ir_pi_phy_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html#ac37999ab489495a2ca9b64ede09a0aea">cnf75xx</a>;
<a name="l03964"></a>03964 };
<a name="l03965"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a65fba910c34e320a4b86b925b48dfd7d">03965</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html" title="cvmx_sriomaint::_ir_pi_phy_ctrl">cvmx_sriomaintx_ir_pi_phy_ctrl</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__ctrl.html" title="cvmx_sriomaint::_ir_pi_phy_ctrl">cvmx_sriomaintx_ir_pi_phy_ctrl_t</a>;
<a name="l03966"></a>03966 <span class="comment"></span>
<a name="l03967"></a>03967 <span class="comment">/**</span>
<a name="l03968"></a>03968 <span class="comment"> * cvmx_sriomaint#_ir_pi_phy_stat</span>
<a name="l03969"></a>03969 <span class="comment"> *</span>
<a name="l03970"></a>03970 <span class="comment"> * This register displays the status of the link initialization state machine.  Changes to this</span>
<a name="l03971"></a>03971 <span class="comment"> * state cause the SRIO()_INT_REG[LINK_UP] or SRIO()_INT_REG[LINK_DOWN] interrupts.</span>
<a name="l03972"></a>03972 <span class="comment"> */</span>
<a name="l03973"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html">03973</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html" title="cvmx_sriomaint::_ir_pi_phy_stat">cvmx_sriomaintx_ir_pi_phy_stat</a> {
<a name="l03974"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#ae9a4532feb3f2802087bfa7b2476de69">03974</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#ae9a4532feb3f2802087bfa7b2476de69">u32</a>;
<a name="l03975"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html">03975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html">cvmx_sriomaintx_ir_pi_phy_stat_s</a> {
<a name="l03976"></a>03976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03977"></a>03977 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a83ac3cdd2bbce697827589adcdff79b5">reserved_12_31</a>               : 20;
<a name="l03978"></a>03978     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a8b81701c12c7795d5dd170da0f580929">tx_rdy</a>                       : 1;  <span class="comment">/**&lt; Minimum number of status transmitted. */</span>
<a name="l03979"></a>03979     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a839ebead17a50d1fc6cd3efded085430">rx_rdy</a>                       : 1;  <span class="comment">/**&lt; Minimum number of good status received. */</span>
<a name="l03980"></a>03980     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a8dff0792673cd5b9f1e170aac20e6c6a">init_sm</a>                      : 10; <span class="comment">/**&lt; Initialization State Machine</span>
<a name="l03981"></a>03981 <span class="comment">                                                         0x001 = Silent.</span>
<a name="l03982"></a>03982 <span class="comment">                                                         0x002 = Seek.</span>
<a name="l03983"></a>03983 <span class="comment">                                                         0x004 = Discovery.</span>
<a name="l03984"></a>03984 <span class="comment">                                                         0x008 = 1x_Mode_Lane0.</span>
<a name="l03985"></a>03985 <span class="comment">                                                         0x010 = 1x_Mode_Lane1.</span>
<a name="l03986"></a>03986 <span class="comment">                                                         0x020 = 1x_Mode_Lane2.</span>
<a name="l03987"></a>03987 <span class="comment">                                                         0x040 = 1x_Recovery.</span>
<a name="l03988"></a>03988 <span class="comment">                                                         0x080 = 2x_Mode.</span>
<a name="l03989"></a>03989 <span class="comment">                                                         0x100 = 2x_Recovery.</span>
<a name="l03990"></a>03990 <span class="comment">                                                         0x200 = 4x_Mode.</span>
<a name="l03991"></a>03991 <span class="comment">                                                         _ All others are reserved */</span>
<a name="l03992"></a>03992 <span class="preprocessor">#else</span>
<a name="l03993"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a8dff0792673cd5b9f1e170aac20e6c6a">03993</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a8dff0792673cd5b9f1e170aac20e6c6a">init_sm</a>                      : 10;
<a name="l03994"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a839ebead17a50d1fc6cd3efded085430">03994</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a839ebead17a50d1fc6cd3efded085430">rx_rdy</a>                       : 1;
<a name="l03995"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a8b81701c12c7795d5dd170da0f580929">03995</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a8b81701c12c7795d5dd170da0f580929">tx_rdy</a>                       : 1;
<a name="l03996"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a83ac3cdd2bbce697827589adcdff79b5">03996</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html#a83ac3cdd2bbce697827589adcdff79b5">reserved_12_31</a>               : 20;
<a name="l03997"></a>03997 <span class="preprocessor">#endif</span>
<a name="l03998"></a>03998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a806c6039dd7beb59c4ad5030575fbe80">s</a>;
<a name="l03999"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a75a7dc2b71fc34df62dffe75a0a61165">03999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html">cvmx_sriomaintx_ir_pi_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a75a7dc2b71fc34df62dffe75a0a61165">cn63xx</a>;
<a name="l04000"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html">04000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html">cvmx_sriomaintx_ir_pi_phy_stat_cn63xxp1</a> {
<a name="l04001"></a>04001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04002"></a>04002 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html#a08b6860a6edb5c8f867fd1fd326120cf">reserved_10_31</a>               : 22;
<a name="l04003"></a>04003     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html#a9288d90a2fa0fbbed214af37d829c5b5">init_sm</a>                      : 10; <span class="comment">/**&lt; Initialization State Machine</span>
<a name="l04004"></a>04004 <span class="comment">                                                         001 - Silent</span>
<a name="l04005"></a>04005 <span class="comment">                                                         002 - Seek</span>
<a name="l04006"></a>04006 <span class="comment">                                                         004 - Discovery</span>
<a name="l04007"></a>04007 <span class="comment">                                                         008 - 1x_Mode_Lane0</span>
<a name="l04008"></a>04008 <span class="comment">                                                         010 - 1x_Mode_Lane1</span>
<a name="l04009"></a>04009 <span class="comment">                                                         020 - 1x_Mode_Lane2</span>
<a name="l04010"></a>04010 <span class="comment">                                                         040 - 1x_Recovery</span>
<a name="l04011"></a>04011 <span class="comment">                                                         080 - 2x_Mode</span>
<a name="l04012"></a>04012 <span class="comment">                                                         100 - 2x_Recovery</span>
<a name="l04013"></a>04013 <span class="comment">                                                         200 - 4x_Mode</span>
<a name="l04014"></a>04014 <span class="comment">                                                         All others are reserved */</span>
<a name="l04015"></a>04015 <span class="preprocessor">#else</span>
<a name="l04016"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html#a9288d90a2fa0fbbed214af37d829c5b5">04016</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html#a9288d90a2fa0fbbed214af37d829c5b5">init_sm</a>                      : 10;
<a name="l04017"></a><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html#a08b6860a6edb5c8f867fd1fd326120cf">04017</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__cn63xxp1.html#a08b6860a6edb5c8f867fd1fd326120cf">reserved_10_31</a>               : 22;
<a name="l04018"></a>04018 <span class="preprocessor">#endif</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a95387a2c78bcb4b6a96c20102a3ff0ff">cn63xxp1</a>;
<a name="l04020"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a1fe4dbc48834f35d9e5eff6bc4d71f69">04020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html">cvmx_sriomaintx_ir_pi_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a1fe4dbc48834f35d9e5eff6bc4d71f69">cn66xx</a>;
<a name="l04021"></a><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a48abd8d7888d920716601aea3e0fd7d2">04021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__pi__phy__stat_1_1cvmx__sriomaintx__ir__pi__phy__stat__s.html">cvmx_sriomaintx_ir_pi_phy_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html#a48abd8d7888d920716601aea3e0fd7d2">cnf75xx</a>;
<a name="l04022"></a>04022 };
<a name="l04023"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a942e1929c85b74500c447ea511c10c85">04023</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html" title="cvmx_sriomaint::_ir_pi_phy_stat">cvmx_sriomaintx_ir_pi_phy_stat</a> <a class="code" href="unioncvmx__sriomaintx__ir__pi__phy__stat.html" title="cvmx_sriomaint::_ir_pi_phy_stat">cvmx_sriomaintx_ir_pi_phy_stat_t</a>;
<a name="l04024"></a>04024 <span class="comment"></span>
<a name="l04025"></a>04025 <span class="comment">/**</span>
<a name="l04026"></a>04026 <span class="comment"> * cvmx_sriomaint#_ir_sp_rx_ctrl</span>
<a name="l04027"></a>04027 <span class="comment"> *</span>
<a name="l04028"></a>04028 <span class="comment"> * This register is used to configure events generated by the reception of packets using the</span>
<a name="l04029"></a>04029 <span class="comment"> * soft packet FIFO.</span>
<a name="l04030"></a>04030 <span class="comment"> */</span>
<a name="l04031"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html">04031</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html" title="cvmx_sriomaint::_ir_sp_rx_ctrl">cvmx_sriomaintx_ir_sp_rx_ctrl</a> {
<a name="l04032"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#ab843716006df481b0180fa073bdf834a">04032</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#ab843716006df481b0180fa073bdf834a">u32</a>;
<a name="l04033"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html">04033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html">cvmx_sriomaintx_ir_sp_rx_ctrl_s</a> {
<a name="l04034"></a>04034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04035"></a>04035 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html#aa3dc4b8642f1041ffb4b0538a2ddd629">reserved_1_31</a>                : 31;
<a name="l04036"></a>04036     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html#a252c26b31220eeb9dec75800803bbf21">overwrt</a>                      : 1;  <span class="comment">/**&lt; When clear, SRIO drops received packets that should</span>
<a name="l04037"></a>04037 <span class="comment">                                                         enter the soft packet FIFO when the FIFO is full.</span>
<a name="l04038"></a>04038 <span class="comment">                                                         In this case, SRIO also increments</span>
<a name="l04039"></a>04039 <span class="comment">                                                         SRIOMAINT()_IR_SP_RX_STAT[DROP_CNT]. When set, SRIO</span>
<a name="l04040"></a>04040 <span class="comment">                                                         stalls received packets that should enter the soft</span>
<a name="l04041"></a>04041 <span class="comment">                                                         packet FIFO when the FIFO is full. SRIO may stop</span>
<a name="l04042"></a>04042 <span class="comment">                                                         receiving any packets in this stall case if</span>
<a name="l04043"></a>04043 <span class="comment">                                                         software does not drain the receive soft packet</span>
<a name="l04044"></a>04044 <span class="comment">                                                         FIFO. */</span>
<a name="l04045"></a>04045 <span class="preprocessor">#else</span>
<a name="l04046"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html#a252c26b31220eeb9dec75800803bbf21">04046</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html#a252c26b31220eeb9dec75800803bbf21">overwrt</a>                      : 1;
<a name="l04047"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html#aa3dc4b8642f1041ffb4b0538a2ddd629">04047</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html#aa3dc4b8642f1041ffb4b0538a2ddd629">reserved_1_31</a>                : 31;
<a name="l04048"></a>04048 <span class="preprocessor">#endif</span>
<a name="l04049"></a>04049 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a7f68d6ac501d8c2c4febc302bca3591c">s</a>;
<a name="l04050"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a607e0a7669094bca4708f1276c93a9ac">04050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html">cvmx_sriomaintx_ir_sp_rx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a607e0a7669094bca4708f1276c93a9ac">cn63xx</a>;
<a name="l04051"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a2c2f216559ecb50d8eb83053941280bb">04051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html">cvmx_sriomaintx_ir_sp_rx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a2c2f216559ecb50d8eb83053941280bb">cn63xxp1</a>;
<a name="l04052"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#afea0805c70c9c7c8e6f1e2a00614c7fe">04052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html">cvmx_sriomaintx_ir_sp_rx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#afea0805c70c9c7c8e6f1e2a00614c7fe">cn66xx</a>;
<a name="l04053"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a65fec05e1d47c92b8480a4093e071a21">04053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__ctrl_1_1cvmx__sriomaintx__ir__sp__rx__ctrl__s.html">cvmx_sriomaintx_ir_sp_rx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html#a65fec05e1d47c92b8480a4093e071a21">cnf75xx</a>;
<a name="l04054"></a>04054 };
<a name="l04055"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a99af187d2e08728cbaee39b061d09f86">04055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html" title="cvmx_sriomaint::_ir_sp_rx_ctrl">cvmx_sriomaintx_ir_sp_rx_ctrl</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__ctrl.html" title="cvmx_sriomaint::_ir_sp_rx_ctrl">cvmx_sriomaintx_ir_sp_rx_ctrl_t</a>;
<a name="l04056"></a>04056 <span class="comment"></span>
<a name="l04057"></a>04057 <span class="comment">/**</span>
<a name="l04058"></a>04058 <span class="comment"> * cvmx_sriomaint#_ir_sp_rx_data</span>
<a name="l04059"></a>04059 <span class="comment"> *</span>
<a name="l04060"></a>04060 <span class="comment"> * This register is used to read data from the soft packet FIFO.  The soft packet FIFO contains</span>
<a name="l04061"></a>04061 <span class="comment"> * the majority of the packet data received from the SRIO link.  The packet does not include the</span>
<a name="l04062"></a>04062 <span class="comment"> * control symbols or the initial byte containing AckId, 2 reserved bits and the CRF.  In the</span>
<a name="l04063"></a>04063 <span class="comment"> * case of packets with less than 80 bytes (including AckId byte) both the trailing CRC and pad</span>
<a name="l04064"></a>04064 <span class="comment"> * (if present) are included in the FIFO and octet count.  In the case of a packet with exactly</span>
<a name="l04065"></a>04065 <span class="comment"> * 80 bytes (including the AckId byte) the CRC is removed and the pad is maintained so the octet</span>
<a name="l04066"></a>04066 <span class="comment"> * count will read 81 bytes instead of the expected 83.  In cases over 80 bytes the CRC at 80</span>
<a name="l04067"></a>04067 <span class="comment"> * bytes</span>
<a name="l04068"></a>04068 <span class="comment"> * is removed but the trailing CRC and Pad (if necessary) are present.</span>
<a name="l04069"></a>04069 <span class="comment"> */</span>
<a name="l04070"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html">04070</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html" title="cvmx_sriomaint::_ir_sp_rx_data">cvmx_sriomaintx_ir_sp_rx_data</a> {
<a name="l04071"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a19af9676dd77ef43197386c7b4c2374c">04071</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a19af9676dd77ef43197386c7b4c2374c">u32</a>;
<a name="l04072"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html">04072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html">cvmx_sriomaintx_ir_sp_rx_data_s</a> {
<a name="l04073"></a>04073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04074"></a>04074 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html#a57e82cb73bb19e1d5086a8a900c04576">pkt_data</a>                     : 32; <span class="comment">/**&lt; This register is used to read packet data from the RX FIFO. */</span>
<a name="l04075"></a>04075 <span class="preprocessor">#else</span>
<a name="l04076"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html#a57e82cb73bb19e1d5086a8a900c04576">04076</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html#a57e82cb73bb19e1d5086a8a900c04576">pkt_data</a>                     : 32;
<a name="l04077"></a>04077 <span class="preprocessor">#endif</span>
<a name="l04078"></a>04078 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a9174c6c754f628808662d97854e16a61">s</a>;
<a name="l04079"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a16548b53b57e0adc66abb398c35ae260">04079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html">cvmx_sriomaintx_ir_sp_rx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a16548b53b57e0adc66abb398c35ae260">cn63xx</a>;
<a name="l04080"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a47f564ae7c02203fd98ce6b5a5bbad39">04080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html">cvmx_sriomaintx_ir_sp_rx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a47f564ae7c02203fd98ce6b5a5bbad39">cn63xxp1</a>;
<a name="l04081"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a08970c8f5fd23dec2af79eeb7b89448b">04081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html">cvmx_sriomaintx_ir_sp_rx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#a08970c8f5fd23dec2af79eeb7b89448b">cn66xx</a>;
<a name="l04082"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#adf48e90f1a05854a26e7fcf526f123fb">04082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__data_1_1cvmx__sriomaintx__ir__sp__rx__data__s.html">cvmx_sriomaintx_ir_sp_rx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html#adf48e90f1a05854a26e7fcf526f123fb">cnf75xx</a>;
<a name="l04083"></a>04083 };
<a name="l04084"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a012dad2331746e2d33b6696a65eeb6cf">04084</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html" title="cvmx_sriomaint::_ir_sp_rx_data">cvmx_sriomaintx_ir_sp_rx_data</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__data.html" title="cvmx_sriomaint::_ir_sp_rx_data">cvmx_sriomaintx_ir_sp_rx_data_t</a>;
<a name="l04085"></a>04085 <span class="comment"></span>
<a name="l04086"></a>04086 <span class="comment">/**</span>
<a name="l04087"></a>04087 <span class="comment"> * cvmx_sriomaint#_ir_sp_rx_stat</span>
<a name="l04088"></a>04088 <span class="comment"> *</span>
<a name="l04089"></a>04089 <span class="comment"> * This register is used to monitor the reception of packets using the soft packet FIFO.</span>
<a name="l04090"></a>04090 <span class="comment"> * The hardware sets SRIO_INT_REG[SOFT_RX] every time a packet arrives in the soft packet FIFO.</span>
<a name="l04091"></a>04091 <span class="comment"> * To read</span>
<a name="l04092"></a>04092 <span class="comment"> * out (one or more) packets, the following procedure may be best:</span>
<a name="l04093"></a>04093 <span class="comment"> *</span>
<a name="l04094"></a>04094 <span class="comment"> * (1) clear SRIO_INT_REG[SOFT_RX],</span>
<a name="l04095"></a>04095 <span class="comment"> *</span>
<a name="l04096"></a>04096 <span class="comment"> * (2) read this CSR to determine how many packets there are,</span>
<a name="l04097"></a>04097 <span class="comment"> *</span>
<a name="l04098"></a>04098 <span class="comment"> * (3) read the packets out (via SRIOMAINT()_IR_SP_RX_DATA).</span>
<a name="l04099"></a>04099 <span class="comment"> *</span>
<a name="l04100"></a>04100 <span class="comment"> * This procedure could lead to situations where SOFT_RX will be set even though there are</span>
<a name="l04101"></a>04101 <span class="comment"> * currently no packets the software interrupt handler would need to properly handle this case</span>
<a name="l04102"></a>04102 <span class="comment"> */</span>
<a name="l04103"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html">04103</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html" title="cvmx_sriomaint::_ir_sp_rx_stat">cvmx_sriomaintx_ir_sp_rx_stat</a> {
<a name="l04104"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a9fda314a16e38ab7eb08aef2edce623c">04104</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a9fda314a16e38ab7eb08aef2edce623c">u32</a>;
<a name="l04105"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html">04105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html">cvmx_sriomaintx_ir_sp_rx_stat_s</a> {
<a name="l04106"></a>04106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04107"></a>04107 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#ac18920ee933c8144c1e9652b9317b94d">octets</a>                       : 16; <span class="comment">/**&lt; This field shows how many octets are remaining</span>
<a name="l04108"></a>04108 <span class="comment">                                                         in the current packet in the RX FIFO. */</span>
<a name="l04109"></a>04109     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#aca3fe9017b03080f658f8e67ed5378f2">buffers</a>                      : 4;  <span class="comment">/**&lt; This field indicates how many complete packets are</span>
<a name="l04110"></a>04110 <span class="comment">                                                         stored in the Rx FIFO. */</span>
<a name="l04111"></a>04111     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a38c4d14db033c1066fcc8e123cf54545">drop_cnt</a>                     : 7;  <span class="comment">/**&lt; Number of Packets Received when the RX FIFO was</span>
<a name="l04112"></a>04112 <span class="comment">                                                         full and then discarded. */</span>
<a name="l04113"></a>04113     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a15db281c75c385c7db4c532a5d0d858b">full</a>                         : 1;  <span class="comment">/**&lt; This bit is set when the value of Buffers Filled</span>
<a name="l04114"></a>04114 <span class="comment">                                                         equals the number of available reception buffers. */</span>
<a name="l04115"></a>04115     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a3d267dd236206e00111afddf4c71c98b">fifo_st</a>                      : 4;  <span class="comment">/**&lt; These bits display the state of the state machine</span>
<a name="l04116"></a>04116 <span class="comment">                                                         that controls loading of packet data into the RX</span>
<a name="l04117"></a>04117 <span class="comment">                                                         FIFO. The enumeration of states are as follows:</span>
<a name="l04118"></a>04118 <span class="comment">                                                         0x0 = Idle.</span>
<a name="l04119"></a>04119 <span class="comment">                                                         0x1 = Armed.</span>
<a name="l04120"></a>04120 <span class="comment">                                                         0x2 = Active.</span>
<a name="l04121"></a>04121 <span class="comment">                                                         _ All other states are reserved. */</span>
<a name="l04122"></a>04122 <span class="preprocessor">#else</span>
<a name="l04123"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a3d267dd236206e00111afddf4c71c98b">04123</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a3d267dd236206e00111afddf4c71c98b">fifo_st</a>                      : 4;
<a name="l04124"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a15db281c75c385c7db4c532a5d0d858b">04124</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a15db281c75c385c7db4c532a5d0d858b">full</a>                         : 1;
<a name="l04125"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a38c4d14db033c1066fcc8e123cf54545">04125</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#a38c4d14db033c1066fcc8e123cf54545">drop_cnt</a>                     : 7;
<a name="l04126"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#aca3fe9017b03080f658f8e67ed5378f2">04126</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#aca3fe9017b03080f658f8e67ed5378f2">buffers</a>                      : 4;
<a name="l04127"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#ac18920ee933c8144c1e9652b9317b94d">04127</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html#ac18920ee933c8144c1e9652b9317b94d">octets</a>                       : 16;
<a name="l04128"></a>04128 <span class="preprocessor">#endif</span>
<a name="l04129"></a>04129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#ae8d97322bb22d1f8c387e73fa95fb4e5">s</a>;
<a name="l04130"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a04162617349cdb259846b91465f5fd0f">04130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html">cvmx_sriomaintx_ir_sp_rx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a04162617349cdb259846b91465f5fd0f">cn63xx</a>;
<a name="l04131"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html">04131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html">cvmx_sriomaintx_ir_sp_rx_stat_cn63xxp1</a> {
<a name="l04132"></a>04132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04133"></a>04133 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ad49aa87df9934b049b594e4b882950ae">octets</a>                       : 16; <span class="comment">/**&lt; This field shows how many octets are remaining</span>
<a name="l04134"></a>04134 <span class="comment">                                                         in the current packet in the RX FIFO. */</span>
<a name="l04135"></a>04135     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ab0df02b283dc11848c92b70b9beaae9b">buffers</a>                      : 4;  <span class="comment">/**&lt; This field indicates how many complete packets are</span>
<a name="l04136"></a>04136 <span class="comment">                                                         stored in the Rx FIFO. */</span>
<a name="l04137"></a>04137     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ad2fae7420c91d341d8011c5ed51080ee">reserved_5_11</a>                : 7;
<a name="l04138"></a>04138     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#a67b2ecb3438c04cdb6c8cf300a5f4af4">full</a>                         : 1;  <span class="comment">/**&lt; This bit is set when the value of Buffers Filled</span>
<a name="l04139"></a>04139 <span class="comment">                                                         equals the number of available reception buffers.</span>
<a name="l04140"></a>04140 <span class="comment">                                                         This bit always reads zero in Pass 1 */</span>
<a name="l04141"></a>04141     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#adb918c89c9b72a18355056e400b57671">fifo_st</a>                      : 4;  <span class="comment">/**&lt; These bits display the state of the state machine</span>
<a name="l04142"></a>04142 <span class="comment">                                                         that controls loading of packet data into the RX</span>
<a name="l04143"></a>04143 <span class="comment">                                                         FIFO. The enumeration of states are as follows:</span>
<a name="l04144"></a>04144 <span class="comment">                                                           0000 - Idle</span>
<a name="l04145"></a>04145 <span class="comment">                                                           0001 - Armed</span>
<a name="l04146"></a>04146 <span class="comment">                                                           0010 - Active</span>
<a name="l04147"></a>04147 <span class="comment">                                                           All other states are reserved. */</span>
<a name="l04148"></a>04148 <span class="preprocessor">#else</span>
<a name="l04149"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#adb918c89c9b72a18355056e400b57671">04149</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#adb918c89c9b72a18355056e400b57671">fifo_st</a>                      : 4;
<a name="l04150"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#a67b2ecb3438c04cdb6c8cf300a5f4af4">04150</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#a67b2ecb3438c04cdb6c8cf300a5f4af4">full</a>                         : 1;
<a name="l04151"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ad2fae7420c91d341d8011c5ed51080ee">04151</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ad2fae7420c91d341d8011c5ed51080ee">reserved_5_11</a>                : 7;
<a name="l04152"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ab0df02b283dc11848c92b70b9beaae9b">04152</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ab0df02b283dc11848c92b70b9beaae9b">buffers</a>                      : 4;
<a name="l04153"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ad49aa87df9934b049b594e4b882950ae">04153</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__cn63xxp1.html#ad49aa87df9934b049b594e4b882950ae">octets</a>                       : 16;
<a name="l04154"></a>04154 <span class="preprocessor">#endif</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a67b7bf480f3f5a31529d534e9f78208d">cn63xxp1</a>;
<a name="l04156"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a695f3c2931383143b5b99d95a91aefea">04156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html">cvmx_sriomaintx_ir_sp_rx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a695f3c2931383143b5b99d95a91aefea">cn66xx</a>;
<a name="l04157"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a49edd26ac0ef4a3dd692baac223f8697">04157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__rx__stat_1_1cvmx__sriomaintx__ir__sp__rx__stat__s.html">cvmx_sriomaintx_ir_sp_rx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html#a49edd26ac0ef4a3dd692baac223f8697">cnf75xx</a>;
<a name="l04158"></a>04158 };
<a name="l04159"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a8ffb68f186701a2de241ff473e125bd1">04159</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html" title="cvmx_sriomaint::_ir_sp_rx_stat">cvmx_sriomaintx_ir_sp_rx_stat</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__rx__stat.html" title="cvmx_sriomaint::_ir_sp_rx_stat">cvmx_sriomaintx_ir_sp_rx_stat_t</a>;
<a name="l04160"></a>04160 <span class="comment"></span>
<a name="l04161"></a>04161 <span class="comment">/**</span>
<a name="l04162"></a>04162 <span class="comment"> * cvmx_sriomaint#_ir_sp_tx_ctrl</span>
<a name="l04163"></a>04163 <span class="comment"> *</span>
<a name="l04164"></a>04164 <span class="comment"> * This register is used to configure and control the transmission of packets using the soft</span>
<a name="l04165"></a>04165 <span class="comment"> * packet FIFO.</span>
<a name="l04166"></a>04166 <span class="comment"> */</span>
<a name="l04167"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html">04167</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html" title="cvmx_sriomaint::_ir_sp_tx_ctrl">cvmx_sriomaintx_ir_sp_tx_ctrl</a> {
<a name="l04168"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#a639569ce49d6a6eca4e1f8d427ddcbd5">04168</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#a639569ce49d6a6eca4e1f8d427ddcbd5">u32</a>;
<a name="l04169"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html">04169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html">cvmx_sriomaintx_ir_sp_tx_ctrl_s</a> {
<a name="l04170"></a>04170 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04171"></a>04171 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html#a3f458f4a65c733ec6d42fcba94c414e7">octets</a>                       : 16; <span class="comment">/**&lt; Writing a nonzero value (N) to this field arms</span>
<a name="l04172"></a>04172 <span class="comment">                                                         the packet FIFO for packet transmission. The FIFO</span>
<a name="l04173"></a>04173 <span class="comment">                                                         control logic will transmit the next N bytes</span>
<a name="l04174"></a>04174 <span class="comment">                                                         written 4-bytes at a time to</span>
<a name="l04175"></a>04175 <span class="comment">                                                         SRIOMAINT()_IR_SP_TX_DATA and create a</span>
<a name="l04176"></a>04176 <span class="comment">                                                         single RapidIO packet. */</span>
<a name="l04177"></a>04177     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html#ad823a621653353a7de3491d14a45602e">reserved_0_15</a>                : 16;
<a name="l04178"></a>04178 <span class="preprocessor">#else</span>
<a name="l04179"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html#ad823a621653353a7de3491d14a45602e">04179</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html#ad823a621653353a7de3491d14a45602e">reserved_0_15</a>                : 16;
<a name="l04180"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html#a3f458f4a65c733ec6d42fcba94c414e7">04180</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html#a3f458f4a65c733ec6d42fcba94c414e7">octets</a>                       : 16;
<a name="l04181"></a>04181 <span class="preprocessor">#endif</span>
<a name="l04182"></a>04182 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#a6ae82952c9d0c7728afc4e86a98faeda">s</a>;
<a name="l04183"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#adf22d10eeaab5189fcd4cfbc5a013883">04183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html">cvmx_sriomaintx_ir_sp_tx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#adf22d10eeaab5189fcd4cfbc5a013883">cn63xx</a>;
<a name="l04184"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#ab9870e000ff56bd04ead07dec46917fe">04184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html">cvmx_sriomaintx_ir_sp_tx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#ab9870e000ff56bd04ead07dec46917fe">cn63xxp1</a>;
<a name="l04185"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#aa1496169e61636088cb21de663c09e5c">04185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html">cvmx_sriomaintx_ir_sp_tx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#aa1496169e61636088cb21de663c09e5c">cn66xx</a>;
<a name="l04186"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#ab43d8a9cc6f517b5371200c8262c69de">04186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__ctrl_1_1cvmx__sriomaintx__ir__sp__tx__ctrl__s.html">cvmx_sriomaintx_ir_sp_tx_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html#ab43d8a9cc6f517b5371200c8262c69de">cnf75xx</a>;
<a name="l04187"></a>04187 };
<a name="l04188"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#abd87cd44af2453460308e1a32907fb34">04188</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html" title="cvmx_sriomaint::_ir_sp_tx_ctrl">cvmx_sriomaintx_ir_sp_tx_ctrl</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__ctrl.html" title="cvmx_sriomaint::_ir_sp_tx_ctrl">cvmx_sriomaintx_ir_sp_tx_ctrl_t</a>;
<a name="l04189"></a>04189 <span class="comment"></span>
<a name="l04190"></a>04190 <span class="comment">/**</span>
<a name="l04191"></a>04191 <span class="comment"> * cvmx_sriomaint#_ir_sp_tx_data</span>
<a name="l04192"></a>04192 <span class="comment"> *</span>
<a name="l04193"></a>04193 <span class="comment"> * This register is used to write data to the soft packet FIFO.  The format of the packet</span>
<a name="l04194"></a>04194 <span class="comment"> * follows the internal packet format (add link here).  Care must be taken on creating TIDs</span>
<a name="l04195"></a>04195 <span class="comment"> * for the packets which generate a response.  Bits [7:6] of the 8 bit TID must be set for</span>
<a name="l04196"></a>04196 <span class="comment"> * all Soft Packet FIFO generated packets.  TID values of 0x00 0xBF are reserved for hardware</span>
<a name="l04197"></a>04197 <span class="comment"> * generated Tags.  The remainer of the TID[5:0] must be unique for each packet in flight and</span>
<a name="l04198"></a>04198 <span class="comment"> * cannot be reused until a response is received in the SRIOMAINT()_IR_SP_RX_DATA register.</span>
<a name="l04199"></a>04199 <span class="comment"> */</span>
<a name="l04200"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html">04200</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html" title="cvmx_sriomaint::_ir_sp_tx_data">cvmx_sriomaintx_ir_sp_tx_data</a> {
<a name="l04201"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a24852ac72bdf046264dc1fb86d7e1913">04201</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a24852ac72bdf046264dc1fb86d7e1913">u32</a>;
<a name="l04202"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html">04202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html">cvmx_sriomaintx_ir_sp_tx_data_s</a> {
<a name="l04203"></a>04203 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04204"></a>04204 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html#a46a16cd57963adad098904c3f99ca375">pkt_data</a>                     : 32; <span class="comment">/**&lt; This register is used to write packet data to the</span>
<a name="l04205"></a>04205 <span class="comment">                                                         TX FIFO. Reads of this register will return zero. */</span>
<a name="l04206"></a>04206 <span class="preprocessor">#else</span>
<a name="l04207"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html#a46a16cd57963adad098904c3f99ca375">04207</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html#a46a16cd57963adad098904c3f99ca375">pkt_data</a>                     : 32;
<a name="l04208"></a>04208 <span class="preprocessor">#endif</span>
<a name="l04209"></a>04209 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a9c9592f6fd05828805f750197e6829a1">s</a>;
<a name="l04210"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#ae7d0205a3bbd077d9209063dbd0153d4">04210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html">cvmx_sriomaintx_ir_sp_tx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#ae7d0205a3bbd077d9209063dbd0153d4">cn63xx</a>;
<a name="l04211"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a5cbc576f2d48d9dd32567408b845a6f3">04211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html">cvmx_sriomaintx_ir_sp_tx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a5cbc576f2d48d9dd32567408b845a6f3">cn63xxp1</a>;
<a name="l04212"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a59948e56fee22d697c49a85cd805b5ba">04212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html">cvmx_sriomaintx_ir_sp_tx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#a59948e56fee22d697c49a85cd805b5ba">cn66xx</a>;
<a name="l04213"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#aad1471612dd34d3fb56e1929ec1d3eaf">04213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__data_1_1cvmx__sriomaintx__ir__sp__tx__data__s.html">cvmx_sriomaintx_ir_sp_tx_data_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html#aad1471612dd34d3fb56e1929ec1d3eaf">cnf75xx</a>;
<a name="l04214"></a>04214 };
<a name="l04215"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a818bf45933a4dcdab1e695f8b6dedfcb">04215</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html" title="cvmx_sriomaint::_ir_sp_tx_data">cvmx_sriomaintx_ir_sp_tx_data</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__data.html" title="cvmx_sriomaint::_ir_sp_tx_data">cvmx_sriomaintx_ir_sp_tx_data_t</a>;
<a name="l04216"></a>04216 <span class="comment"></span>
<a name="l04217"></a>04217 <span class="comment">/**</span>
<a name="l04218"></a>04218 <span class="comment"> * cvmx_sriomaint#_ir_sp_tx_stat</span>
<a name="l04219"></a>04219 <span class="comment"> *</span>
<a name="l04220"></a>04220 <span class="comment"> * This register is used to monitor the transmission of packets using the soft packet FIFO.</span>
<a name="l04221"></a>04221 <span class="comment"> *</span>
<a name="l04222"></a>04222 <span class="comment"> */</span>
<a name="l04223"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html">04223</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html" title="cvmx_sriomaint::_ir_sp_tx_stat">cvmx_sriomaintx_ir_sp_tx_stat</a> {
<a name="l04224"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a6758afd35398630edce889e8f84f4326">04224</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a6758afd35398630edce889e8f84f4326">u32</a>;
<a name="l04225"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html">04225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html">cvmx_sriomaintx_ir_sp_tx_stat_s</a> {
<a name="l04226"></a>04226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04227"></a>04227 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#ad86b95fda32c92818819d6aea250ff3e">octets</a>                       : 16; <span class="comment">/**&lt; This field shows how many octets are still to be</span>
<a name="l04228"></a>04228 <span class="comment">                                                         loaded in the current packet. */</span>
<a name="l04229"></a>04229     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#a59ebd519935925f0feb07081d32996b4">buffers</a>                      : 4;  <span class="comment">/**&lt; This field indicates how many complete packets are</span>
<a name="l04230"></a>04230 <span class="comment">                                                         stored in the TX FIFO.  The field always reads</span>
<a name="l04231"></a>04231 <span class="comment">                                                         zero in the current hardware. */</span>
<a name="l04232"></a>04232     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#a094df1406d9ab051485bf6c838c4b751">reserved_5_11</a>                : 7;
<a name="l04233"></a>04233     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#afc9c84f196de74bf3143db5fa7645eef">full</a>                         : 1;  <span class="comment">/**&lt; This bit is set when the value of buffers filled</span>
<a name="l04234"></a>04234 <span class="comment">                                                         equals the number of available transmission</span>
<a name="l04235"></a>04235 <span class="comment">                                                         buffers. */</span>
<a name="l04236"></a>04236     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#abb2630e5a5d75c929a40e268c42cf92d">fifo_st</a>                      : 4;  <span class="comment">/**&lt; These bits display the state of the state machine</span>
<a name="l04237"></a>04237 <span class="comment">                                                         that controls loading of packet data into the TX</span>
<a name="l04238"></a>04238 <span class="comment">                                                         FIFO. The enumeration of states are as follows:</span>
<a name="l04239"></a>04239 <span class="comment">                                                         0x0 = Idle.</span>
<a name="l04240"></a>04240 <span class="comment">                                                         0x1 = Armed.</span>
<a name="l04241"></a>04241 <span class="comment">                                                         0x2 = Active.</span>
<a name="l04242"></a>04242 <span class="comment">                                                         _ All other states are reserved. */</span>
<a name="l04243"></a>04243 <span class="preprocessor">#else</span>
<a name="l04244"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#abb2630e5a5d75c929a40e268c42cf92d">04244</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#abb2630e5a5d75c929a40e268c42cf92d">fifo_st</a>                      : 4;
<a name="l04245"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#afc9c84f196de74bf3143db5fa7645eef">04245</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#afc9c84f196de74bf3143db5fa7645eef">full</a>                         : 1;
<a name="l04246"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#a094df1406d9ab051485bf6c838c4b751">04246</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#a094df1406d9ab051485bf6c838c4b751">reserved_5_11</a>                : 7;
<a name="l04247"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#a59ebd519935925f0feb07081d32996b4">04247</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#a59ebd519935925f0feb07081d32996b4">buffers</a>                      : 4;
<a name="l04248"></a><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#ad86b95fda32c92818819d6aea250ff3e">04248</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html#ad86b95fda32c92818819d6aea250ff3e">octets</a>                       : 16;
<a name="l04249"></a>04249 <span class="preprocessor">#endif</span>
<a name="l04250"></a>04250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a88eb457ba31c7ed33c9b5805777aea76">s</a>;
<a name="l04251"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a8a7322f6d1bbfbeddf44a96cc685c38b">04251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html">cvmx_sriomaintx_ir_sp_tx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a8a7322f6d1bbfbeddf44a96cc685c38b">cn63xx</a>;
<a name="l04252"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a60b8c63ac7b1835e25b21793b0ac0e3c">04252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html">cvmx_sriomaintx_ir_sp_tx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a60b8c63ac7b1835e25b21793b0ac0e3c">cn63xxp1</a>;
<a name="l04253"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a655768dd13086d4ca6b548e0b4eb12d6">04253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html">cvmx_sriomaintx_ir_sp_tx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#a655768dd13086d4ca6b548e0b4eb12d6">cn66xx</a>;
<a name="l04254"></a><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#ab6a9b492117288bb87cdc82f4af76cee">04254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__ir__sp__tx__stat_1_1cvmx__sriomaintx__ir__sp__tx__stat__s.html">cvmx_sriomaintx_ir_sp_tx_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html#ab6a9b492117288bb87cdc82f4af76cee">cnf75xx</a>;
<a name="l04255"></a>04255 };
<a name="l04256"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a0affbd5bb563ea266ef6e28757e10fea">04256</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html" title="cvmx_sriomaint::_ir_sp_tx_stat">cvmx_sriomaintx_ir_sp_tx_stat</a> <a class="code" href="unioncvmx__sriomaintx__ir__sp__tx__stat.html" title="cvmx_sriomaint::_ir_sp_tx_stat">cvmx_sriomaintx_ir_sp_tx_stat_t</a>;
<a name="l04257"></a>04257 <span class="comment"></span>
<a name="l04258"></a>04258 <span class="comment">/**</span>
<a name="l04259"></a>04259 <span class="comment"> * cvmx_sriomaint#_lane_#_status_0</span>
<a name="l04260"></a>04260 <span class="comment"> *</span>
<a name="l04261"></a>04261 <span class="comment"> * This register contains status information about the local lane transceiver.</span>
<a name="l04262"></a>04262 <span class="comment"> *</span>
<a name="l04263"></a>04263 <span class="comment"> */</span>
<a name="l04264"></a><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html">04264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html" title="cvmx_sriomaint::_lane_::_status_0">cvmx_sriomaintx_lane_x_status_0</a> {
<a name="l04265"></a><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a38ea7c24655e5c913c35f57080b0c021">04265</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a38ea7c24655e5c913c35f57080b0c021">u32</a>;
<a name="l04266"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html">04266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html">cvmx_sriomaintx_lane_x_status_0_s</a> {
<a name="l04267"></a>04267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04268"></a>04268 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ae421323752170d95f48d0ec71dfc55dc">port</a>                         : 8;  <span class="comment">/**&lt; The number of the port within the device to which</span>
<a name="l04269"></a>04269 <span class="comment">                                                         the lane is assigned. */</span>
<a name="l04270"></a>04270     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ab75afdf79dfa602e521c036c33affa25">lane</a>                         : 4;  <span class="comment">/**&lt; Lane number within the port. */</span>
<a name="l04271"></a>04271     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a37757607bead4220b2134981886657c2">tx_type</a>                      : 1;  <span class="comment">/**&lt; Transmitter type:</span>
<a name="l04272"></a>04272 <span class="comment">                                                         0 = Short run.</span>
<a name="l04273"></a>04273 <span class="comment">                                                         1 = Long run. */</span>
<a name="l04274"></a>04274     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a995ed8bd909cf12d3e60522a8f250f55">tx_mode</a>                      : 1;  <span class="comment">/**&lt; Transmitter operating mode:</span>
<a name="l04275"></a>04275 <span class="comment">                                                         0 = Short run.</span>
<a name="l04276"></a>04276 <span class="comment">                                                         1 = Long run. */</span>
<a name="l04277"></a>04277     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a39d297018e49a5f8468abf81327f4861">rx_type</a>                      : 2;  <span class="comment">/**&lt; Receiver type:</span>
<a name="l04278"></a>04278 <span class="comment">                                                         0x0 = Short run.</span>
<a name="l04279"></a>04279 <span class="comment">                                                         0x1 = Medium run.</span>
<a name="l04280"></a>04280 <span class="comment">                                                         0x2 = Long run.</span>
<a name="l04281"></a>04281 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l04282"></a>04282     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#af53364245ed05b14d2ece25e6a7f5316">rx_inv</a>                       : 1;  <span class="comment">/**&lt; Receiver input inverted:</span>
<a name="l04283"></a>04283 <span class="comment">                                                         0 = No inversion.</span>
<a name="l04284"></a>04284 <span class="comment">                                                         1 = Input inverted. */</span>
<a name="l04285"></a>04285     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ac5a5fbcef0f2698f53caeeafdd976d7b">rx_adapt</a>                     : 1;  <span class="comment">/**&lt; Receiver trained:</span>
<a name="l04286"></a>04286 <span class="comment">                                                         0 = One or more adaptive equalizers are</span>
<a name="l04287"></a>04287 <span class="comment">                                                         controlled by the lane receiver and at least</span>
<a name="l04288"></a>04288 <span class="comment">                                                         one is not trained.</span>
<a name="l04289"></a>04289 <span class="comment">                                                         1 = The lane receiver controls no adaptive</span>
<a name="l04290"></a>04290 <span class="comment">                                                         equalizers or all the equalizers are trained. */</span>
<a name="l04291"></a>04291     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#aa48a9409ef152d7c1aaf43919b755811">rx_sync</a>                      : 1;  <span class="comment">/**&lt; Receiver lane synced. */</span>
<a name="l04292"></a>04292     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ac69d94a40b266d76958ae28ce18c4cd1">rx_train</a>                     : 1;  <span class="comment">/**&lt; Receiver lane trained. */</span>
<a name="l04293"></a>04293     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ab7de5403baf2432698a0a8aff3ccfbb5">dec_err</a>                      : 4;  <span class="comment">/**&lt; 8Bit/10Bit decoding errors.</span>
<a name="l04294"></a>04294 <span class="comment">                                                         0    = No errors since last read.</span>
<a name="l04295"></a>04295 <span class="comment">                                                         1-14 = Number of errors since last read.</span>
<a name="l04296"></a>04296 <span class="comment">                                                         15   = Fifteen or more errors since last read. */</span>
<a name="l04297"></a>04297     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a4308c3c315d9adb0cca558abeea2a67b">xsync</a>                        : 1;  <span class="comment">/**&lt; Receiver lane sync change.</span>
<a name="l04298"></a>04298 <span class="comment">                                                         0 = Lane sync has not changed since last read.</span>
<a name="l04299"></a>04299 <span class="comment">                                                         1 = Lane sync has changed since last read. */</span>
<a name="l04300"></a>04300     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a5f1f05d595acab6e406a259261784315">xtrain</a>                       : 1;  <span class="comment">/**&lt; Receiver training change.</span>
<a name="l04301"></a>04301 <span class="comment">                                                         0 = Training has not changed since last read.</span>
<a name="l04302"></a>04302 <span class="comment">                                                         1 = Training has changed since last read. */</span>
<a name="l04303"></a>04303     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a43a8b1bb1c1dbf9f6c20af16d1913520">reserved_4_5</a>                 : 2;
<a name="l04304"></a>04304     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a9559da0b9b979ad06eb268f17f0e0e75">status1</a>                      : 1;  <span class="comment">/**&lt; Status 1 CSR implemented. */</span>
<a name="l04305"></a>04305     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a6715c3566bc2d902a148ec118c34ad18">statusn</a>                      : 3;  <span class="comment">/**&lt; Status 2-7 not implemented. */</span>
<a name="l04306"></a>04306 <span class="preprocessor">#else</span>
<a name="l04307"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a6715c3566bc2d902a148ec118c34ad18">04307</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a6715c3566bc2d902a148ec118c34ad18">statusn</a>                      : 3;
<a name="l04308"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a9559da0b9b979ad06eb268f17f0e0e75">04308</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a9559da0b9b979ad06eb268f17f0e0e75">status1</a>                      : 1;
<a name="l04309"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a43a8b1bb1c1dbf9f6c20af16d1913520">04309</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a43a8b1bb1c1dbf9f6c20af16d1913520">reserved_4_5</a>                 : 2;
<a name="l04310"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a5f1f05d595acab6e406a259261784315">04310</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a5f1f05d595acab6e406a259261784315">xtrain</a>                       : 1;
<a name="l04311"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a4308c3c315d9adb0cca558abeea2a67b">04311</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a4308c3c315d9adb0cca558abeea2a67b">xsync</a>                        : 1;
<a name="l04312"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ab7de5403baf2432698a0a8aff3ccfbb5">04312</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ab7de5403baf2432698a0a8aff3ccfbb5">dec_err</a>                      : 4;
<a name="l04313"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ac69d94a40b266d76958ae28ce18c4cd1">04313</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ac69d94a40b266d76958ae28ce18c4cd1">rx_train</a>                     : 1;
<a name="l04314"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#aa48a9409ef152d7c1aaf43919b755811">04314</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#aa48a9409ef152d7c1aaf43919b755811">rx_sync</a>                      : 1;
<a name="l04315"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ac5a5fbcef0f2698f53caeeafdd976d7b">04315</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ac5a5fbcef0f2698f53caeeafdd976d7b">rx_adapt</a>                     : 1;
<a name="l04316"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#af53364245ed05b14d2ece25e6a7f5316">04316</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#af53364245ed05b14d2ece25e6a7f5316">rx_inv</a>                       : 1;
<a name="l04317"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a39d297018e49a5f8468abf81327f4861">04317</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a39d297018e49a5f8468abf81327f4861">rx_type</a>                      : 2;
<a name="l04318"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a995ed8bd909cf12d3e60522a8f250f55">04318</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a995ed8bd909cf12d3e60522a8f250f55">tx_mode</a>                      : 1;
<a name="l04319"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a37757607bead4220b2134981886657c2">04319</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#a37757607bead4220b2134981886657c2">tx_type</a>                      : 1;
<a name="l04320"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ab75afdf79dfa602e521c036c33affa25">04320</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ab75afdf79dfa602e521c036c33affa25">lane</a>                         : 4;
<a name="l04321"></a><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ae421323752170d95f48d0ec71dfc55dc">04321</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html#ae421323752170d95f48d0ec71dfc55dc">port</a>                         : 8;
<a name="l04322"></a>04322 <span class="preprocessor">#endif</span>
<a name="l04323"></a>04323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a726e60b6fa44e8c0692ac3c4245582fa">s</a>;
<a name="l04324"></a><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a80d035fe92260289652038258ea08acf">04324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html">cvmx_sriomaintx_lane_x_status_0_s</a> <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a80d035fe92260289652038258ea08acf">cn63xx</a>;
<a name="l04325"></a><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a03a79af6299c297d8de346bd94531fbb">04325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html">cvmx_sriomaintx_lane_x_status_0_s</a> <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a03a79af6299c297d8de346bd94531fbb">cn63xxp1</a>;
<a name="l04326"></a><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a5ef32f0b2fa50128db5104098a61e20b">04326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html">cvmx_sriomaintx_lane_x_status_0_s</a> <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a5ef32f0b2fa50128db5104098a61e20b">cn66xx</a>;
<a name="l04327"></a><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a78d5df348ee30e754b31a68adc682115">04327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lane__x__status__0_1_1cvmx__sriomaintx__lane__x__status__0__s.html">cvmx_sriomaintx_lane_x_status_0_s</a> <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html#a78d5df348ee30e754b31a68adc682115">cnf75xx</a>;
<a name="l04328"></a>04328 };
<a name="l04329"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#acb7ac61d246826dee7f52a6282b4f2c5">04329</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html" title="cvmx_sriomaint::_lane_::_status_0">cvmx_sriomaintx_lane_x_status_0</a> <a class="code" href="unioncvmx__sriomaintx__lane__x__status__0.html" title="cvmx_sriomaint::_lane_::_status_0">cvmx_sriomaintx_lane_x_status_0_t</a>;
<a name="l04330"></a>04330 <span class="comment"></span>
<a name="l04331"></a>04331 <span class="comment">/**</span>
<a name="l04332"></a>04332 <span class="comment"> * cvmx_sriomaint#_lcs_ba0</span>
<a name="l04333"></a>04333 <span class="comment"> *</span>
<a name="l04334"></a>04334 <span class="comment"> * MSBs of SRIO address space mapped to maintenance BAR.</span>
<a name="l04335"></a>04335 <span class="comment"> * The double word aligned SRIO address window mapped to the SRIO maintenance BAR.  This window</span>
<a name="l04336"></a>04336 <span class="comment"> * has the highest priority and eclipses matches to the BAR0, BAR1 and BAR2 windows.</span>
<a name="l04337"></a>04337 <span class="comment"> * Note:  Address bits not supplied in the transfer are considered zero.  For example, SRIO</span>
<a name="l04338"></a>04338 <span class="comment"> * address 65:35 must be set to zero to match in a 34-bit access.  SRIO address 65:50 must be</span>
<a name="l04339"></a>04339 <span class="comment"> * set to zero to match in a 50-bit access.  This coding allows the maintenance bar window to</span>
<a name="l04340"></a>04340 <span class="comment"> * appear in specific address spaces. The remaining bits are located in SRIOMAINT()_LCS_BA1.</span>
<a name="l04341"></a>04341 <span class="comment"> * This SRIO maintenance BAR is effectively disabled when LCSBA[30] is set with 34 or 50-bit</span>
<a name="l04342"></a>04342 <span class="comment"> * addressing.</span>
<a name="l04343"></a>04343 <span class="comment"> */</span>
<a name="l04344"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html">04344</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html" title="cvmx_sriomaint::_lcs_ba0">cvmx_sriomaintx_lcs_ba0</a> {
<a name="l04345"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a72b990cec3893f7c6978aeec89eda824">04345</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a72b990cec3893f7c6978aeec89eda824">u32</a>;
<a name="l04346"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html">04346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html">cvmx_sriomaintx_lcs_ba0_s</a> {
<a name="l04347"></a>04347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04348"></a>04348 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html#adc5a3ccee982391e2b45ed83dc9da81d">reserved_31_31</a>               : 1;
<a name="l04349"></a>04349     uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html#ae57afac4eeef7f3ba9b344908392ce1b">lcsba</a>                        : 31; <span class="comment">/**&lt; SRIO address 65:35. */</span>
<a name="l04350"></a>04350 <span class="preprocessor">#else</span>
<a name="l04351"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html#ae57afac4eeef7f3ba9b344908392ce1b">04351</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html#ae57afac4eeef7f3ba9b344908392ce1b">lcsba</a>                        : 31;
<a name="l04352"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html#adc5a3ccee982391e2b45ed83dc9da81d">04352</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html#adc5a3ccee982391e2b45ed83dc9da81d">reserved_31_31</a>               : 1;
<a name="l04353"></a>04353 <span class="preprocessor">#endif</span>
<a name="l04354"></a>04354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#af903ace1439b85e897873d518e752a3e">s</a>;
<a name="l04355"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a6ddb627b0947642e90e22e19398481fa">04355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html">cvmx_sriomaintx_lcs_ba0_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a6ddb627b0947642e90e22e19398481fa">cn63xx</a>;
<a name="l04356"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a804fc5f0713bc8d3601797bb4bb25c5b">04356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html">cvmx_sriomaintx_lcs_ba0_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a804fc5f0713bc8d3601797bb4bb25c5b">cn63xxp1</a>;
<a name="l04357"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a0e98636bedb66aa810eabf8d065a237c">04357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html">cvmx_sriomaintx_lcs_ba0_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a0e98636bedb66aa810eabf8d065a237c">cn66xx</a>;
<a name="l04358"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a57edd959de2bf2b2ce0ece21b1eb93b5">04358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba0_1_1cvmx__sriomaintx__lcs__ba0__s.html">cvmx_sriomaintx_lcs_ba0_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html#a57edd959de2bf2b2ce0ece21b1eb93b5">cnf75xx</a>;
<a name="l04359"></a>04359 };
<a name="l04360"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a527c34dabadebd5e69d70a2e9352f303">04360</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html" title="cvmx_sriomaint::_lcs_ba0">cvmx_sriomaintx_lcs_ba0</a> <a class="code" href="unioncvmx__sriomaintx__lcs__ba0.html" title="cvmx_sriomaint::_lcs_ba0">cvmx_sriomaintx_lcs_ba0_t</a>;
<a name="l04361"></a>04361 <span class="comment"></span>
<a name="l04362"></a>04362 <span class="comment">/**</span>
<a name="l04363"></a>04363 <span class="comment"> * cvmx_sriomaint#_lcs_ba1</span>
<a name="l04364"></a>04364 <span class="comment"> *</span>
<a name="l04365"></a>04365 <span class="comment"> * LSBs of SRIO address space mapped to maintenance BAR.</span>
<a name="l04366"></a>04366 <span class="comment"> * The double word aligned SRIO address window mapped to the SRIO maintenance BAR.  This window</span>
<a name="l04367"></a>04367 <span class="comment"> * has the highest priority and eclipses matches to the BAR0, BAR1 and BAR2 windows. Address</span>
<a name="l04368"></a>04368 <span class="comment"> * bits not supplied in the transfer are considered zero.  For example, SRIO address 65:35 must</span>
<a name="l04369"></a>04369 <span class="comment"> * be set to zero to match in a 34-bit access and SRIO address 65:50 must be set to zero to match</span>
<a name="l04370"></a>04370 <span class="comment"> * in a 50-bit access. This coding allows the maintenance bar window to appear in specific</span>
<a name="l04371"></a>04371 <span class="comment"> * address</span>
<a name="l04372"></a>04372 <span class="comment"> * spaces. Accesses through this BAR are limited to single word (32-bit) aligned transfers of one</span>
<a name="l04373"></a>04373 <span class="comment"> * to four bytes. Accesses which violate this rule will return an error response if possible and</span>
<a name="l04374"></a>04374 <span class="comment"> * be otherwise ignored.  The remaining bits are located in SRIOMAINT()_LCS_BA0.</span>
<a name="l04375"></a>04375 <span class="comment"> */</span>
<a name="l04376"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html">04376</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html" title="cvmx_sriomaint::_lcs_ba1">cvmx_sriomaintx_lcs_ba1</a> {
<a name="l04377"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a46f79f7d0522405c397b2b715d1ceb39">04377</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a46f79f7d0522405c397b2b715d1ceb39">u32</a>;
<a name="l04378"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html">04378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html">cvmx_sriomaintx_lcs_ba1_s</a> {
<a name="l04379"></a>04379 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04380"></a>04380 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html#a30e12115b0c13700fa8fb0306093c0c8">lcsba</a>                        : 11; <span class="comment">/**&lt; SRIO address 34:24. */</span>
<a name="l04381"></a>04381     uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html#af6c32d4b78e18aedcb7a145d5882fd8d">reserved_0_20</a>                : 21;
<a name="l04382"></a>04382 <span class="preprocessor">#else</span>
<a name="l04383"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html#af6c32d4b78e18aedcb7a145d5882fd8d">04383</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html#af6c32d4b78e18aedcb7a145d5882fd8d">reserved_0_20</a>                : 21;
<a name="l04384"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html#a30e12115b0c13700fa8fb0306093c0c8">04384</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html#a30e12115b0c13700fa8fb0306093c0c8">lcsba</a>                        : 11;
<a name="l04385"></a>04385 <span class="preprocessor">#endif</span>
<a name="l04386"></a>04386 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#ad28c5b32fecc27cab7e0de9bd3a76a68">s</a>;
<a name="l04387"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a765fa7e7b225e335aaf94d2b19a6af29">04387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html">cvmx_sriomaintx_lcs_ba1_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a765fa7e7b225e335aaf94d2b19a6af29">cn63xx</a>;
<a name="l04388"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a885b01900066f28f890f8da011884244">04388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html">cvmx_sriomaintx_lcs_ba1_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a885b01900066f28f890f8da011884244">cn63xxp1</a>;
<a name="l04389"></a><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a27c34466f7abebefee9452828bc7186e">04389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__s.html">cvmx_sriomaintx_lcs_ba1_s</a>      <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#a27c34466f7abebefee9452828bc7186e">cn66xx</a>;
<a name="l04390"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html">04390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html">cvmx_sriomaintx_lcs_ba1_cnf75xx</a> {
<a name="l04391"></a>04391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04392"></a>04392 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html#a081c7286e35cbd736c2202104243afbb">lcsba</a>                        : 11; <span class="comment">/**&lt; SRIO address 34:24. */</span>
<a name="l04393"></a>04393     uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html#aeeb3b33dfa1d3cf39f3c4d81bf1b8592">reserved_20_0</a>                : 21;
<a name="l04394"></a>04394 <span class="preprocessor">#else</span>
<a name="l04395"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html#aeeb3b33dfa1d3cf39f3c4d81bf1b8592">04395</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html#aeeb3b33dfa1d3cf39f3c4d81bf1b8592">reserved_20_0</a>                : 21;
<a name="l04396"></a><a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html#a081c7286e35cbd736c2202104243afbb">04396</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__lcs__ba1_1_1cvmx__sriomaintx__lcs__ba1__cnf75xx.html#a081c7286e35cbd736c2202104243afbb">lcsba</a>                        : 11;
<a name="l04397"></a>04397 <span class="preprocessor">#endif</span>
<a name="l04398"></a>04398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html#ac29a69aac8c6de44e1702c7503f314bd">cnf75xx</a>;
<a name="l04399"></a>04399 };
<a name="l04400"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a56ca497908c6989387e7887e483507bd">04400</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html" title="cvmx_sriomaint::_lcs_ba1">cvmx_sriomaintx_lcs_ba1</a> <a class="code" href="unioncvmx__sriomaintx__lcs__ba1.html" title="cvmx_sriomaint::_lcs_ba1">cvmx_sriomaintx_lcs_ba1_t</a>;
<a name="l04401"></a>04401 <span class="comment"></span>
<a name="l04402"></a>04402 <span class="comment">/**</span>
<a name="l04403"></a>04403 <span class="comment"> * cvmx_sriomaint#_m2s_bar0_start0</span>
<a name="l04404"></a>04404 <span class="comment"> *</span>
<a name="l04405"></a>04405 <span class="comment"> * The starting SRIO address to forwarded to the NPEI configuration space.</span>
<a name="l04406"></a>04406 <span class="comment"> * This register specifies the 50-bit and 66-bit SRIO address mapped to the BAR0 space.  See</span>
<a name="l04407"></a>04407 <span class="comment"> * SRIOMAINT()_M2S_BAR0_START1 for more details. This register is only writeable over SRIO if</span>
<a name="l04408"></a>04408 <span class="comment"> * the SRIO()_ACC_CTRL[DENY_BAR0] bit is zero.</span>
<a name="l04409"></a>04409 <span class="comment"> */</span>
<a name="l04410"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html">04410</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html" title="cvmx_sriomaint::_m2s_bar0_start0">cvmx_sriomaintx_m2s_bar0_start0</a> {
<a name="l04411"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a42f2c82ae0d1282492a01e5f1ea22e89">04411</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a42f2c82ae0d1282492a01e5f1ea22e89">u32</a>;
<a name="l04412"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html">04412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html">cvmx_sriomaintx_m2s_bar0_start0_s</a> {
<a name="l04413"></a>04413 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04414"></a>04414 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html#ab96ed39274b646b93262d7974ca0e495">addr64</a>                       : 16; <span class="comment">/**&lt; SRIO address 63:48. */</span>
<a name="l04415"></a>04415     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html#a20da0d1c930331c9493e3cfd98f38628">addr48</a>                       : 16; <span class="comment">/**&lt; SRIO address 47:32. */</span>
<a name="l04416"></a>04416 <span class="preprocessor">#else</span>
<a name="l04417"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html#a20da0d1c930331c9493e3cfd98f38628">04417</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html#a20da0d1c930331c9493e3cfd98f38628">addr48</a>                       : 16;
<a name="l04418"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html#ab96ed39274b646b93262d7974ca0e495">04418</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html#ab96ed39274b646b93262d7974ca0e495">addr64</a>                       : 16;
<a name="l04419"></a>04419 <span class="preprocessor">#endif</span>
<a name="l04420"></a>04420 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#ab45952c82f1ed51e7631b4f839906d95">s</a>;
<a name="l04421"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a9a6d7cd6c398c8cceb25db167b747eea">04421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html">cvmx_sriomaintx_m2s_bar0_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a9a6d7cd6c398c8cceb25db167b747eea">cn63xx</a>;
<a name="l04422"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a8ed1353f92c4c7e9300ccdab1e15a4b8">04422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html">cvmx_sriomaintx_m2s_bar0_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a8ed1353f92c4c7e9300ccdab1e15a4b8">cn63xxp1</a>;
<a name="l04423"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a35947535cf93138321c6e9dacfda0196">04423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html">cvmx_sriomaintx_m2s_bar0_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a35947535cf93138321c6e9dacfda0196">cn66xx</a>;
<a name="l04424"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a5d2640ac120a25815814c2f3c7734aa2">04424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start0_1_1cvmx__sriomaintx__m2s__bar0__start0__s.html">cvmx_sriomaintx_m2s_bar0_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html#a5d2640ac120a25815814c2f3c7734aa2">cnf75xx</a>;
<a name="l04425"></a>04425 };
<a name="l04426"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aa4471fac48ef815dec49deab0198e422">04426</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html" title="cvmx_sriomaint::_m2s_bar0_start0">cvmx_sriomaintx_m2s_bar0_start0</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start0.html" title="cvmx_sriomaint::_m2s_bar0_start0">cvmx_sriomaintx_m2s_bar0_start0_t</a>;
<a name="l04427"></a>04427 <span class="comment"></span>
<a name="l04428"></a>04428 <span class="comment">/**</span>
<a name="l04429"></a>04429 <span class="comment"> * cvmx_sriomaint#_m2s_bar0_start1</span>
<a name="l04430"></a>04430 <span class="comment"> *</span>
<a name="l04431"></a>04431 <span class="comment"> * The starting SRIO address to forwarded to the NPEI configuration space.</span>
<a name="l04432"></a>04432 <span class="comment"> * This register specifies the SRIO address mapped to the BAR0 RSL space.  If the transaction</span>
<a name="l04433"></a>04433 <span class="comment"> * has not already been mapped to SRIO maintenance space through the SRIOMAINT_LCS_BA[1:0]</span>
<a name="l04434"></a>04434 <span class="comment"> * registers, if ENABLE is set and the address bits match then the SRIO memory transactions</span>
<a name="l04435"></a>04435 <span class="comment"> * will map to OCTEON SLI registers.  34-bit address transactions require a match in SRIO</span>
<a name="l04436"></a>04436 <span class="comment"> * address 33:24 and require all the other bits in ADDR48, ADDR64 and ADDR66 fields to be zero.</span>
<a name="l04437"></a>04437 <span class="comment"> * 50-bit address transactions a match of SRIO Address 49:24 and require all the other bits of</span>
<a name="l04438"></a>04438 <span class="comment"> * ADDR64 and ADDR66 to be zero.  66-bit address transactions require matches of all valid</span>
<a name="l04439"></a>04439 <span class="comment"> * address</span>
<a name="l04440"></a>04440 <span class="comment"> * field bits.  Reads and writes through Bar0 have a size limit of 8 bytes and cannot cross</span>
<a name="l04441"></a>04441 <span class="comment"> * a 64-bit boundary.  All accesses with sizes greater than this limit will be ignored and return</span>
<a name="l04442"></a>04442 <span class="comment"> * an error on any SRIO responses.  Note: ADDR48 and ADDR64 fields are located in</span>
<a name="l04443"></a>04443 <span class="comment"> * SRIOMAINT()_M2S_BAR0_START0.  The ADDR32/66 fields of this register</span>
<a name="l04444"></a>04444 <span class="comment"> * are writeable over SRIO if the SRIO()_ACC_CTRL[DENY_ADR0] bit is zero.  The ENABLE field is</span>
<a name="l04445"></a>04445 <span class="comment"> * writeable over SRIO if the SRIO()_ACC_CTRL[DENY_BAR0] bit is zero.</span>
<a name="l04446"></a>04446 <span class="comment"> */</span>
<a name="l04447"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html">04447</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html" title="cvmx_sriomaint::_m2s_bar0_start1">cvmx_sriomaintx_m2s_bar0_start1</a> {
<a name="l04448"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a32659077acef8a05a3d5ddb2e911f269">04448</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a32659077acef8a05a3d5ddb2e911f269">u32</a>;
<a name="l04449"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html">04449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html">cvmx_sriomaintx_m2s_bar0_start1_s</a> {
<a name="l04450"></a>04450 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04451"></a>04451 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a82b23a4bd14f8b9cd027bf3b6ee1ab93">reserved_3_31</a>                : 29;
<a name="l04452"></a>04452     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a56b53dfe259b2533fa6f3cf2ac26c8dd">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO address 65:64. */</span>
<a name="l04453"></a>04453     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a4884c94f3977178ecec3620fac1c5d09">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR0 access. */</span>
<a name="l04454"></a>04454 <span class="preprocessor">#else</span>
<a name="l04455"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a4884c94f3977178ecec3620fac1c5d09">04455</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a4884c94f3977178ecec3620fac1c5d09">enable</a>                       : 1;
<a name="l04456"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a56b53dfe259b2533fa6f3cf2ac26c8dd">04456</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a56b53dfe259b2533fa6f3cf2ac26c8dd">addr66</a>                       : 2;
<a name="l04457"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a82b23a4bd14f8b9cd027bf3b6ee1ab93">04457</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__s.html#a82b23a4bd14f8b9cd027bf3b6ee1ab93">reserved_3_31</a>                : 29;
<a name="l04458"></a>04458 <span class="preprocessor">#endif</span>
<a name="l04459"></a>04459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a817b5b89c045ab9ea3344404e109e7f5">s</a>;
<a name="l04460"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html">04460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html">cvmx_sriomaintx_m2s_bar0_start1_cn63xx</a> {
<a name="l04461"></a>04461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04462"></a>04462 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a77ece9833fd6ccf36a615be8c9fa7329">addr32</a>                       : 18; <span class="comment">/**&lt; SRIO Address 31:14 */</span>
<a name="l04463"></a>04463     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#af54c880f19a295c4f7f1794af198ab1b">reserved_3_13</a>                : 11;
<a name="l04464"></a>04464     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a5e3dd4c4ba5d5c3dbc11f855f2580e81">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO Address 65:64 */</span>
<a name="l04465"></a>04465     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a1301a1f9bd58e0daa6e3e3db14de4b0a">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR0 Access */</span>
<a name="l04466"></a>04466 <span class="preprocessor">#else</span>
<a name="l04467"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a1301a1f9bd58e0daa6e3e3db14de4b0a">04467</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a1301a1f9bd58e0daa6e3e3db14de4b0a">enable</a>                       : 1;
<a name="l04468"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a5e3dd4c4ba5d5c3dbc11f855f2580e81">04468</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a5e3dd4c4ba5d5c3dbc11f855f2580e81">addr66</a>                       : 2;
<a name="l04469"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#af54c880f19a295c4f7f1794af198ab1b">04469</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#af54c880f19a295c4f7f1794af198ab1b">reserved_3_13</a>                : 11;
<a name="l04470"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a77ece9833fd6ccf36a615be8c9fa7329">04470</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html#a77ece9833fd6ccf36a615be8c9fa7329">addr32</a>                       : 18;
<a name="l04471"></a>04471 <span class="preprocessor">#endif</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a51113a23194f336350eea7104bef6ff3">cn63xx</a>;
<a name="l04473"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a537f0ff7fe7f763f619c71e6e20b3328">04473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html">cvmx_sriomaintx_m2s_bar0_start1_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a537f0ff7fe7f763f619c71e6e20b3328">cn63xxp1</a>;
<a name="l04474"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a4f2eec2af245ae35da4c57dd3bc82605">04474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cn63xx.html">cvmx_sriomaintx_m2s_bar0_start1_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a4f2eec2af245ae35da4c57dd3bc82605">cn66xx</a>;
<a name="l04475"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html">04475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html">cvmx_sriomaintx_m2s_bar0_start1_cnf75xx</a> {
<a name="l04476"></a>04476 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04477"></a>04477 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a32b84677aab8cfd3f37ec48e6bbfa42e">addr32</a>                       : 8;  <span class="comment">/**&lt; SRIO address 31:24. */</span>
<a name="l04478"></a>04478     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a472b890307fbe2f3d8ffce608879ca54">reserved_3_23</a>                : 21;
<a name="l04479"></a>04479     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a9bb3e30d0456870c73c5ae34eb30cca8">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO address 65:64. */</span>
<a name="l04480"></a>04480     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a86a5e19d03904f5ce47893cda81ba046">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR0 access. */</span>
<a name="l04481"></a>04481 <span class="preprocessor">#else</span>
<a name="l04482"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a86a5e19d03904f5ce47893cda81ba046">04482</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a86a5e19d03904f5ce47893cda81ba046">enable</a>                       : 1;
<a name="l04483"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a9bb3e30d0456870c73c5ae34eb30cca8">04483</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a9bb3e30d0456870c73c5ae34eb30cca8">addr66</a>                       : 2;
<a name="l04484"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a472b890307fbe2f3d8ffce608879ca54">04484</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a472b890307fbe2f3d8ffce608879ca54">reserved_3_23</a>                : 21;
<a name="l04485"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a32b84677aab8cfd3f37ec48e6bbfa42e">04485</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar0__start1_1_1cvmx__sriomaintx__m2s__bar0__start1__cnf75xx.html#a32b84677aab8cfd3f37ec48e6bbfa42e">addr32</a>                       : 8;
<a name="l04486"></a>04486 <span class="preprocessor">#endif</span>
<a name="l04487"></a>04487 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html#a96da0a63347e7bf9daf6964ae1c3770f">cnf75xx</a>;
<a name="l04488"></a>04488 };
<a name="l04489"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a6403c0378092fbdf29e4c7998f7fc453">04489</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html" title="cvmx_sriomaint::_m2s_bar0_start1">cvmx_sriomaintx_m2s_bar0_start1</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar0__start1.html" title="cvmx_sriomaint::_m2s_bar0_start1">cvmx_sriomaintx_m2s_bar0_start1_t</a>;
<a name="l04490"></a>04490 <span class="comment"></span>
<a name="l04491"></a>04491 <span class="comment">/**</span>
<a name="l04492"></a>04492 <span class="comment"> * cvmx_sriomaint#_m2s_bar1_start0</span>
<a name="l04493"></a>04493 <span class="comment"> *</span>
<a name="l04494"></a>04494 <span class="comment"> * The starting SRIO address to forwarded to the BAR1 memory space.</span>
<a name="l04495"></a>04495 <span class="comment"> * This register specifies the 50-bit and 66-bit SRIO address mapped to the BAR1 space.  See</span>
<a name="l04496"></a>04496 <span class="comment"> * SRIOMAINT()_M2S_BAR1_START1 for more details.  This register is only writeable over SRIO</span>
<a name="l04497"></a>04497 <span class="comment"> * if the SRIO()_ACC_CTRL[DENY_ADR1] bit is zero.</span>
<a name="l04498"></a>04498 <span class="comment"> */</span>
<a name="l04499"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html">04499</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html" title="cvmx_sriomaint::_m2s_bar1_start0">cvmx_sriomaintx_m2s_bar1_start0</a> {
<a name="l04500"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#af23d7806c763f7b02fbf1b46a9906005">04500</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#af23d7806c763f7b02fbf1b46a9906005">u32</a>;
<a name="l04501"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html">04501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html">cvmx_sriomaintx_m2s_bar1_start0_s</a> {
<a name="l04502"></a>04502 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04503"></a>04503 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html#a0f4591b1106fcef2e4aaea235598a468">addr64</a>                       : 16; <span class="comment">/**&lt; SRIO address 63:48. */</span>
<a name="l04504"></a>04504     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html#a11845ed214d7be340aeafe46cc4849b7">addr48</a>                       : 16; <span class="comment">/**&lt; SRIO address 47:32.</span>
<a name="l04505"></a>04505 <span class="comment">                                                         The SRIO hardware does not use the low order</span>
<a name="l04506"></a>04506 <span class="comment">                                                         one or two bits of this field when BARSIZE is 12</span>
<a name="l04507"></a>04507 <span class="comment">                                                         or 13, respectively.</span>
<a name="l04508"></a>04508 <span class="comment">                                                         (BARSIZE is SRIOMAINT()_M2S_BAR1_START1[BARSIZE].) */</span>
<a name="l04509"></a>04509 <span class="preprocessor">#else</span>
<a name="l04510"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html#a11845ed214d7be340aeafe46cc4849b7">04510</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html#a11845ed214d7be340aeafe46cc4849b7">addr48</a>                       : 16;
<a name="l04511"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html#a0f4591b1106fcef2e4aaea235598a468">04511</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html#a0f4591b1106fcef2e4aaea235598a468">addr64</a>                       : 16;
<a name="l04512"></a>04512 <span class="preprocessor">#endif</span>
<a name="l04513"></a>04513 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a0f07e20dc3b61c54906a7c1b995c5496">s</a>;
<a name="l04514"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a1b95ecbae31d500eb12b2cddf2e2d3d7">04514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html">cvmx_sriomaintx_m2s_bar1_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a1b95ecbae31d500eb12b2cddf2e2d3d7">cn63xx</a>;
<a name="l04515"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a3a52fc83eaf1d74f23b9c4a88cb1f812">04515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html">cvmx_sriomaintx_m2s_bar1_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a3a52fc83eaf1d74f23b9c4a88cb1f812">cn63xxp1</a>;
<a name="l04516"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a0a2cfe3bbc03cfa63edbf81bb8cdfc3b">04516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html">cvmx_sriomaintx_m2s_bar1_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a0a2cfe3bbc03cfa63edbf81bb8cdfc3b">cn66xx</a>;
<a name="l04517"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a3a51f38398af984cc69a8f61410e2564">04517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start0_1_1cvmx__sriomaintx__m2s__bar1__start0__s.html">cvmx_sriomaintx_m2s_bar1_start0_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html#a3a51f38398af984cc69a8f61410e2564">cnf75xx</a>;
<a name="l04518"></a>04518 };
<a name="l04519"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a64f15b799ac5754383ab91838d75990c">04519</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html" title="cvmx_sriomaint::_m2s_bar1_start0">cvmx_sriomaintx_m2s_bar1_start0</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start0.html" title="cvmx_sriomaint::_m2s_bar1_start0">cvmx_sriomaintx_m2s_bar1_start0_t</a>;
<a name="l04520"></a>04520 <span class="comment"></span>
<a name="l04521"></a>04521 <span class="comment">/**</span>
<a name="l04522"></a>04522 <span class="comment"> * cvmx_sriomaint#_m2s_bar1_start1</span>
<a name="l04523"></a>04523 <span class="comment"> *</span>
<a name="l04524"></a>04524 <span class="comment"> * The starting SRIO address to forwarded to the BAR1 memory space.</span>
<a name="l04525"></a>04525 <span class="comment"> * This register specifies the SRIO address mapped to the BAR1 space.  If the</span>
<a name="l04526"></a>04526 <span class="comment"> * transaction has not already been mapped to SRIO maintenance space through the</span>
<a name="l04527"></a>04527 <span class="comment"> * SRIOMAINT_LCS_BA[1:0] registers and the address bits do not match enabled BAR0</span>
<a name="l04528"></a>04528 <span class="comment"> * addresses and if ENABLE is set and the addresses match the BAR1 addresses then</span>
<a name="l04529"></a>04529 <span class="comment"> * SRIO memory transactions will map to OCTEON memory space specified by</span>
<a name="l04530"></a>04530 <span class="comment"> * SRIOMAINT()_BAR1_IDX[31:0] registers.  The BARSIZE field determines the size of</span>
<a name="l04531"></a>04531 <span class="comment"> * BAR1, the entry select bits, and the size of each entry.</span>
<a name="l04532"></a>04532 <span class="comment"> *</span>
<a name="l04533"></a>04533 <span class="comment"> * * A 34-bit address matches BAR1 when it matches SRIO_Address[33:20+BARSIZE] while</span>
<a name="l04534"></a>04534 <span class="comment"> * all the other bits in ADDR48, ADDR64 and ADDR66 are zero.</span>
<a name="l04535"></a>04535 <span class="comment"> *</span>
<a name="l04536"></a>04536 <span class="comment"> * * A 50-bit address matches BAR1 when it matches SRIO_Address[49:20+BARSIZE] while</span>
<a name="l04537"></a>04537 <span class="comment"> * all the other bits of ADDR64 and ADDR66 are zero.</span>
<a name="l04538"></a>04538 <span class="comment"> *</span>
<a name="l04539"></a>04539 <span class="comment"> * * A 66-bit address matches BAR1 when all of SRIO_Address[65:20+BARSIZE] match all</span>
<a name="l04540"></a>04540 <span class="comment"> * corresponding address CSR field bits.</span>
<a name="l04541"></a>04541 <span class="comment"> *</span>
<a name="l04542"></a>04542 <span class="comment"> * Note: ADDR48 and</span>
<a name="l04543"></a>04543 <span class="comment"> * ADDR64 fields are located in SRIOMAINT()_M2S_BAR1_START0. The ADDR32/66 fields of</span>
<a name="l04544"></a>04544 <span class="comment"> * this register are writeable over SRIO if SRIO()_ACC_CTRL[DENY_ADR1] is zero.</span>
<a name="l04545"></a>04545 <span class="comment"> * The remaining fields are writeable over SRIO if SRIO()_ACC_CTRL[DENY_BAR1] is zero.</span>
<a name="l04546"></a>04546 <span class="comment"> */</span>
<a name="l04547"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html">04547</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html" title="cvmx_sriomaint::_m2s_bar1_start1">cvmx_sriomaintx_m2s_bar1_start1</a> {
<a name="l04548"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#af196b48e600bc685e39bbc045767c2ef">04548</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#af196b48e600bc685e39bbc045767c2ef">u32</a>;
<a name="l04549"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html">04549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html">cvmx_sriomaintx_m2s_bar1_start1_s</a> {
<a name="l04550"></a>04550 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04551"></a>04551 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a8100250e8ba04e245f347d33413a8882">addr32</a>                       : 12; <span class="comment">/**&lt; SRIO address 31:20.</span>
<a name="l04552"></a>04552 <span class="comment">                                                         This field is not used by the SRIO hardware for</span>
<a name="l04553"></a>04553 <span class="comment">                                                         BARSIZE values 12 or 13.</span>
<a name="l04554"></a>04554 <span class="comment">                                                         With BARSIZE &lt; 12, the upper 12-BARSIZE</span>
<a name="l04555"></a>04555 <span class="comment">                                                         bits of this field are used, and the lower BARSIZE</span>
<a name="l04556"></a>04556 <span class="comment">                                                         bits of this field are unused by the SRIO hardware. */</span>
<a name="l04557"></a>04557     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a17ffddf30716e1251e65499521646052">reserved_7_19</a>                : 13;
<a name="l04558"></a>04558     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a94a9d727b1dd74027b07075a475dda04">barsize</a>                      : 4;  <span class="comment">/**&lt; Bar size.</span>
<a name="l04559"></a>04559 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04560"></a>04560 <span class="comment">                                                                           SRIO_Address*</span>
<a name="l04561"></a>04561 <span class="comment">                                                                            ---------------------</span>
<a name="l04562"></a>04562 <span class="comment">                                                                           /                     \</span>
<a name="l04563"></a>04563 <span class="comment">                                                         BARSIZE         BAR     Entry   Entry    Entry</span>
<a name="l04564"></a>04564 <span class="comment">                                                         Value   BAR    compare  Select  Offset   Size</span>
<a name="l04565"></a>04565 <span class="comment">                                                         Size    bits    bits    bits</span>
<a name="l04566"></a>04566 <span class="comment">                                                         0       1MB    65:20   19:16   15:0     64KB</span>
<a name="l04567"></a>04567 <span class="comment">                                                         1       2MB    65:21   20:17   16:0    128KB</span>
<a name="l04568"></a>04568 <span class="comment">                                                         2       4MB    65:22   21:18   17:0    256KB</span>
<a name="l04569"></a>04569 <span class="comment">                                                         3       8MB    65:23   22:19   18:0    512KB</span>
<a name="l04570"></a>04570 <span class="comment">                                                         4      16MB    65:24   23:20   19:0      1MB</span>
<a name="l04571"></a>04571 <span class="comment">                                                         5      32MB    65:25   24:21   20:0      2MB</span>
<a name="l04572"></a>04572 <span class="comment">                                                         6      64MB    65:26   25:22   21:0      4MB</span>
<a name="l04573"></a>04573 <span class="comment">                                                         7     128MB    65:27   26:23   22:0      8MB</span>
<a name="l04574"></a>04574 <span class="comment">                                                         8     256MB    65:28   27:24   23:0     16MB</span>
<a name="l04575"></a>04575 <span class="comment">                                                         9     512MB    65:29   28:25   24:0     32MB</span>
<a name="l04576"></a>04576 <span class="comment">                                                         10    1024MB   65:30   29:26   25:0     64MB</span>
<a name="l04577"></a>04577 <span class="comment">                                                         11    2048MB   65:31   30:27   26:0    128MB</span>
<a name="l04578"></a>04578 <span class="comment">                                                         12    4096MB   65:32   31:28   27:0    256MB</span>
<a name="l04579"></a>04579 <span class="comment">                                                         13    8192MB   65:33   32:29   28:0    512MB</span>
<a name="l04580"></a>04580 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04581"></a>04581     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a060a34aff6fb8f55b2a150ac9148e1a8">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO address 65:64. */</span>
<a name="l04582"></a>04582     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#ae76ce2735279c73c083bf0336427353b">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR1 access. */</span>
<a name="l04583"></a>04583 <span class="preprocessor">#else</span>
<a name="l04584"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#ae76ce2735279c73c083bf0336427353b">04584</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#ae76ce2735279c73c083bf0336427353b">enable</a>                       : 1;
<a name="l04585"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a060a34aff6fb8f55b2a150ac9148e1a8">04585</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a060a34aff6fb8f55b2a150ac9148e1a8">addr66</a>                       : 2;
<a name="l04586"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a94a9d727b1dd74027b07075a475dda04">04586</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a94a9d727b1dd74027b07075a475dda04">barsize</a>                      : 4;
<a name="l04587"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a17ffddf30716e1251e65499521646052">04587</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a17ffddf30716e1251e65499521646052">reserved_7_19</a>                : 13;
<a name="l04588"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a8100250e8ba04e245f347d33413a8882">04588</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html#a8100250e8ba04e245f347d33413a8882">addr32</a>                       : 12;
<a name="l04589"></a>04589 <span class="preprocessor">#endif</span>
<a name="l04590"></a>04590 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#aa34f4152640a73228ca067306dff4dd9">s</a>;
<a name="l04591"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#afaeb87525218856dbab99a7132bcd09c">04591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html">cvmx_sriomaintx_m2s_bar1_start1_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#afaeb87525218856dbab99a7132bcd09c">cn63xx</a>;
<a name="l04592"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html">04592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html">cvmx_sriomaintx_m2s_bar1_start1_cn63xxp1</a> {
<a name="l04593"></a>04593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04594"></a>04594 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a3ea26a23277081d39be512cdc7fd5c53">addr32</a>                       : 12; <span class="comment">/**&lt; SRIO Address 31:20</span>
<a name="l04595"></a>04595 <span class="comment">                                                         With BARSIZE &lt; 12, the upper 12-BARSIZE</span>
<a name="l04596"></a>04596 <span class="comment">                                                         bits of this field are used, and the lower BARSIZE</span>
<a name="l04597"></a>04597 <span class="comment">                                                         bits of this field are unused by the SRIO hardware. */</span>
<a name="l04598"></a>04598     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#ac4c40782ef5f598b417b84b9d032c0ae">reserved_6_19</a>                : 14;
<a name="l04599"></a>04599     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a6a446df8144499c38aaeddfe64f35e21">barsize</a>                      : 3;  <span class="comment">/**&lt; Bar Size.</span>
<a name="l04600"></a>04600 <span class="comment">                                                                              SRIO_Address*</span>
<a name="l04601"></a>04601 <span class="comment">                                                                         ---------------------</span>
<a name="l04602"></a>04602 <span class="comment">                                                                        /                     \</span>
<a name="l04603"></a>04603 <span class="comment">                                                         BARSIZE         BAR     Entry   Entry    Entry</span>
<a name="l04604"></a>04604 <span class="comment">                                                         Value   BAR    compare  Select  Offset   Size</span>
<a name="l04605"></a>04605 <span class="comment">                                                                 Size    bits    bits    bits</span>
<a name="l04606"></a>04606 <span class="comment">                                                          0       1MB    65:20   19:16   15:0     64KB</span>
<a name="l04607"></a>04607 <span class="comment">                                                          1       2MB    65:21   20:17   16:0    128KB</span>
<a name="l04608"></a>04608 <span class="comment">                                                          2       4MB    65:22   21:18   17:0    256KB</span>
<a name="l04609"></a>04609 <span class="comment">                                                          3       8MB    65:23   22:19   18:0    512KB</span>
<a name="l04610"></a>04610 <span class="comment">                                                          4      16MB    65:24   23:20   19:0      1MB</span>
<a name="l04611"></a>04611 <span class="comment">                                                          5      32MB    65:25   24:21   20:0      2MB</span>
<a name="l04612"></a>04612 <span class="comment">                                                          6      64MB    65:26   25:22   21:0      4MB</span>
<a name="l04613"></a>04613 <span class="comment">                                                          7     128MB    65:27   26:23   22:0      8MB</span>
<a name="l04614"></a>04614 <span class="comment">                                                          8     256MB  ** not in pass 1</span>
<a name="l04615"></a>04615 <span class="comment">                                                          9     512MB  ** not in pass 1</span>
<a name="l04616"></a>04616 <span class="comment">                                                         10       1GB  ** not in pass 1</span>
<a name="l04617"></a>04617 <span class="comment">                                                         11       2GB  ** not in pass 1</span>
<a name="l04618"></a>04618 <span class="comment">                                                         12       4GB  ** not in pass 1</span>
<a name="l04619"></a>04619 <span class="comment">                                                         13       8GB  ** not in pass 1</span>
<a name="l04620"></a>04620 <span class="comment"></span>
<a name="l04621"></a>04621 <span class="comment">                                                         *The SRIO Transaction Address</span>
<a name="l04622"></a>04622 <span class="comment">                                                         The entry select bits is the X that  select an</span>
<a name="l04623"></a>04623 <span class="comment">                                                         SRIOMAINT(0..1)_BAR1_IDXX entry.</span>
<a name="l04624"></a>04624 <span class="comment"></span>
<a name="l04625"></a>04625 <span class="comment">                                                         In O63 pass 2, BARSIZE is 4 bits (6:3 in this</span>
<a name="l04626"></a>04626 <span class="comment">                                                         CSR), and BARSIZE values 8-13 are implemented,</span>
<a name="l04627"></a>04627 <span class="comment">                                                         providing a total possible BAR1 size range from</span>
<a name="l04628"></a>04628 <span class="comment">                                                         1MB up to 8GB. */</span>
<a name="l04629"></a>04629     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a67f2052fc3bfb4a4cf3ed87c1b9f5adb">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO Address 65:64 */</span>
<a name="l04630"></a>04630     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#aa51b141e7d3401021b836ed44882ce13">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR1 Access */</span>
<a name="l04631"></a>04631 <span class="preprocessor">#else</span>
<a name="l04632"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#aa51b141e7d3401021b836ed44882ce13">04632</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#aa51b141e7d3401021b836ed44882ce13">enable</a>                       : 1;
<a name="l04633"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a67f2052fc3bfb4a4cf3ed87c1b9f5adb">04633</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a67f2052fc3bfb4a4cf3ed87c1b9f5adb">addr66</a>                       : 2;
<a name="l04634"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a6a446df8144499c38aaeddfe64f35e21">04634</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a6a446df8144499c38aaeddfe64f35e21">barsize</a>                      : 3;
<a name="l04635"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#ac4c40782ef5f598b417b84b9d032c0ae">04635</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#ac4c40782ef5f598b417b84b9d032c0ae">reserved_6_19</a>                : 14;
<a name="l04636"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a3ea26a23277081d39be512cdc7fd5c53">04636</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__cn63xxp1.html#a3ea26a23277081d39be512cdc7fd5c53">addr32</a>                       : 12;
<a name="l04637"></a>04637 <span class="preprocessor">#endif</span>
<a name="l04638"></a>04638 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#a0f0697088bb0dc08dffaba2fa61575d4">cn63xxp1</a>;
<a name="l04639"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#ac53c723e52beb56304e406310400adff">04639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html">cvmx_sriomaintx_m2s_bar1_start1_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#ac53c723e52beb56304e406310400adff">cn66xx</a>;
<a name="l04640"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#a1cb441b66b152f54b94e7f084db9171b">04640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar1__start1_1_1cvmx__sriomaintx__m2s__bar1__start1__s.html">cvmx_sriomaintx_m2s_bar1_start1_s</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html#a1cb441b66b152f54b94e7f084db9171b">cnf75xx</a>;
<a name="l04641"></a>04641 };
<a name="l04642"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a8b97ff79f5fbae4edda1aad60500c73a">04642</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html" title="cvmx_sriomaint::_m2s_bar1_start1">cvmx_sriomaintx_m2s_bar1_start1</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar1__start1.html" title="cvmx_sriomaint::_m2s_bar1_start1">cvmx_sriomaintx_m2s_bar1_start1_t</a>;
<a name="l04643"></a>04643 <span class="comment"></span>
<a name="l04644"></a>04644 <span class="comment">/**</span>
<a name="l04645"></a>04645 <span class="comment"> * cvmx_sriomaint#_m2s_bar2_start</span>
<a name="l04646"></a>04646 <span class="comment"> *</span>
<a name="l04647"></a>04647 <span class="comment"> * The starting SRIO address to forwarded to the BAR2 memory space.</span>
<a name="l04648"></a>04648 <span class="comment"> * This register specifies the SRIO address mapped to the BAR2 space.  If ENABLE is set</span>
<a name="l04649"></a>04649 <span class="comment"> * and the address bits do not match the other enabled BAR address and match the BAR2</span>
<a name="l04650"></a>04650 <span class="comment"> * addresses then the SRIO memory transactions will map to OCTEON BAR2 memory space.</span>
<a name="l04651"></a>04651 <span class="comment"> * 34-bit address transactions require ADDR66, ADDR64 and ADDR48 fields set to zero</span>
<a name="l04652"></a>04652 <span class="comment"> * and supply zeros for unused local addresses 41:34.  50-bit address transactions a</span>
<a name="l04653"></a>04653 <span class="comment"> * match of SRIO address 49:42 and require all the other bits of ADDR64 and ADDR66 to</span>
<a name="l04654"></a>04654 <span class="comment"> * be zero. 66-bit address transactions require matches of all valid address field</span>
<a name="l04655"></a>04655 <span class="comment"> * bits. The ADDR32/48/64/66 fields of this register are writeable over SRIO if</span>
<a name="l04656"></a>04656 <span class="comment"> * SRIO()_ACC_CTRL[DENY_ADR2] is zero.  The remaining fields are writeable over SRIO</span>
<a name="l04657"></a>04657 <span class="comment"> * if SRIO()_ACC_CTRL[DENY_BAR2] is zero.</span>
<a name="l04658"></a>04658 <span class="comment"> */</span>
<a name="l04659"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html">04659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html" title="cvmx_sriomaint::_m2s_bar2_start">cvmx_sriomaintx_m2s_bar2_start</a> {
<a name="l04660"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#a70cc10a849b4380c7af590aed6d1597d">04660</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#a70cc10a849b4380c7af590aed6d1597d">u32</a>;
<a name="l04661"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html">04661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html">cvmx_sriomaintx_m2s_bar2_start_s</a> {
<a name="l04662"></a>04662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04663"></a>04663 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a7bdad0a2520f51ed8cc23033d5a46e9e">addr64</a>                       : 16; <span class="comment">/**&lt; SRIO address 63:48. */</span>
<a name="l04664"></a>04664     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a3696ef862992725c784574f8eb367b62">reserved_6_15</a>                : 10;
<a name="l04665"></a>04665     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#acd8c99f81f0e87536f58cfb083f40d5b">esx</a>                          : 2;  <span class="comment">/**&lt; Endian swap mode used for SRIO 34-bit access.</span>
<a name="l04666"></a>04666 <span class="comment">                                                         For 50/66-bit assesses endian swap is determine</span>
<a name="l04667"></a>04667 <span class="comment">                                                         by ESX XOR&apos;d with SRIO address 43:42.</span>
<a name="l04668"></a>04668 <span class="comment">                                                         0x0 = No swap.</span>
<a name="l04669"></a>04669 <span class="comment">                                                         0x1 = 64-bit swap bytes [ABCD_EFGH] -&gt; [HGFE_DCBA].</span>
<a name="l04670"></a>04670 <span class="comment">                                                         0x2 = 32-bit swap words [ABCD_EFGH] -&gt; [DCBA_HGFE].</span>
<a name="l04671"></a>04671 <span class="comment">                                                         0x3 = 32-bit word exch  [ABCD_EFGH] -&gt; [EFGH_ABCD]. */</span>
<a name="l04672"></a>04672     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#ade7589956d408d8030c7148450c13e4d">cax</a>                          : 1;  <span class="comment">/**&lt; Cacheable access mode.  When set transfer is</span>
<a name="l04673"></a>04673 <span class="comment">                                                         cached.  This bit is used for SRIO 34-bit access.</span>
<a name="l04674"></a>04674 <span class="comment">                                                         For 50/66-bit accesses NCA is determine by CAX</span>
<a name="l04675"></a>04675 <span class="comment">                                                         XOR&apos;d with SRIO address 44. */</span>
<a name="l04676"></a>04676     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a1e7c956a1a320ebef71c712088faa3e8">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO address 65:64. */</span>
<a name="l04677"></a>04677     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a44c6ae9754b705f06abe326f20ed78f1">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR2 access. */</span>
<a name="l04678"></a>04678 <span class="preprocessor">#else</span>
<a name="l04679"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a44c6ae9754b705f06abe326f20ed78f1">04679</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a44c6ae9754b705f06abe326f20ed78f1">enable</a>                       : 1;
<a name="l04680"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a1e7c956a1a320ebef71c712088faa3e8">04680</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a1e7c956a1a320ebef71c712088faa3e8">addr66</a>                       : 2;
<a name="l04681"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#ade7589956d408d8030c7148450c13e4d">04681</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#ade7589956d408d8030c7148450c13e4d">cax</a>                          : 1;
<a name="l04682"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#acd8c99f81f0e87536f58cfb083f40d5b">04682</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#acd8c99f81f0e87536f58cfb083f40d5b">esx</a>                          : 2;
<a name="l04683"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a3696ef862992725c784574f8eb367b62">04683</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a3696ef862992725c784574f8eb367b62">reserved_6_15</a>                : 10;
<a name="l04684"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a7bdad0a2520f51ed8cc23033d5a46e9e">04684</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__s.html#a7bdad0a2520f51ed8cc23033d5a46e9e">addr64</a>                       : 16;
<a name="l04685"></a>04685 <span class="preprocessor">#endif</span>
<a name="l04686"></a>04686 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#a8dd511a029d37e5756daecef1d583118">s</a>;
<a name="l04687"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html">04687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html">cvmx_sriomaintx_m2s_bar2_start_cn63xx</a> {
<a name="l04688"></a>04688 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04689"></a>04689 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a221102268a7b3cd00dd7055758c433e7">addr64</a>                       : 16; <span class="comment">/**&lt; SRIO Address 63:48 */</span>
<a name="l04690"></a>04690     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a5b03113ffd3c62772a5f9fe3e66b2b94">addr48</a>                       : 7;  <span class="comment">/**&lt; SRIO Address 47:41 */</span>
<a name="l04691"></a>04691     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a5cb4c2b5f0917b8682867866cf3e10f6">reserved_6_8</a>                 : 3;
<a name="l04692"></a>04692     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ae100cc0aabc974002d05263d703d8397">esx</a>                          : 2;  <span class="comment">/**&lt; Endian Swap Mode used for SRIO 34-bit access.</span>
<a name="l04693"></a>04693 <span class="comment">                                                         For 50/66-bit assesses Endian Swap is determine</span>
<a name="l04694"></a>04694 <span class="comment">                                                         by ESX XOR&apos;d with SRIO Addr 39:38.</span>
<a name="l04695"></a>04695 <span class="comment">                                                         0 = No Swap</span>
<a name="l04696"></a>04696 <span class="comment">                                                         1 = 64-bit Swap Bytes [ABCD_EFGH] -&gt; [HGFE_DCBA]</span>
<a name="l04697"></a>04697 <span class="comment">                                                         2 = 32-bit Swap Words [ABCD_EFGH] -&gt; [DCBA_HGFE]</span>
<a name="l04698"></a>04698 <span class="comment">                                                         3 = 32-bit Word Exch  [ABCD_EFGH] -&gt; [EFGH_ABCD] */</span>
<a name="l04699"></a>04699     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a7c6a83bde823e6dba181e3886647a897">cax</a>                          : 1;  <span class="comment">/**&lt; Cacheable Access Mode.  When set transfer is</span>
<a name="l04700"></a>04700 <span class="comment">                                                         cached.  This bit is used for SRIO 34-bit access.</span>
<a name="l04701"></a>04701 <span class="comment">                                                         For 50/66-bit accessas NCA is determine by CAX</span>
<a name="l04702"></a>04702 <span class="comment">                                                         XOR&apos;d with SRIO Addr 40. */</span>
<a name="l04703"></a>04703     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ad19b1e5fb3a5607d0c2fc23894843ba9">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO Address 65:64 */</span>
<a name="l04704"></a>04704     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ac4540b6c16e83c098ff7af92d46bcf94">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR2 Access */</span>
<a name="l04705"></a>04705 <span class="preprocessor">#else</span>
<a name="l04706"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ac4540b6c16e83c098ff7af92d46bcf94">04706</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ac4540b6c16e83c098ff7af92d46bcf94">enable</a>                       : 1;
<a name="l04707"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ad19b1e5fb3a5607d0c2fc23894843ba9">04707</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ad19b1e5fb3a5607d0c2fc23894843ba9">addr66</a>                       : 2;
<a name="l04708"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a7c6a83bde823e6dba181e3886647a897">04708</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a7c6a83bde823e6dba181e3886647a897">cax</a>                          : 1;
<a name="l04709"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ae100cc0aabc974002d05263d703d8397">04709</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#ae100cc0aabc974002d05263d703d8397">esx</a>                          : 2;
<a name="l04710"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a5cb4c2b5f0917b8682867866cf3e10f6">04710</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a5cb4c2b5f0917b8682867866cf3e10f6">reserved_6_8</a>                 : 3;
<a name="l04711"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a5b03113ffd3c62772a5f9fe3e66b2b94">04711</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a5b03113ffd3c62772a5f9fe3e66b2b94">addr48</a>                       : 7;
<a name="l04712"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a221102268a7b3cd00dd7055758c433e7">04712</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html#a221102268a7b3cd00dd7055758c433e7">addr64</a>                       : 16;
<a name="l04713"></a>04713 <span class="preprocessor">#endif</span>
<a name="l04714"></a>04714 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#af902ee545895ceaeda4c721ade202098">cn63xx</a>;
<a name="l04715"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#a99c7907924ba324afc07d8705331fa7a">04715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html">cvmx_sriomaintx_m2s_bar2_start_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#a99c7907924ba324afc07d8705331fa7a">cn63xxp1</a>;
<a name="l04716"></a><a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#aa6240927a0915d0f09bf66cc5cf456a7">04716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cn63xx.html">cvmx_sriomaintx_m2s_bar2_start_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#aa6240927a0915d0f09bf66cc5cf456a7">cn66xx</a>;
<a name="l04717"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html">04717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html">cvmx_sriomaintx_m2s_bar2_start_cnf75xx</a> {
<a name="l04718"></a>04718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04719"></a>04719 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#ac954037554945356eca05a236942bcc1">addr64</a>                       : 16; <span class="comment">/**&lt; SRIO address 63:48. */</span>
<a name="l04720"></a>04720     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#abe4a785886623617d35e4ad9ffc73fb2">addr48</a>                       : 3;  <span class="comment">/**&lt; SRIO address 47:45. */</span>
<a name="l04721"></a>04721     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#aac68d1ae15ef6cfc8663174156310781">reserved_6_12</a>                : 7;
<a name="l04722"></a>04722     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a1dc64018f7d0d76ccb815d02c9f7faf6">esx</a>                          : 2;  <span class="comment">/**&lt; Endian swap mode used for SRIO 34-bit access.</span>
<a name="l04723"></a>04723 <span class="comment">                                                         For 50/66-bit assesses endian swap is determine</span>
<a name="l04724"></a>04724 <span class="comment">                                                         by ESX XOR&apos;d with SRIO address 43:42.</span>
<a name="l04725"></a>04725 <span class="comment">                                                         0x0 = No swap.</span>
<a name="l04726"></a>04726 <span class="comment">                                                         0x1 = 64-bit swap bytes [ABCD_EFGH] -&gt; [HGFE_DCBA].</span>
<a name="l04727"></a>04727 <span class="comment">                                                         0x2 = 32-bit swap words [ABCD_EFGH] -&gt; [DCBA_HGFE].</span>
<a name="l04728"></a>04728 <span class="comment">                                                         0x3 = 32-bit word exch  [ABCD_EFGH] -&gt; [EFGH_ABCD]. */</span>
<a name="l04729"></a>04729     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a9d1861b0fae9437d74e59a96f5c823fd">cax</a>                          : 1;  <span class="comment">/**&lt; Cacheable access mode.  When set transfer is</span>
<a name="l04730"></a>04730 <span class="comment">                                                         cached.  This bit is used for SRIO 34-bit access.</span>
<a name="l04731"></a>04731 <span class="comment">                                                         For 50/66-bit accesses NCA is determine by CAX</span>
<a name="l04732"></a>04732 <span class="comment">                                                         XOR&apos;d with SRIO address 44. */</span>
<a name="l04733"></a>04733     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a450cfca1c66835fb176992fd5a359282">addr66</a>                       : 2;  <span class="comment">/**&lt; SRIO address 65:64. */</span>
<a name="l04734"></a>04734     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a494fe219fb0a8cadcaad4956bbc55524">enable</a>                       : 1;  <span class="comment">/**&lt; Enable BAR2 access. */</span>
<a name="l04735"></a>04735 <span class="preprocessor">#else</span>
<a name="l04736"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a494fe219fb0a8cadcaad4956bbc55524">04736</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a494fe219fb0a8cadcaad4956bbc55524">enable</a>                       : 1;
<a name="l04737"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a450cfca1c66835fb176992fd5a359282">04737</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a450cfca1c66835fb176992fd5a359282">addr66</a>                       : 2;
<a name="l04738"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a9d1861b0fae9437d74e59a96f5c823fd">04738</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a9d1861b0fae9437d74e59a96f5c823fd">cax</a>                          : 1;
<a name="l04739"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a1dc64018f7d0d76ccb815d02c9f7faf6">04739</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#a1dc64018f7d0d76ccb815d02c9f7faf6">esx</a>                          : 2;
<a name="l04740"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#aac68d1ae15ef6cfc8663174156310781">04740</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#aac68d1ae15ef6cfc8663174156310781">reserved_6_12</a>                : 7;
<a name="l04741"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#abe4a785886623617d35e4ad9ffc73fb2">04741</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#abe4a785886623617d35e4ad9ffc73fb2">addr48</a>                       : 3;
<a name="l04742"></a><a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#ac954037554945356eca05a236942bcc1">04742</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__m2s__bar2__start_1_1cvmx__sriomaintx__m2s__bar2__start__cnf75xx.html#ac954037554945356eca05a236942bcc1">addr64</a>                       : 16;
<a name="l04743"></a>04743 <span class="preprocessor">#endif</span>
<a name="l04744"></a>04744 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html#ac8e831a364547aa6b38961b4f45a3c83">cnf75xx</a>;
<a name="l04745"></a>04745 };
<a name="l04746"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a459a44cd9b1d72775497d640f7a056d0">04746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html" title="cvmx_sriomaint::_m2s_bar2_start">cvmx_sriomaintx_m2s_bar2_start</a> <a class="code" href="unioncvmx__sriomaintx__m2s__bar2__start.html" title="cvmx_sriomaint::_m2s_bar2_start">cvmx_sriomaintx_m2s_bar2_start_t</a>;
<a name="l04747"></a>04747 <span class="comment"></span>
<a name="l04748"></a>04748 <span class="comment">/**</span>
<a name="l04749"></a>04749 <span class="comment"> * cvmx_sriomaint#_mac_ctrl</span>
<a name="l04750"></a>04750 <span class="comment"> *</span>
<a name="l04751"></a>04751 <span class="comment"> * This register enables MAC optimizations that may not be supported by all SRIO devices.  The</span>
<a name="l04752"></a>04752 <span class="comment"> * default values should be supported.  This register can be changed at any time while the MAC is</span>
<a name="l04753"></a>04753 <span class="comment"> * out of reset.</span>
<a name="l04754"></a>04754 <span class="comment"> */</span>
<a name="l04755"></a><a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html">04755</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html" title="cvmx_sriomaint::_mac_ctrl">cvmx_sriomaintx_mac_ctrl</a> {
<a name="l04756"></a><a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a69998cb0d2cdd9d31c5de3eba214737d">04756</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a69998cb0d2cdd9d31c5de3eba214737d">u32</a>;
<a name="l04757"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html">04757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html">cvmx_sriomaintx_mac_ctrl_s</a> {
<a name="l04758"></a>04758 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#aad9e61764903f6018d3e3c9b63816a09">reserved_21_31</a>               : 11;
<a name="l04760"></a>04760     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a869c30540c992d6bcdb1d9c87379db14">sec_spf</a>                      : 1;  <span class="comment">/**&lt; Send all incoming packets matching secondary ID to</span>
<a name="l04761"></a>04761 <span class="comment">                                                         RX soft packet FIFO.  This bit is ignored if</span>
<a name="l04762"></a>04762 <span class="comment">                                                         RX_SPF is set. */</span>
<a name="l04763"></a>04763     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#ace4260a588f1ddb67ac9a99f7802b555">ack_zero</a>                     : 1;  <span class="comment">/**&lt; Generate ACKs for all incoming zero byte packets.</span>
<a name="l04764"></a>04764 <span class="comment">                                                         Default behavior is to issue a NACK.  Regardless</span>
<a name="l04765"></a>04765 <span class="comment">                                                         of this setting the SRIO()_INT_REG[ZERO_PKT]</span>
<a name="l04766"></a>04766 <span class="comment">                                                         interrupt is generated in SRIO()_INT_REG. */</span>
<a name="l04767"></a>04767     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a725009d16d2096e1923718a42c97bb03">rx_spf</a>                       : 1;  <span class="comment">/**&lt; Route all received packets to RX soft packet FIFO.</span>
<a name="l04768"></a>04768 <span class="comment">                                                         No logical layer ERB errors will be reported.</span>
<a name="l04769"></a>04769 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04770"></a>04770     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a21c39addbcf20d04ed37b836b1ac59e5">eop_mrg</a>                      : 1;  <span class="comment">/**&lt; Transmitted packets can eliminate EOP symbol on</span>
<a name="l04771"></a>04771 <span class="comment">                                                         back to back packets. */</span>
<a name="l04772"></a>04772     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a5ab9a2cf1ca4b0dc48091d66b2501dea">type_mrg</a>                     : 1;  <span class="comment">/**&lt; Allow STYPE merging on transmit. */</span>
<a name="l04773"></a>04773     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a71bb947000138cafe79338ed80b53427">lnk_rtry</a>                     : 16; <span class="comment">/**&lt; Number of times MAC will reissue link request</span>
<a name="l04774"></a>04774 <span class="comment">                                                         after timeout.  If retry count is exceeded a fatal</span>
<a name="l04775"></a>04775 <span class="comment">                                                         port error will occur (see SRIO()_INT_REG[F_ERROR]). */</span>
<a name="l04776"></a>04776 <span class="preprocessor">#else</span>
<a name="l04777"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a71bb947000138cafe79338ed80b53427">04777</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a71bb947000138cafe79338ed80b53427">lnk_rtry</a>                     : 16;
<a name="l04778"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a5ab9a2cf1ca4b0dc48091d66b2501dea">04778</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a5ab9a2cf1ca4b0dc48091d66b2501dea">type_mrg</a>                     : 1;
<a name="l04779"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a21c39addbcf20d04ed37b836b1ac59e5">04779</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a21c39addbcf20d04ed37b836b1ac59e5">eop_mrg</a>                      : 1;
<a name="l04780"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a725009d16d2096e1923718a42c97bb03">04780</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a725009d16d2096e1923718a42c97bb03">rx_spf</a>                       : 1;
<a name="l04781"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#ace4260a588f1ddb67ac9a99f7802b555">04781</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#ace4260a588f1ddb67ac9a99f7802b555">ack_zero</a>                     : 1;
<a name="l04782"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a869c30540c992d6bcdb1d9c87379db14">04782</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#a869c30540c992d6bcdb1d9c87379db14">sec_spf</a>                      : 1;
<a name="l04783"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#aad9e61764903f6018d3e3c9b63816a09">04783</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html#aad9e61764903f6018d3e3c9b63816a09">reserved_21_31</a>               : 11;
<a name="l04784"></a>04784 <span class="preprocessor">#endif</span>
<a name="l04785"></a>04785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a3e97712854b0c29fbcc780c1aadf1955">s</a>;
<a name="l04786"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html">04786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html">cvmx_sriomaintx_mac_ctrl_cn63xx</a> {
<a name="l04787"></a>04787 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04788"></a>04788 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a8d3ee9d40e3761daac8a16ebf5b197e0">reserved_20_31</a>               : 12;
<a name="l04789"></a>04789     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a50c1dc9f2763c5ba8a77ebc0a7354616">ack_zero</a>                     : 1;  <span class="comment">/**&lt; Generate ACKs for all incoming Zero Byte packets.</span>
<a name="l04790"></a>04790 <span class="comment">                                                         Default behavior is to issue a NACK.  Regardless</span>
<a name="l04791"></a>04791 <span class="comment">                                                         of this setting the SRIO(0..1)_INT_REG.ZERO_PKT</span>
<a name="l04792"></a>04792 <span class="comment">                                                         interrupt is generated.</span>
<a name="l04793"></a>04793 <span class="comment">                                                         SRIO(0..1)_INT_REG. */</span>
<a name="l04794"></a>04794     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#acdaaee43636e992288801168c5bd851f">rx_spf</a>                       : 1;  <span class="comment">/**&lt; Route all received packets to RX Soft Packet FIFO.</span>
<a name="l04795"></a>04795 <span class="comment">                                                         No logical layer ERB Errors will be reported.</span>
<a name="l04796"></a>04796 <span class="comment">                                                         Used for Diagnostics Only. */</span>
<a name="l04797"></a>04797     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a7e466ab6cddad6762ca5f759f58d5ad6">eop_mrg</a>                      : 1;  <span class="comment">/**&lt; Transmitted Packets can eliminate EOP Symbol on</span>
<a name="l04798"></a>04798 <span class="comment">                                                         back to back packets. */</span>
<a name="l04799"></a>04799     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#aac3899aeb9bc614fd5ca6c32b0499612">type_mrg</a>                     : 1;  <span class="comment">/**&lt; Allow STYPE Merging on Transmit. */</span>
<a name="l04800"></a>04800     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#aec8e69ae345071e36bbeb8b83a5d4215">lnk_rtry</a>                     : 16; <span class="comment">/**&lt; Number of times MAC will reissue Link Request</span>
<a name="l04801"></a>04801 <span class="comment">                                                         after timeout.  If retry count is exceeded Fatal</span>
<a name="l04802"></a>04802 <span class="comment">                                                         Port Error will occur (see SRIO(0..1)_INT_REG.F_ERROR) */</span>
<a name="l04803"></a>04803 <span class="preprocessor">#else</span>
<a name="l04804"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#aec8e69ae345071e36bbeb8b83a5d4215">04804</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#aec8e69ae345071e36bbeb8b83a5d4215">lnk_rtry</a>                     : 16;
<a name="l04805"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#aac3899aeb9bc614fd5ca6c32b0499612">04805</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#aac3899aeb9bc614fd5ca6c32b0499612">type_mrg</a>                     : 1;
<a name="l04806"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a7e466ab6cddad6762ca5f759f58d5ad6">04806</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a7e466ab6cddad6762ca5f759f58d5ad6">eop_mrg</a>                      : 1;
<a name="l04807"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#acdaaee43636e992288801168c5bd851f">04807</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#acdaaee43636e992288801168c5bd851f">rx_spf</a>                       : 1;
<a name="l04808"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a50c1dc9f2763c5ba8a77ebc0a7354616">04808</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a50c1dc9f2763c5ba8a77ebc0a7354616">ack_zero</a>                     : 1;
<a name="l04809"></a><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a8d3ee9d40e3761daac8a16ebf5b197e0">04809</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__cn63xx.html#a8d3ee9d40e3761daac8a16ebf5b197e0">reserved_20_31</a>               : 12;
<a name="l04810"></a>04810 <span class="preprocessor">#endif</span>
<a name="l04811"></a>04811 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a9bd19729ec36b20f4436ff0d8efa113f">cn63xx</a>;
<a name="l04812"></a><a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a2c2d0e9e4903ffaed336ca90599cb3a9">04812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html">cvmx_sriomaintx_mac_ctrl_s</a>     <a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a2c2d0e9e4903ffaed336ca90599cb3a9">cn66xx</a>;
<a name="l04813"></a><a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a73d56e0d3ba2f5e0b72d8a8820679a3c">04813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__mac__ctrl_1_1cvmx__sriomaintx__mac__ctrl__s.html">cvmx_sriomaintx_mac_ctrl_s</a>     <a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html#a73d56e0d3ba2f5e0b72d8a8820679a3c">cnf75xx</a>;
<a name="l04814"></a>04814 };
<a name="l04815"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab785d244a9607d8863816746383afaef">04815</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html" title="cvmx_sriomaint::_mac_ctrl">cvmx_sriomaintx_mac_ctrl</a> <a class="code" href="unioncvmx__sriomaintx__mac__ctrl.html" title="cvmx_sriomaint::_mac_ctrl">cvmx_sriomaintx_mac_ctrl_t</a>;
<a name="l04816"></a>04816 <span class="comment"></span>
<a name="l04817"></a>04817 <span class="comment">/**</span>
<a name="l04818"></a>04818 <span class="comment"> * cvmx_sriomaint#_pe_feat</span>
<a name="l04819"></a>04819 <span class="comment"> *</span>
<a name="l04820"></a>04820 <span class="comment"> * This register describes the major functionality provided by the SRIO device.</span>
<a name="l04821"></a>04821 <span class="comment"> *</span>
<a name="l04822"></a>04822 <span class="comment"> */</span>
<a name="l04823"></a><a class="code" href="unioncvmx__sriomaintx__pe__feat.html">04823</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__pe__feat.html" title="cvmx_sriomaint::_pe_feat">cvmx_sriomaintx_pe_feat</a> {
<a name="l04824"></a><a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a3099b0878a8bf4b615886ca13ea1c872">04824</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a3099b0878a8bf4b615886ca13ea1c872">u32</a>;
<a name="l04825"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html">04825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html">cvmx_sriomaintx_pe_feat_s</a> {
<a name="l04826"></a>04826 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04827"></a>04827 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#ada40b0665bf7bf1ffca0f8ea636bc829">bridge</a>                       : 1;  <span class="comment">/**&lt; Bridge functions not supported. */</span>
<a name="l04828"></a>04828     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#aee66e1c58a83cf3a815267efcae26c11">memory</a>                       : 1;  <span class="comment">/**&lt; PE contains addressable memory. */</span>
<a name="l04829"></a>04829     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a37dc9b9c6524caec4744618a2156f778">proc</a>                         : 1;  <span class="comment">/**&lt; PE contains a local processor. */</span>
<a name="l04830"></a>04830     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#ad1f8db083eb198d6ff6c143182cd9899">switchf</a>                      : 1;  <span class="comment">/**&lt; Switch functions not supported. */</span>
<a name="l04831"></a>04831     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a2a9dd02bf2e919151cf1d9dd56c5b959">mult_prt</a>                     : 1;  <span class="comment">/**&lt; Multiport functions not supported. */</span>
<a name="l04832"></a>04832     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a9b1c16fd1f116dc8aa1e44e900b1c74f">reserved_7_26</a>                : 20;
<a name="l04833"></a>04833     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#aec473725e228958a58c24f24b2b2c669">suppress</a>                     : 1;  <span class="comment">/**&lt; Error recovery suppression not supported. */</span>
<a name="l04834"></a>04834     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#abdb19d4a19162c4b84851abf927178a1">crf</a>                          : 1;  <span class="comment">/**&lt; Critical request flow not supported. */</span>
<a name="l04835"></a>04835     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a8077167e47c0d71a99ae159d2bca6934">lg_tran</a>                      : 1;  <span class="comment">/**&lt; Large transport (16-bit device IDs) supported. */</span>
<a name="l04836"></a>04836     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a9d401cc941b0c00b6ed824fd4e9aaede">ex_feat</a>                      : 1;  <span class="comment">/**&lt; Extended feature pointer is valid. */</span>
<a name="l04837"></a>04837     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a73f692e44f48776c8b10908afc15e877">ex_addr</a>                      : 3;  <span class="comment">/**&lt; PE supports 66, 50 and 34-bit addresses.</span>
<a name="l04838"></a>04838 <span class="comment">                                                         [2:1] are a RO copy of SRIO()_IP_FEATURE[A66,A50]. */</span>
<a name="l04839"></a>04839 <span class="preprocessor">#else</span>
<a name="l04840"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a73f692e44f48776c8b10908afc15e877">04840</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a73f692e44f48776c8b10908afc15e877">ex_addr</a>                      : 3;
<a name="l04841"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a9d401cc941b0c00b6ed824fd4e9aaede">04841</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a9d401cc941b0c00b6ed824fd4e9aaede">ex_feat</a>                      : 1;
<a name="l04842"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a8077167e47c0d71a99ae159d2bca6934">04842</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a8077167e47c0d71a99ae159d2bca6934">lg_tran</a>                      : 1;
<a name="l04843"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#abdb19d4a19162c4b84851abf927178a1">04843</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#abdb19d4a19162c4b84851abf927178a1">crf</a>                          : 1;
<a name="l04844"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#aec473725e228958a58c24f24b2b2c669">04844</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#aec473725e228958a58c24f24b2b2c669">suppress</a>                     : 1;
<a name="l04845"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a9b1c16fd1f116dc8aa1e44e900b1c74f">04845</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a9b1c16fd1f116dc8aa1e44e900b1c74f">reserved_7_26</a>                : 20;
<a name="l04846"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a2a9dd02bf2e919151cf1d9dd56c5b959">04846</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a2a9dd02bf2e919151cf1d9dd56c5b959">mult_prt</a>                     : 1;
<a name="l04847"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#ad1f8db083eb198d6ff6c143182cd9899">04847</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#ad1f8db083eb198d6ff6c143182cd9899">switchf</a>                      : 1;
<a name="l04848"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a37dc9b9c6524caec4744618a2156f778">04848</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#a37dc9b9c6524caec4744618a2156f778">proc</a>                         : 1;
<a name="l04849"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#aee66e1c58a83cf3a815267efcae26c11">04849</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#aee66e1c58a83cf3a815267efcae26c11">memory</a>                       : 1;
<a name="l04850"></a><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#ada40b0665bf7bf1ffca0f8ea636bc829">04850</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html#ada40b0665bf7bf1ffca0f8ea636bc829">bridge</a>                       : 1;
<a name="l04851"></a>04851 <span class="preprocessor">#endif</span>
<a name="l04852"></a>04852 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a7f8a93903e76570fec4a1523200847b7">s</a>;
<a name="l04853"></a><a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a9c3b6f444c874d2d75919c3b2538588b">04853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html">cvmx_sriomaintx_pe_feat_s</a>      <a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a9c3b6f444c874d2d75919c3b2538588b">cn63xx</a>;
<a name="l04854"></a><a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a73b1fda54506061ff398c408ef7e04d5">04854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html">cvmx_sriomaintx_pe_feat_s</a>      <a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a73b1fda54506061ff398c408ef7e04d5">cn63xxp1</a>;
<a name="l04855"></a><a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a8c6f395031f00b2ff114da5fcfce46df">04855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html">cvmx_sriomaintx_pe_feat_s</a>      <a class="code" href="unioncvmx__sriomaintx__pe__feat.html#a8c6f395031f00b2ff114da5fcfce46df">cn66xx</a>;
<a name="l04856"></a><a class="code" href="unioncvmx__sriomaintx__pe__feat.html#ab151e45c9e372d100a3cd2b77d0167f9">04856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__feat_1_1cvmx__sriomaintx__pe__feat__s.html">cvmx_sriomaintx_pe_feat_s</a>      <a class="code" href="unioncvmx__sriomaintx__pe__feat.html#ab151e45c9e372d100a3cd2b77d0167f9">cnf75xx</a>;
<a name="l04857"></a>04857 };
<a name="l04858"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a55582b82b4d89557c5a2452586026575">04858</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__pe__feat.html" title="cvmx_sriomaint::_pe_feat">cvmx_sriomaintx_pe_feat</a> <a class="code" href="unioncvmx__sriomaintx__pe__feat.html" title="cvmx_sriomaint::_pe_feat">cvmx_sriomaintx_pe_feat_t</a>;
<a name="l04859"></a>04859 <span class="comment"></span>
<a name="l04860"></a>04860 <span class="comment">/**</span>
<a name="l04861"></a>04861 <span class="comment"> * cvmx_sriomaint#_pe_llc</span>
<a name="l04862"></a>04862 <span class="comment"> *</span>
<a name="l04863"></a>04863 <span class="comment"> * The register is used for general configuration for the logical</span>
<a name="l04864"></a>04864 <span class="comment"> * interface.</span>
<a name="l04865"></a>04865 <span class="comment"> */</span>
<a name="l04866"></a><a class="code" href="unioncvmx__sriomaintx__pe__llc.html">04866</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__pe__llc.html" title="cvmx_sriomaint::_pe_llc">cvmx_sriomaintx_pe_llc</a> {
<a name="l04867"></a><a class="code" href="unioncvmx__sriomaintx__pe__llc.html#aa3b5c59fe94d3be48cff6f6fdced37df">04867</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__pe__llc.html#aa3b5c59fe94d3be48cff6f6fdced37df">u32</a>;
<a name="l04868"></a><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html">04868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html">cvmx_sriomaintx_pe_llc_s</a> {
<a name="l04869"></a>04869 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04870"></a>04870 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html#abc7daa8663291ab7e739a945b47a6a23">reserved_3_31</a>                : 29;
<a name="l04871"></a>04871     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html#afd02880fdf348a84c9bbf4ff3795afb5">ex_addr</a>                      : 3;  <span class="comment">/**&lt; Controls the number of address bits generated by</span>
<a name="l04872"></a>04872 <span class="comment">                                                         PE as a source and processed by the PE as a</span>
<a name="l04873"></a>04873 <span class="comment">                                                         target of an operation.</span>
<a name="l04874"></a>04874 <span class="comment">                                                         0x1 = 34-bit Addresses.</span>
<a name="l04875"></a>04875 <span class="comment">                                                         0x2 = 50-bit Addresses.</span>
<a name="l04876"></a>04876 <span class="comment">                                                         0x4 = 66-bit Addresses.</span>
<a name="l04877"></a>04877 <span class="comment">                                                         All other encodings are reserved. */</span>
<a name="l04878"></a>04878 <span class="preprocessor">#else</span>
<a name="l04879"></a><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html#afd02880fdf348a84c9bbf4ff3795afb5">04879</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html#afd02880fdf348a84c9bbf4ff3795afb5">ex_addr</a>                      : 3;
<a name="l04880"></a><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html#abc7daa8663291ab7e739a945b47a6a23">04880</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html#abc7daa8663291ab7e739a945b47a6a23">reserved_3_31</a>                : 29;
<a name="l04881"></a>04881 <span class="preprocessor">#endif</span>
<a name="l04882"></a>04882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__pe__llc.html#a1fbebdf7eb925bcbe9099530dcd2c2e3">s</a>;
<a name="l04883"></a><a class="code" href="unioncvmx__sriomaintx__pe__llc.html#a1daf441b2b21625af0eff1814317c08a">04883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html">cvmx_sriomaintx_pe_llc_s</a>       <a class="code" href="unioncvmx__sriomaintx__pe__llc.html#a1daf441b2b21625af0eff1814317c08a">cn63xx</a>;
<a name="l04884"></a><a class="code" href="unioncvmx__sriomaintx__pe__llc.html#adfeed116559e4e8da869200156b502da">04884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html">cvmx_sriomaintx_pe_llc_s</a>       <a class="code" href="unioncvmx__sriomaintx__pe__llc.html#adfeed116559e4e8da869200156b502da">cn63xxp1</a>;
<a name="l04885"></a><a class="code" href="unioncvmx__sriomaintx__pe__llc.html#abfc87971bef5ae2749f4df2455a1622f">04885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html">cvmx_sriomaintx_pe_llc_s</a>       <a class="code" href="unioncvmx__sriomaintx__pe__llc.html#abfc87971bef5ae2749f4df2455a1622f">cn66xx</a>;
<a name="l04886"></a><a class="code" href="unioncvmx__sriomaintx__pe__llc.html#a5d55f9c08cde74a2206f03bf26864bd5">04886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pe__llc_1_1cvmx__sriomaintx__pe__llc__s.html">cvmx_sriomaintx_pe_llc_s</a>       <a class="code" href="unioncvmx__sriomaintx__pe__llc.html#a5d55f9c08cde74a2206f03bf26864bd5">cnf75xx</a>;
<a name="l04887"></a>04887 };
<a name="l04888"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#abc100c7170115d717e7a6904e64ec28e">04888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__pe__llc.html" title="cvmx_sriomaint::_pe_llc">cvmx_sriomaintx_pe_llc</a> <a class="code" href="unioncvmx__sriomaintx__pe__llc.html" title="cvmx_sriomaint::_pe_llc">cvmx_sriomaintx_pe_llc_t</a>;
<a name="l04889"></a>04889 <span class="comment"></span>
<a name="l04890"></a>04890 <span class="comment">/**</span>
<a name="l04891"></a>04891 <span class="comment"> * cvmx_sriomaint#_port_0_ctl</span>
<a name="l04892"></a>04892 <span class="comment"> *</span>
<a name="l04893"></a>04893 <span class="comment"> * This register contains assorted control bits.</span>
<a name="l04894"></a>04894 <span class="comment"> *</span>
<a name="l04895"></a>04895 <span class="comment"> */</span>
<a name="l04896"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html">04896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html" title="cvmx_sriomaint::_port_0_ctl">cvmx_sriomaintx_port_0_ctl</a> {
<a name="l04897"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#a833da0a0dadaf83207b6de52641ce927">04897</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#a833da0a0dadaf83207b6de52641ce927">u32</a>;
<a name="l04898"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html">04898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html">cvmx_sriomaintx_port_0_ctl_s</a> {
<a name="l04899"></a>04899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04900"></a>04900 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a9951580b3607fd2d4737ad8ef2deb4e4">pt_width</a>                     : 2;  <span class="comment">/**&lt; Hardware port width:</span>
<a name="l04901"></a>04901 <span class="comment">                                                         0x0 = One Lane supported.</span>
<a name="l04902"></a>04902 <span class="comment">                                                         0x1 = One/Four Lanes supported.</span>
<a name="l04903"></a>04903 <span class="comment">                                                         0x2 = One/Two Lanes supported.</span>
<a name="l04904"></a>04904 <span class="comment">                                                         0x3 = One/Two/Four Lanes supported.</span>
<a name="l04905"></a>04905 <span class="comment">                                                         This value is a copy of SRIO()_IP_FEATURE[PT_WIDTH]</span>
<a name="l04906"></a>04906 <span class="comment">                                                         limited by the number of lanes the MAC has. */</span>
<a name="l04907"></a>04907     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a6e678fb38f8358e29ffb60114ddee6ea">it_width</a>                     : 3;  <span class="comment">/**&lt; Initialized port width:</span>
<a name="l04908"></a>04908 <span class="comment">                                                         0x0 = Single-lane, lane 0.</span>
<a name="l04909"></a>04909 <span class="comment">                                                         0x1 = Single-lane, lane 1 or 2.</span>
<a name="l04910"></a>04910 <span class="comment">                                                         0x2 = Four-lane.</span>
<a name="l04911"></a>04911 <span class="comment">                                                         0x3 = Two-lane.</span>
<a name="l04912"></a>04912 <span class="comment">                                                         0x7 = Link uninitialized.</span>
<a name="l04913"></a>04913 <span class="comment">                                                         Others = Reserved. */</span>
<a name="l04914"></a>04914     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a4ffd4c3d6e2cbb0a9e3c5fc87004f8d7">ov_width</a>                     : 3;  <span class="comment">/**&lt; Override Port Width.  Writing this register causes</span>
<a name="l04915"></a>04915 <span class="comment">                                                         the port to reinitialize.</span>
<a name="l04916"></a>04916 <span class="comment">                                                         0x0 = No override all lanes possible.</span>
<a name="l04917"></a>04917 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l04918"></a>04918 <span class="comment">                                                         0x2 = Force single-lane, lane 0.</span>
<a name="l04919"></a>04919 <span class="comment">                                                         If Ln 0 is unavailable try lane 2 then lane 1.</span>
<a name="l04920"></a>04920 <span class="comment">                                                         0x3 = Force single-lane, lane 2.</span>
<a name="l04921"></a>04921 <span class="comment">                                                         If Ln 2 is unavailable try lane 1 then lane 0.</span>
<a name="l04922"></a>04922 <span class="comment">                                                         0x4 = Reserved.</span>
<a name="l04923"></a>04923 <span class="comment">                                                         0x5 = Enable two-lane, disable four-lane.</span>
<a name="l04924"></a>04924 <span class="comment">                                                         0x6 = Enable four-lane, disable two-lane.</span>
<a name="l04925"></a>04925 <span class="comment">                                                         0x7 = All lanes sizes enabled. */</span>
<a name="l04926"></a>04926     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#aea0834e711e7dc1782d24981c3ad4b4e">reserved_23_23</a>               : 1;
<a name="l04927"></a>04927     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a1fcd045785165a2febdeda0511f6098d">o_enable</a>                     : 1;  <span class="comment">/**&lt; Port output enable. When cleared, port will generate control symbols and respond</span>
<a name="l04928"></a>04928 <span class="comment">                                                         to maintenance transactions only. When set, all transactions are allowed. */</span>
<a name="l04929"></a>04929     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a49bfe4c93fe00cad93611a22d5dfc4c6">i_enable</a>                     : 1;  <span class="comment">/**&lt; Port input enable. When cleared, port will generate control symbols and respond</span>
<a name="l04930"></a>04930 <span class="comment">                                                         to maintenance packets only. All other packets will not be accepted. */</span>
<a name="l04931"></a>04931     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#af850bfb2a3798c9d3c89ad70eb9dd6bd">dis_err</a>                      : 1;  <span class="comment">/**&lt; Disable error checking.  For diagnostic use only. */</span>
<a name="l04932"></a>04932     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#afc311bad0e45d7ba29b404f2d1fb2330">mcast</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04933"></a>04933     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#afa2e324dcf1c168d75dbbb34a29959b5">reserved_18_18</a>               : 1;
<a name="l04934"></a>04934     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#ac662f805c23865230c1d0d3d3a0e2235">enumb</a>                        : 1;  <span class="comment">/**&lt; Enumeration boundry. Software can use this bit to determine port enumeration. */</span>
<a name="l04935"></a>04935     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#ae96beed5191e3c0e6178e7166cc59df6">reserved_16_16</a>               : 1;
<a name="l04936"></a>04936     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a4a6af090f3a37a5805fbe4a23d59a871">ex_width</a>                     : 2;  <span class="comment">/**&lt; Extended port width not supported. */</span>
<a name="l04937"></a>04937     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a21e3318694281b596e1ff108a1ffcba7">ex_stat</a>                      : 2;  <span class="comment">/**&lt; Extended port width status. 0x0 = not supported. */</span>
<a name="l04938"></a>04938     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a37567cc980386e23fc65a488bee822e4">suppress</a>                     : 8;  <span class="comment">/**&lt; Retransmit suppression mask.  CRF not Supported. */</span>
<a name="l04939"></a>04939     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a5a4ebd78148168b7a59b4bf81a24ea88">stp_port</a>                     : 1;  <span class="comment">/**&lt; Stop on failed port. This bit is used with the DROP_PKT bit to force certain</span>
<a name="l04940"></a>04940 <span class="comment">                                                         behavior when the error rate failed threshold has been met or exceeded. */</span>
<a name="l04941"></a>04941     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#abd1e81f1b19b2af6eb5c821ac8df0932">drop_pkt</a>                     : 1;  <span class="comment">/**&lt; Drop on failed port. This bit is used with the STP_PORT bit to force certain</span>
<a name="l04942"></a>04942 <span class="comment">                                                         behavior when the error rate failed threshold has been met or exceeded. */</span>
<a name="l04943"></a>04943     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a8249bfb801b31b490a13073391386046">prt_lock</a>                     : 1;  <span class="comment">/**&lt; When this bit is cleared, the packets that may be</span>
<a name="l04944"></a>04944 <span class="comment">                                                         received and issued are controlled by the state of</span>
<a name="l04945"></a>04945 <span class="comment">                                                         the O_ENABLE and I_ENABLE bits.  When this bit is</span>
<a name="l04946"></a>04946 <span class="comment">                                                         set, this port is stopped and is not enabled to</span>
<a name="l04947"></a>04947 <span class="comment">                                                         receive any packets; the input port can still</span>
<a name="l04948"></a>04948 <span class="comment">                                                         follow the training procedure and can still send</span>
<a name="l04949"></a>04949 <span class="comment">                                                         respond to link-requests; all received packets</span>
<a name="l04950"></a>04950 <span class="comment">                                                         return packet-not-accepted control symbols to</span>
<a name="l04951"></a>04951 <span class="comment">                                                         force an error condition to be signaled by the</span>
<a name="l04952"></a>04952 <span class="comment">                                                         sending device.  The O_ENABLE bit should also be</span>
<a name="l04953"></a>04953 <span class="comment">                                                         cleared to disable packet output. */</span>
<a name="l04954"></a>04954     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a08b9ba8cf2ab8e5885073420a3cdf6fb">pt_type</a>                      : 1;  <span class="comment">/**&lt; Port type.  1 = Serial port. */</span>
<a name="l04955"></a>04955 <span class="preprocessor">#else</span>
<a name="l04956"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a08b9ba8cf2ab8e5885073420a3cdf6fb">04956</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a08b9ba8cf2ab8e5885073420a3cdf6fb">pt_type</a>                      : 1;
<a name="l04957"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a8249bfb801b31b490a13073391386046">04957</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a8249bfb801b31b490a13073391386046">prt_lock</a>                     : 1;
<a name="l04958"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#abd1e81f1b19b2af6eb5c821ac8df0932">04958</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#abd1e81f1b19b2af6eb5c821ac8df0932">drop_pkt</a>                     : 1;
<a name="l04959"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a5a4ebd78148168b7a59b4bf81a24ea88">04959</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a5a4ebd78148168b7a59b4bf81a24ea88">stp_port</a>                     : 1;
<a name="l04960"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a37567cc980386e23fc65a488bee822e4">04960</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a37567cc980386e23fc65a488bee822e4">suppress</a>                     : 8;
<a name="l04961"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a21e3318694281b596e1ff108a1ffcba7">04961</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a21e3318694281b596e1ff108a1ffcba7">ex_stat</a>                      : 2;
<a name="l04962"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a4a6af090f3a37a5805fbe4a23d59a871">04962</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a4a6af090f3a37a5805fbe4a23d59a871">ex_width</a>                     : 2;
<a name="l04963"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#ae96beed5191e3c0e6178e7166cc59df6">04963</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#ae96beed5191e3c0e6178e7166cc59df6">reserved_16_16</a>               : 1;
<a name="l04964"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#ac662f805c23865230c1d0d3d3a0e2235">04964</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#ac662f805c23865230c1d0d3d3a0e2235">enumb</a>                        : 1;
<a name="l04965"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#afa2e324dcf1c168d75dbbb34a29959b5">04965</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#afa2e324dcf1c168d75dbbb34a29959b5">reserved_18_18</a>               : 1;
<a name="l04966"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#afc311bad0e45d7ba29b404f2d1fb2330">04966</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#afc311bad0e45d7ba29b404f2d1fb2330">mcast</a>                        : 1;
<a name="l04967"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#af850bfb2a3798c9d3c89ad70eb9dd6bd">04967</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#af850bfb2a3798c9d3c89ad70eb9dd6bd">dis_err</a>                      : 1;
<a name="l04968"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a49bfe4c93fe00cad93611a22d5dfc4c6">04968</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a49bfe4c93fe00cad93611a22d5dfc4c6">i_enable</a>                     : 1;
<a name="l04969"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a1fcd045785165a2febdeda0511f6098d">04969</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a1fcd045785165a2febdeda0511f6098d">o_enable</a>                     : 1;
<a name="l04970"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#aea0834e711e7dc1782d24981c3ad4b4e">04970</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#aea0834e711e7dc1782d24981c3ad4b4e">reserved_23_23</a>               : 1;
<a name="l04971"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a4ffd4c3d6e2cbb0a9e3c5fc87004f8d7">04971</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a4ffd4c3d6e2cbb0a9e3c5fc87004f8d7">ov_width</a>                     : 3;
<a name="l04972"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a6e678fb38f8358e29ffb60114ddee6ea">04972</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a6e678fb38f8358e29ffb60114ddee6ea">it_width</a>                     : 3;
<a name="l04973"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a9951580b3607fd2d4737ad8ef2deb4e4">04973</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__s.html#a9951580b3607fd2d4737ad8ef2deb4e4">pt_width</a>                     : 2;
<a name="l04974"></a>04974 <span class="preprocessor">#endif</span>
<a name="l04975"></a>04975 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#ac32c40687c9ad1b6ebf1ea7fe5a62375">s</a>;
<a name="l04976"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html">04976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html">cvmx_sriomaintx_port_0_ctl_cn63xx</a> {
<a name="l04977"></a>04977 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04978"></a>04978 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0b6e18269705509b4839e677c5d8cf33">pt_width</a>                     : 2;  <span class="comment">/**&lt; Hardware Port Width.</span>
<a name="l04979"></a>04979 <span class="comment">                                                         00 = One Lane supported.</span>
<a name="l04980"></a>04980 <span class="comment">                                                         01 = One/Four Lanes supported.</span>
<a name="l04981"></a>04981 <span class="comment">                                                         10 = One/Two Lanes supported.</span>
<a name="l04982"></a>04982 <span class="comment">                                                         11 = One/Two/Four Lanes supported.</span>
<a name="l04983"></a>04983 <span class="comment">                                                         Pass 1 initialized to 0x2 but x1/x4 supported</span>
<a name="l04984"></a>04984 <span class="comment">                                                         This is a RO copy of SRIO*_IP_FEATURE[PT_WIDTH]. */</span>
<a name="l04985"></a>04985     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aef85fddaf7fa95bd793f34e534de9162">it_width</a>                     : 3;  <span class="comment">/**&lt; Initialized Port Width</span>
<a name="l04986"></a>04986 <span class="comment">                                                         000 = Single-lane, Lane 0</span>
<a name="l04987"></a>04987 <span class="comment">                                                         001 = Single-lane, Lane 1 or 2</span>
<a name="l04988"></a>04988 <span class="comment">                                                         010 = Four-lane</span>
<a name="l04989"></a>04989 <span class="comment">                                                         011 = Two-lane</span>
<a name="l04990"></a>04990 <span class="comment">                                                         111 = Link Uninitialized</span>
<a name="l04991"></a>04991 <span class="comment">                                                         Others = Reserved */</span>
<a name="l04992"></a>04992     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a36b8a1ce7e5d0a76b92a6d678b8399ae">ov_width</a>                     : 3;  <span class="comment">/**&lt; Override Port Width.  Writing this register causes</span>
<a name="l04993"></a>04993 <span class="comment">                                                         the port to reinitialize.</span>
<a name="l04994"></a>04994 <span class="comment">                                                         000 = No Override all lanes possible</span>
<a name="l04995"></a>04995 <span class="comment">                                                         001 = Reserved</span>
<a name="l04996"></a>04996 <span class="comment">                                                         010 = Force Single-lane, Lane 0</span>
<a name="l04997"></a>04997 <span class="comment">                                                         011 = Force Single-lane, Lane 2</span>
<a name="l04998"></a>04998 <span class="comment">                                                               (Lane 1 if only lanes 0,1 are connected)</span>
<a name="l04999"></a>04999 <span class="comment">                                                         100 = Reserved</span>
<a name="l05000"></a>05000 <span class="comment">                                                         101 = Force Two-lane, Disable Four-Lane</span>
<a name="l05001"></a>05001 <span class="comment">                                                         110 = Force Four-lane, Disable Two-Lane</span>
<a name="l05002"></a>05002 <span class="comment">                                                         111 = All lanes sizes enabled */</span>
<a name="l05003"></a>05003     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a4b0859439c7416737f63efdc416cddda">disable</a>                      : 1;  <span class="comment">/**&lt; Port Disable.  Setting this bit should disable</span>
<a name="l05004"></a>05004 <span class="comment">                                                         both SERDES drivers and receivers.</span>
<a name="l05005"></a>05005 <span class="comment">                                                         On Passes 1.x, 2.0 and 2.1 this bit disables only</span>
<a name="l05006"></a>05006 <span class="comment">                                                         the receiver side.  On Pass 2.2, this bit is</span>
<a name="l05007"></a>05007 <span class="comment">                                                         ignored by the hardware. */</span>
<a name="l05008"></a>05008     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0f8ac6339ef52d315a2ce05a6d381244">o_enable</a>                     : 1;  <span class="comment">/**&lt; Port Output Enable.  When cleared, port will</span>
<a name="l05009"></a>05009 <span class="comment">                                                         generate control symbols and respond to</span>
<a name="l05010"></a>05010 <span class="comment">                                                         maintenance transactions only.  When set, all</span>
<a name="l05011"></a>05011 <span class="comment">                                                         transactions are allowed. */</span>
<a name="l05012"></a>05012     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a006b1467e57f32e787d7fc6118ffcb87">i_enable</a>                     : 1;  <span class="comment">/**&lt; Port Input Enable.  When cleared, port will</span>
<a name="l05013"></a>05013 <span class="comment">                                                         generate control symbols and respond to</span>
<a name="l05014"></a>05014 <span class="comment">                                                         maintenance packets only.  All other packets will</span>
<a name="l05015"></a>05015 <span class="comment">                                                         not be accepted. */</span>
<a name="l05016"></a>05016     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8cbb1a4c1846921e7fae88bdce969261">dis_err</a>                      : 1;  <span class="comment">/**&lt; Disable Error Checking.  Diagnostic Only. */</span>
<a name="l05017"></a>05017     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a41566737154ab01e5675d14641f15da7">mcast</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05018"></a>05018     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ad91fb48c1b99b60ee168ab5bc0591eef">reserved_18_18</a>               : 1;
<a name="l05019"></a>05019     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8753ec8364ba35a17e3acbdc947d0b76">enumb</a>                        : 1;  <span class="comment">/**&lt; Enumeration Boundry. SW can use this bit to</span>
<a name="l05020"></a>05020 <span class="comment">                                                         determine port enumeration. */</span>
<a name="l05021"></a>05021     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a6108a75bd96b2c7bceb784e73662b35d">reserved_16_16</a>               : 1;
<a name="l05022"></a>05022     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a25709e6f0a762ddc2a3c62366a9d0312">ex_width</a>                     : 2;  <span class="comment">/**&lt; Extended Port Width not supported. */</span>
<a name="l05023"></a>05023     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ab0f1079772ef9bc5d34b0b86ba065624">ex_stat</a>                      : 2;  <span class="comment">/**&lt; Extended Port Width Status. 00 = not supported */</span>
<a name="l05024"></a>05024     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a38cbe76c82640abb863230efd14362ae">suppress</a>                     : 8;  <span class="comment">/**&lt; Retransmit Suppression Mask.  CRF not Supported. */</span>
<a name="l05025"></a>05025     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a323157a6ed1f958a295013de6d4e9654">stp_port</a>                     : 1;  <span class="comment">/**&lt; Stop on Failed Port.  This bit is used with the</span>
<a name="l05026"></a>05026 <span class="comment">                                                         DROP_PKT bit to force certain behavior when the</span>
<a name="l05027"></a>05027 <span class="comment">                                                         Error Rate Failed Threshold has been met or</span>
<a name="l05028"></a>05028 <span class="comment">                                                         exceeded. */</span>
<a name="l05029"></a>05029     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ae00cd374e0fe0000165a59d056eb23b3">drop_pkt</a>                     : 1;  <span class="comment">/**&lt; Drop on Failed Port.  This bit is used with the</span>
<a name="l05030"></a>05030 <span class="comment">                                                         STP_PORT bit to force certain behavior when the</span>
<a name="l05031"></a>05031 <span class="comment">                                                         Error Rate Failed Threshold has been met or</span>
<a name="l05032"></a>05032 <span class="comment">                                                         exceeded. */</span>
<a name="l05033"></a>05033     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0044c797a8091c3e95ace65b20f453d8">prt_lock</a>                     : 1;  <span class="comment">/**&lt; When this bit is cleared, the packets that may be</span>
<a name="l05034"></a>05034 <span class="comment">                                                         received and issued are controlled by the state of</span>
<a name="l05035"></a>05035 <span class="comment">                                                         the O_ENABLE and I_ENABLE bits.  When this bit is</span>
<a name="l05036"></a>05036 <span class="comment">                                                         set, this port is stopped and is not enabled to</span>
<a name="l05037"></a>05037 <span class="comment">                                                         receive any packets; the input port can still</span>
<a name="l05038"></a>05038 <span class="comment">                                                         follow the training procedure and can still send</span>
<a name="l05039"></a>05039 <span class="comment">                                                         respond to link-requests; all received packets</span>
<a name="l05040"></a>05040 <span class="comment">                                                         return packet-not-accepted control symbols to</span>
<a name="l05041"></a>05041 <span class="comment">                                                         force an error condition to be signaled by the</span>
<a name="l05042"></a>05042 <span class="comment">                                                         sending device.  The O_ENABLE bit should also be</span>
<a name="l05043"></a>05043 <span class="comment">                                                         cleared to disable packet output. */</span>
<a name="l05044"></a>05044     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aa52727c6c61ae2f54dd24fea2a405b29">pt_type</a>                      : 1;  <span class="comment">/**&lt; Port Type.  1 = Serial port. */</span>
<a name="l05045"></a>05045 <span class="preprocessor">#else</span>
<a name="l05046"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aa52727c6c61ae2f54dd24fea2a405b29">05046</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aa52727c6c61ae2f54dd24fea2a405b29">pt_type</a>                      : 1;
<a name="l05047"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0044c797a8091c3e95ace65b20f453d8">05047</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0044c797a8091c3e95ace65b20f453d8">prt_lock</a>                     : 1;
<a name="l05048"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ae00cd374e0fe0000165a59d056eb23b3">05048</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ae00cd374e0fe0000165a59d056eb23b3">drop_pkt</a>                     : 1;
<a name="l05049"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a323157a6ed1f958a295013de6d4e9654">05049</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a323157a6ed1f958a295013de6d4e9654">stp_port</a>                     : 1;
<a name="l05050"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a38cbe76c82640abb863230efd14362ae">05050</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a38cbe76c82640abb863230efd14362ae">suppress</a>                     : 8;
<a name="l05051"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ab0f1079772ef9bc5d34b0b86ba065624">05051</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ab0f1079772ef9bc5d34b0b86ba065624">ex_stat</a>                      : 2;
<a name="l05052"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a25709e6f0a762ddc2a3c62366a9d0312">05052</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a25709e6f0a762ddc2a3c62366a9d0312">ex_width</a>                     : 2;
<a name="l05053"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a6108a75bd96b2c7bceb784e73662b35d">05053</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a6108a75bd96b2c7bceb784e73662b35d">reserved_16_16</a>               : 1;
<a name="l05054"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8753ec8364ba35a17e3acbdc947d0b76">05054</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8753ec8364ba35a17e3acbdc947d0b76">enumb</a>                        : 1;
<a name="l05055"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ad91fb48c1b99b60ee168ab5bc0591eef">05055</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ad91fb48c1b99b60ee168ab5bc0591eef">reserved_18_18</a>               : 1;
<a name="l05056"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a41566737154ab01e5675d14641f15da7">05056</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a41566737154ab01e5675d14641f15da7">mcast</a>                        : 1;
<a name="l05057"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8cbb1a4c1846921e7fae88bdce969261">05057</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8cbb1a4c1846921e7fae88bdce969261">dis_err</a>                      : 1;
<a name="l05058"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a006b1467e57f32e787d7fc6118ffcb87">05058</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a006b1467e57f32e787d7fc6118ffcb87">i_enable</a>                     : 1;
<a name="l05059"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0f8ac6339ef52d315a2ce05a6d381244">05059</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0f8ac6339ef52d315a2ce05a6d381244">o_enable</a>                     : 1;
<a name="l05060"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a4b0859439c7416737f63efdc416cddda">05060</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a4b0859439c7416737f63efdc416cddda">disable</a>                      : 1;
<a name="l05061"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a36b8a1ce7e5d0a76b92a6d678b8399ae">05061</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a36b8a1ce7e5d0a76b92a6d678b8399ae">ov_width</a>                     : 3;
<a name="l05062"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aef85fddaf7fa95bd793f34e534de9162">05062</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aef85fddaf7fa95bd793f34e534de9162">it_width</a>                     : 3;
<a name="l05063"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0b6e18269705509b4839e677c5d8cf33">05063</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0b6e18269705509b4839e677c5d8cf33">pt_width</a>                     : 2;
<a name="l05064"></a>05064 <span class="preprocessor">#endif</span>
<a name="l05065"></a>05065 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#a1dfb86be96b6d038e857b1caf1a5a7ad">cn63xx</a>;
<a name="l05066"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#ab1d33415c24315066be3d993be4a6229">05066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html">cvmx_sriomaintx_port_0_ctl_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#ab1d33415c24315066be3d993be4a6229">cn63xxp1</a>;
<a name="l05067"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#ad2f57a1870f2a4dce397d23afcb1e17d">05067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html">cvmx_sriomaintx_port_0_ctl_cn63xx</a> <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#ad2f57a1870f2a4dce397d23afcb1e17d">cn66xx</a>;
<a name="l05068"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html">05068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html">cvmx_sriomaintx_port_0_ctl_cnf75xx</a> {
<a name="l05069"></a>05069 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05070"></a>05070 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a50504ee6a2bc78fed231a927e8e4c04e">pt_width</a>                     : 2;  <span class="comment">/**&lt; Hardware port width:</span>
<a name="l05071"></a>05071 <span class="comment">                                                         0x0 = One Lane supported.</span>
<a name="l05072"></a>05072 <span class="comment">                                                         0x1 = One/Four Lanes supported.</span>
<a name="l05073"></a>05073 <span class="comment">                                                         0x2 = One/Two Lanes supported.</span>
<a name="l05074"></a>05074 <span class="comment">                                                         0x3 = One/Two/Four Lanes supported.</span>
<a name="l05075"></a>05075 <span class="comment">                                                         This value is a copy of SRIO()_IP_FEATURE[PT_WIDTH]</span>
<a name="l05076"></a>05076 <span class="comment">                                                         limited by the number of lanes the MAC has. */</span>
<a name="l05077"></a>05077     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#aa7b69469982135f9fbe178222bb041e4">it_width</a>                     : 3;  <span class="comment">/**&lt; Initialized port width:</span>
<a name="l05078"></a>05078 <span class="comment">                                                         0x0 = Single-lane, lane 0.</span>
<a name="l05079"></a>05079 <span class="comment">                                                         0x1 = Single-lane, lane 1 or 2.</span>
<a name="l05080"></a>05080 <span class="comment">                                                         0x2 = Four-lane.</span>
<a name="l05081"></a>05081 <span class="comment">                                                         0x3 = Two-lane.</span>
<a name="l05082"></a>05082 <span class="comment">                                                         0x7 = Link uninitialized.</span>
<a name="l05083"></a>05083 <span class="comment">                                                         Others = Reserved. */</span>
<a name="l05084"></a>05084     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a401eea8f3a390bde90fb50665887f1d6">ov_width</a>                     : 3;  <span class="comment">/**&lt; Override Port Width.  Writing this register causes</span>
<a name="l05085"></a>05085 <span class="comment">                                                         the port to reinitialize.</span>
<a name="l05086"></a>05086 <span class="comment">                                                         0x0 = No override all lanes possible.</span>
<a name="l05087"></a>05087 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l05088"></a>05088 <span class="comment">                                                         0x2 = Force single-lane, lane 0.</span>
<a name="l05089"></a>05089 <span class="comment">                                                         If Ln 0 is unavailable try lane 2 then lane 1.</span>
<a name="l05090"></a>05090 <span class="comment">                                                         0x3 = Force single-lane, lane 2.</span>
<a name="l05091"></a>05091 <span class="comment">                                                         If Ln 2 is unavailable try lane 1 then lane 0.</span>
<a name="l05092"></a>05092 <span class="comment">                                                         0x4 = Reserved.</span>
<a name="l05093"></a>05093 <span class="comment">                                                         0x5 = Enable two-lane, disable four-lane.</span>
<a name="l05094"></a>05094 <span class="comment">                                                         0x6 = Enable four-lane, disable two-lane.</span>
<a name="l05095"></a>05095 <span class="comment">                                                         0x7 = All lanes sizes enabled. */</span>
<a name="l05096"></a>05096     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a1738ebffd289832755413c5133d25a76">port_disable</a>                 : 1;  <span class="comment">/**&lt; Port disable. Setting this bit should disable SerDes drivers and receivers. On</span>
<a name="l05097"></a>05097 <span class="comment">                                                         this chip it disables SerDes receivers only. */</span>
<a name="l05098"></a>05098     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ab9a30ee33d3c3b6d3b58d7f70c9de004">o_enable</a>                     : 1;  <span class="comment">/**&lt; Port output enable. When cleared, port will generate control symbols and respond</span>
<a name="l05099"></a>05099 <span class="comment">                                                         to maintenance transactions only. When set, all transactions are allowed. */</span>
<a name="l05100"></a>05100     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a6ba8015be4fa243c8d632758ad706ae5">i_enable</a>                     : 1;  <span class="comment">/**&lt; Port input enable. When cleared, port will generate control symbols and respond</span>
<a name="l05101"></a>05101 <span class="comment">                                                         to maintenance packets only. All other packets will not be accepted. */</span>
<a name="l05102"></a>05102     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a3666ccd2be5194cbbcb9ad1fd5816ea7">dis_err</a>                      : 1;  <span class="comment">/**&lt; Disable error checking.  For diagnostic use only. */</span>
<a name="l05103"></a>05103     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ac09dc9625d2d3432614088ba24122109">mcast</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05104"></a>05104     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a6237c0014bd471acf3b5ef12b9478fb9">reserved_18_18</a>               : 1;
<a name="l05105"></a>05105     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a817731d84ae85b4c267b014acc04e883">enumb</a>                        : 1;  <span class="comment">/**&lt; Enumeration boundry. Software can use this bit to determine port enumeration. */</span>
<a name="l05106"></a>05106     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#adb10256d683dfe84973f358352f887af">reserved_16_16</a>               : 1;
<a name="l05107"></a>05107     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a2445bad426cfe650889ac6789709b244">ex_width</a>                     : 2;  <span class="comment">/**&lt; Extended port width not supported. */</span>
<a name="l05108"></a>05108     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ad029fabbd9dd47bad99bcc768e8fb852">ex_stat</a>                      : 2;  <span class="comment">/**&lt; Extended port width status. 0x0 = not supported. */</span>
<a name="l05109"></a>05109     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a4a897c0c2d255bbbcdcc9528d72d20fb">suppress</a>                     : 8;  <span class="comment">/**&lt; Retransmit suppression mask.  CRF not Supported. */</span>
<a name="l05110"></a>05110     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a84f906d05103ae58ba1e6dd8dd00985d">stp_port</a>                     : 1;  <span class="comment">/**&lt; Stop on failed port. This bit is used with the DROP_PKT bit to force certain</span>
<a name="l05111"></a>05111 <span class="comment">                                                         behavior when the error rate failed threshold has been met or exceeded. */</span>
<a name="l05112"></a>05112     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#abe5b25da991f45bf392363a1c37dc922">drop_pkt</a>                     : 1;  <span class="comment">/**&lt; Drop on failed port. This bit is used with the STP_PORT bit to force certain</span>
<a name="l05113"></a>05113 <span class="comment">                                                         behavior when the error rate failed threshold has been met or exceeded. */</span>
<a name="l05114"></a>05114     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a15c002713a59d6fbde335f31c6918fce">prt_lock</a>                     : 1;  <span class="comment">/**&lt; When this bit is cleared, the packets that may be</span>
<a name="l05115"></a>05115 <span class="comment">                                                         received and issued are controlled by the state of</span>
<a name="l05116"></a>05116 <span class="comment">                                                         the O_ENABLE and I_ENABLE bits.  When this bit is</span>
<a name="l05117"></a>05117 <span class="comment">                                                         set, this port is stopped and is not enabled to</span>
<a name="l05118"></a>05118 <span class="comment">                                                         receive any packets; the input port can still</span>
<a name="l05119"></a>05119 <span class="comment">                                                         follow the training procedure and can still send</span>
<a name="l05120"></a>05120 <span class="comment">                                                         respond to link-requests; all received packets</span>
<a name="l05121"></a>05121 <span class="comment">                                                         return packet-not-accepted control symbols to</span>
<a name="l05122"></a>05122 <span class="comment">                                                         force an error condition to be signaled by the</span>
<a name="l05123"></a>05123 <span class="comment">                                                         sending device.  The O_ENABLE bit should also be</span>
<a name="l05124"></a>05124 <span class="comment">                                                         cleared to disable packet output. */</span>
<a name="l05125"></a>05125     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a5be99826fee0c15815b076d7b7d8a8c6">pt_type</a>                      : 1;  <span class="comment">/**&lt; Port type.  1 = Serial port. */</span>
<a name="l05126"></a>05126 <span class="preprocessor">#else</span>
<a name="l05127"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a5be99826fee0c15815b076d7b7d8a8c6">05127</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a5be99826fee0c15815b076d7b7d8a8c6">pt_type</a>                      : 1;
<a name="l05128"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a15c002713a59d6fbde335f31c6918fce">05128</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a15c002713a59d6fbde335f31c6918fce">prt_lock</a>                     : 1;
<a name="l05129"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#abe5b25da991f45bf392363a1c37dc922">05129</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#abe5b25da991f45bf392363a1c37dc922">drop_pkt</a>                     : 1;
<a name="l05130"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a84f906d05103ae58ba1e6dd8dd00985d">05130</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a84f906d05103ae58ba1e6dd8dd00985d">stp_port</a>                     : 1;
<a name="l05131"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a4a897c0c2d255bbbcdcc9528d72d20fb">05131</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a4a897c0c2d255bbbcdcc9528d72d20fb">suppress</a>                     : 8;
<a name="l05132"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ad029fabbd9dd47bad99bcc768e8fb852">05132</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ad029fabbd9dd47bad99bcc768e8fb852">ex_stat</a>                      : 2;
<a name="l05133"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a2445bad426cfe650889ac6789709b244">05133</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a2445bad426cfe650889ac6789709b244">ex_width</a>                     : 2;
<a name="l05134"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#adb10256d683dfe84973f358352f887af">05134</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#adb10256d683dfe84973f358352f887af">reserved_16_16</a>               : 1;
<a name="l05135"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a817731d84ae85b4c267b014acc04e883">05135</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a817731d84ae85b4c267b014acc04e883">enumb</a>                        : 1;
<a name="l05136"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a6237c0014bd471acf3b5ef12b9478fb9">05136</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a6237c0014bd471acf3b5ef12b9478fb9">reserved_18_18</a>               : 1;
<a name="l05137"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ac09dc9625d2d3432614088ba24122109">05137</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ac09dc9625d2d3432614088ba24122109">mcast</a>                        : 1;
<a name="l05138"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a3666ccd2be5194cbbcb9ad1fd5816ea7">05138</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a3666ccd2be5194cbbcb9ad1fd5816ea7">dis_err</a>                      : 1;
<a name="l05139"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a6ba8015be4fa243c8d632758ad706ae5">05139</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a6ba8015be4fa243c8d632758ad706ae5">i_enable</a>                     : 1;
<a name="l05140"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ab9a30ee33d3c3b6d3b58d7f70c9de004">05140</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#ab9a30ee33d3c3b6d3b58d7f70c9de004">o_enable</a>                     : 1;
<a name="l05141"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a1738ebffd289832755413c5133d25a76">05141</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a1738ebffd289832755413c5133d25a76">port_disable</a>                 : 1;
<a name="l05142"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a401eea8f3a390bde90fb50665887f1d6">05142</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a401eea8f3a390bde90fb50665887f1d6">ov_width</a>                     : 3;
<a name="l05143"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#aa7b69469982135f9fbe178222bb041e4">05143</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#aa7b69469982135f9fbe178222bb041e4">it_width</a>                     : 3;
<a name="l05144"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a50504ee6a2bc78fed231a927e8e4c04e">05144</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cnf75xx.html#a50504ee6a2bc78fed231a927e8e4c04e">pt_width</a>                     : 2;
<a name="l05145"></a>05145 <span class="preprocessor">#endif</span>
<a name="l05146"></a>05146 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html#adb3d5e447c12bf6d5aa90f3ae090cfab">cnf75xx</a>;
<a name="l05147"></a>05147 };
<a name="l05148"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a36654f3d77d971e4ff2544b2af4c9a82">05148</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html" title="cvmx_sriomaint::_port_0_ctl">cvmx_sriomaintx_port_0_ctl</a> <a class="code" href="unioncvmx__sriomaintx__port__0__ctl.html" title="cvmx_sriomaint::_port_0_ctl">cvmx_sriomaintx_port_0_ctl_t</a>;
<a name="l05149"></a>05149 <span class="comment"></span>
<a name="l05150"></a>05150 <span class="comment">/**</span>
<a name="l05151"></a>05151 <span class="comment"> * cvmx_sriomaint#_port_0_ctl2</span>
<a name="l05152"></a>05152 <span class="comment"> *</span>
<a name="l05153"></a>05153 <span class="comment"> * These registers are accessed when a local processor or an external</span>
<a name="l05154"></a>05154 <span class="comment"> * device wishes to examine the port baudrate information.  The automatic</span>
<a name="l05155"></a>05155 <span class="comment"> * baud rate feature is not available on this device. The SUP_* and ENB_*</span>
<a name="l05156"></a>05156 <span class="comment"> * fields are set directly by the SRIO()_STATUS_REG[SPD] bits as a</span>
<a name="l05157"></a>05157 <span class="comment"> * reference but otherwise have no effect.</span>
<a name="l05158"></a>05158 <span class="comment"> *</span>
<a name="l05159"></a>05159 <span class="comment"> * WARNING!!  Writes to this register will reinitialize the SRIO link.</span>
<a name="l05160"></a>05160 <span class="comment"> */</span>
<a name="l05161"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html">05161</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html" title="cvmx_sriomaint::_port_0_ctl2">cvmx_sriomaintx_port_0_ctl2</a> {
<a name="l05162"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a82bd35392fbd9cac9760e0e8f9ddccdb">05162</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a82bd35392fbd9cac9760e0e8f9ddccdb">u32</a>;
<a name="l05163"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html">05163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html">cvmx_sriomaintx_port_0_ctl2_s</a> {
<a name="l05164"></a>05164 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05165"></a>05165 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a94515a7c0d12e638744d519bbe45cb43">sel_baud</a>                     : 4;  <span class="comment">/**&lt; Indicates the speed of the interface SerDes lanes.</span>
<a name="l05166"></a>05166 <span class="comment">                                                         Link baud rate selected:</span>
<a name="l05167"></a>05167 <span class="comment">                                                         0x0 = No rate selected.</span>
<a name="l05168"></a>05168 <span class="comment">                                                         0x1 = 1.25 GBaud.</span>
<a name="l05169"></a>05169 <span class="comment">                                                         0x2 = 2.5 GBaud.</span>
<a name="l05170"></a>05170 <span class="comment">                                                         0x3 = 3.125 GBaud.</span>
<a name="l05171"></a>05171 <span class="comment">                                                         0x4 = 5.0 GBaud.</span>
<a name="l05172"></a>05172 <span class="comment">                                                         0x5 = 6.25 GBaud (reserved).</span>
<a name="l05173"></a>05173 <span class="comment">                                                         0x6-0xF = Reserved. */</span>
<a name="l05174"></a>05174     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#aba771b54061bb67443633a78c111999d">baud_sup</a>                     : 1;  <span class="comment">/**&lt; Automatic baud rate discovery not supported. */</span>
<a name="l05175"></a>05175     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a04df525d2c003a222d066e5804d69c97">baud_enb</a>                     : 1;  <span class="comment">/**&lt; Auto baud rate discovery enable. */</span>
<a name="l05176"></a>05176     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#abe16f2a79bea132611b47ac5f4c272fe">sup_125g</a>                     : 1;  <span class="comment">/**&lt; 1.25 GB rate operation supported.</span>
<a name="l05177"></a>05177 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05178"></a>05178 <span class="comment">                                                         at 1.25 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05179"></a>05179     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a48f2ced7b6b0897f3d45fe8fc4ba3e62">enb_125g</a>                     : 1;  <span class="comment">/**&lt; 1.25 GB rate operation enable.</span>
<a name="l05180"></a>05180 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05181"></a>05181 <span class="comment">                                                         at 1.25 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05182"></a>05182     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a74acc62cc680d0c878fac1c12a9ebbc9">sup_250g</a>                     : 1;  <span class="comment">/**&lt; 2.50 GB rate operation supported.</span>
<a name="l05183"></a>05183 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05184"></a>05184 <span class="comment">                                                         at 2.5 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05185"></a>05185     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a26bfc1a323aa657f3b38e3897eb87454">enb_250g</a>                     : 1;  <span class="comment">/**&lt; 2.50 GB rate operation enable.</span>
<a name="l05186"></a>05186 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05187"></a>05187 <span class="comment">                                                         at 2.5 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05188"></a>05188     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a35af234ef0cbf7d59f6c6a20fd4b0253">sup_312g</a>                     : 1;  <span class="comment">/**&lt; 3.125 GB rate operation supported.</span>
<a name="l05189"></a>05189 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05190"></a>05190 <span class="comment">                                                         at 3.125 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05191"></a>05191     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a76f3cf25f588a7ad638017235b27cbdb">enb_312g</a>                     : 1;  <span class="comment">/**&lt; 3.125 GB rate operation enable.</span>
<a name="l05192"></a>05192 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05193"></a>05193 <span class="comment">                                                         at 3.125 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05194"></a>05194     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ad9bb8e818f1c871edf44dddb078fc4cf">sub_500g</a>                     : 1;  <span class="comment">/**&lt; 5.0 GB rate operation supported.</span>
<a name="l05195"></a>05195 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05196"></a>05196 <span class="comment">                                                         at 5.0 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05197"></a>05197     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ae912b563115bcf404714c88b487dfe10">enb_500g</a>                     : 1;  <span class="comment">/**&lt; 5.0 GB rate operation enable.</span>
<a name="l05198"></a>05198 <span class="comment">                                                         Set when the interface SerDes lanes are operating</span>
<a name="l05199"></a>05199 <span class="comment">                                                         at 5.0 Gbaud (as selected by SRIO()_STATUS_REG[SPD]). */</span>
<a name="l05200"></a>05200     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ae069ec4099c3c564166a8973d211e2ca">sup_625g</a>                     : 1;  <span class="comment">/**&lt; 6.25 GB rate operation (not supported). */</span>
<a name="l05201"></a>05201     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a24f1df1557870d3aa4ceb9ff664148c6">enb_625g</a>                     : 1;  <span class="comment">/**&lt; 6.25 GB rate operation enable. */</span>
<a name="l05202"></a>05202     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a2e3f9e70b59b833b0e12e04de6b1d349">reserved_2_15</a>                : 14;
<a name="l05203"></a>05203     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a9b9c7df8c185b3c2bd70a84e6a4bdd8f">tx_emph</a>                      : 1;  <span class="comment">/**&lt; Indicates whether is port is able to transmit</span>
<a name="l05204"></a>05204 <span class="comment">                                                         commands to control the transmit emphasis in the</span>
<a name="l05205"></a>05205 <span class="comment">                                                         connected port. */</span>
<a name="l05206"></a>05206     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a22e0f0b5dc4116d6b6c691709e88eed7">emph_en</a>                      : 1;  <span class="comment">/**&lt; Controls whether a port may adjust the</span>
<a name="l05207"></a>05207 <span class="comment">                                                         transmit emphasis in the connected port.  This bit</span>
<a name="l05208"></a>05208 <span class="comment">                                                         should be cleared for normal operation. */</span>
<a name="l05209"></a>05209 <span class="preprocessor">#else</span>
<a name="l05210"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a22e0f0b5dc4116d6b6c691709e88eed7">05210</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a22e0f0b5dc4116d6b6c691709e88eed7">emph_en</a>                      : 1;
<a name="l05211"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a9b9c7df8c185b3c2bd70a84e6a4bdd8f">05211</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a9b9c7df8c185b3c2bd70a84e6a4bdd8f">tx_emph</a>                      : 1;
<a name="l05212"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a2e3f9e70b59b833b0e12e04de6b1d349">05212</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a2e3f9e70b59b833b0e12e04de6b1d349">reserved_2_15</a>                : 14;
<a name="l05213"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a24f1df1557870d3aa4ceb9ff664148c6">05213</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a24f1df1557870d3aa4ceb9ff664148c6">enb_625g</a>                     : 1;
<a name="l05214"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ae069ec4099c3c564166a8973d211e2ca">05214</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ae069ec4099c3c564166a8973d211e2ca">sup_625g</a>                     : 1;
<a name="l05215"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ae912b563115bcf404714c88b487dfe10">05215</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ae912b563115bcf404714c88b487dfe10">enb_500g</a>                     : 1;
<a name="l05216"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ad9bb8e818f1c871edf44dddb078fc4cf">05216</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#ad9bb8e818f1c871edf44dddb078fc4cf">sub_500g</a>                     : 1;
<a name="l05217"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a76f3cf25f588a7ad638017235b27cbdb">05217</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a76f3cf25f588a7ad638017235b27cbdb">enb_312g</a>                     : 1;
<a name="l05218"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a35af234ef0cbf7d59f6c6a20fd4b0253">05218</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a35af234ef0cbf7d59f6c6a20fd4b0253">sup_312g</a>                     : 1;
<a name="l05219"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a26bfc1a323aa657f3b38e3897eb87454">05219</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a26bfc1a323aa657f3b38e3897eb87454">enb_250g</a>                     : 1;
<a name="l05220"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a74acc62cc680d0c878fac1c12a9ebbc9">05220</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a74acc62cc680d0c878fac1c12a9ebbc9">sup_250g</a>                     : 1;
<a name="l05221"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a48f2ced7b6b0897f3d45fe8fc4ba3e62">05221</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a48f2ced7b6b0897f3d45fe8fc4ba3e62">enb_125g</a>                     : 1;
<a name="l05222"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#abe16f2a79bea132611b47ac5f4c272fe">05222</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#abe16f2a79bea132611b47ac5f4c272fe">sup_125g</a>                     : 1;
<a name="l05223"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a04df525d2c003a222d066e5804d69c97">05223</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a04df525d2c003a222d066e5804d69c97">baud_enb</a>                     : 1;
<a name="l05224"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#aba771b54061bb67443633a78c111999d">05224</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#aba771b54061bb67443633a78c111999d">baud_sup</a>                     : 1;
<a name="l05225"></a><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a94515a7c0d12e638744d519bbe45cb43">05225</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html#a94515a7c0d12e638744d519bbe45cb43">sel_baud</a>                     : 4;
<a name="l05226"></a>05226 <span class="preprocessor">#endif</span>
<a name="l05227"></a>05227 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a90f54ab6933ee733b9dfbcb93a272951">s</a>;
<a name="l05228"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a5ff86bca31714d27798e21d61d0a4d13">05228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html">cvmx_sriomaintx_port_0_ctl2_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a5ff86bca31714d27798e21d61d0a4d13">cn63xx</a>;
<a name="l05229"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a8d0d39d1c61adaeb6f0a631e9c7b1d2d">05229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html">cvmx_sriomaintx_port_0_ctl2_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a8d0d39d1c61adaeb6f0a631e9c7b1d2d">cn63xxp1</a>;
<a name="l05230"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a7e37d8699b3a187bf3d523074f2e89b0">05230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html">cvmx_sriomaintx_port_0_ctl2_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a7e37d8699b3a187bf3d523074f2e89b0">cn66xx</a>;
<a name="l05231"></a><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a52a36d81f87c173f42e471c804a88753">05231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__ctl2_1_1cvmx__sriomaintx__port__0__ctl2__s.html">cvmx_sriomaintx_port_0_ctl2_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html#a52a36d81f87c173f42e471c804a88753">cnf75xx</a>;
<a name="l05232"></a>05232 };
<a name="l05233"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a26004a271c8fa16fe710052879daf78d">05233</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html" title="cvmx_sriomaint::_port_0_ctl2">cvmx_sriomaintx_port_0_ctl2</a> <a class="code" href="unioncvmx__sriomaintx__port__0__ctl2.html" title="cvmx_sriomaint::_port_0_ctl2">cvmx_sriomaintx_port_0_ctl2_t</a>;
<a name="l05234"></a>05234 <span class="comment"></span>
<a name="l05235"></a>05235 <span class="comment">/**</span>
<a name="l05236"></a>05236 <span class="comment"> * cvmx_sriomaint#_port_0_err_stat</span>
<a name="l05237"></a>05237 <span class="comment"> *</span>
<a name="l05238"></a>05238 <span class="comment"> * This register displays port error and status information.  Several port error conditions are</span>
<a name="l05239"></a>05239 <span class="comment"> * captured here and must be cleared by writing 1&apos;s to the individual bits.</span>
<a name="l05240"></a>05240 <span class="comment"> */</span>
<a name="l05241"></a><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html">05241</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html" title="cvmx_sriomaint::_port_0_err_stat">cvmx_sriomaintx_port_0_err_stat</a> {
<a name="l05242"></a><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#ae9b7f1b1be21612c9267fdd490ec42bd">05242</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#ae9b7f1b1be21612c9267fdd490ec42bd">u32</a>;
<a name="l05243"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html">05243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html">cvmx_sriomaintx_port_0_err_stat_s</a> {
<a name="l05244"></a>05244 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05245"></a>05245 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a232c4cf5d443c7a32a3c1adacfd9c893">reserved_27_31</a>               : 5;
<a name="l05246"></a>05246     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aecdb44730c300d58b9cda8f08bddce96">pkt_drop</a>                     : 1;  <span class="comment">/**&lt; Output packet dropped. */</span>
<a name="l05247"></a>05247     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#abb7cac1ea01a3a0bd91aea9cd5d0044f">o_fail</a>                       : 1;  <span class="comment">/**&lt; Output port has encountered a failure condition,</span>
<a name="l05248"></a>05248 <span class="comment">                                                         meaning the port&apos;s failed error threshold has</span>
<a name="l05249"></a>05249 <span class="comment">                                                         reached SRIOMAINT()_ERB_ERR_RATE_THR[ER_FAIL] value. */</span>
<a name="l05250"></a>05250     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a035954b4802f554a5c181e4cc9209ed5">o_dgrad</a>                      : 1;  <span class="comment">/**&lt; Output port has encountered a degraded condition,</span>
<a name="l05251"></a>05251 <span class="comment">                                                         meaning the port&apos;s degraded threshold has</span>
<a name="l05252"></a>05252 <span class="comment">                                                         reached SRIOMAINT()_ERB_ERR_RATE_THR[ER_DGRAD]</span>
<a name="l05253"></a>05253 <span class="comment">                                                         value. */</span>
<a name="l05254"></a>05254     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a1c96d86f89e8179c43fe310c32a796ae">reserved_21_23</a>               : 3;
<a name="l05255"></a>05255     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aa886ebe996aacf87ed237913672147f7">o_retry</a>                      : 1;  <span class="comment">/**&lt; Output retry encountered.  This bit is set when</span>
<a name="l05256"></a>05256 <span class="comment">                                                         bit 18 is set. */</span>
<a name="l05257"></a>05257     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ae2bb0c674e80f04c5887164aee6527b3">o_rtried</a>                     : 1;  <span class="comment">/**&lt; Output port has received a packet-retry condition</span>
<a name="l05258"></a>05258 <span class="comment">                                                         and cannot make forward progress.  This bit is set</span>
<a name="l05259"></a>05259 <span class="comment">                                                         when  bit 18 is set and is cleared when a packet-</span>
<a name="l05260"></a>05260 <span class="comment">                                                         accepted or a packet-not-accepted control symbol</span>
<a name="l05261"></a>05261 <span class="comment">                                                         is received. */</span>
<a name="l05262"></a>05262     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ac98be6f0e8d5286279248a308ed5a164">o_sm_ret</a>                     : 1;  <span class="comment">/**&lt; Output port state machine has received a</span>
<a name="l05263"></a>05263 <span class="comment">                                                         packet-retry control symbol and is retrying the</span>
<a name="l05264"></a>05264 <span class="comment">                                                         packet. */</span>
<a name="l05265"></a>05265     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ab8697530eca7e80c0471186f24d221e9">o_error</a>                      : 1;  <span class="comment">/**&lt; Output error encountered and possibly recovered</span>
<a name="l05266"></a>05266 <span class="comment">                                                         from.  This sticky bit is set with bit 16. */</span>
<a name="l05267"></a>05267     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ad8a63c62d31ca8fd7b5cf01505ac1fba">o_sm_err</a>                     : 1;  <span class="comment">/**&lt; Output port state machine has encountered an</span>
<a name="l05268"></a>05268 <span class="comment">                                                         error. */</span>
<a name="l05269"></a>05269     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a3e34de69ef99306dfd408be3cd7f13ae">reserved_11_15</a>               : 5;
<a name="l05270"></a>05270     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a118ffbf62bf9aa5ae1e1dbe24641943a">i_sm_ret</a>                     : 1;  <span class="comment">/**&lt; Input port state machine has received a</span>
<a name="l05271"></a>05271 <span class="comment">                                                         packet-retry control symbol and is retrying the</span>
<a name="l05272"></a>05272 <span class="comment">                                                         packet. */</span>
<a name="l05273"></a>05273     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a9c1fde8a711045e3dbc8fea84a07e80e">i_error</a>                      : 1;  <span class="comment">/**&lt; Input error encountered and possibly recovered</span>
<a name="l05274"></a>05274 <span class="comment">                                                         from.  This sticky bit is set with bit 8. */</span>
<a name="l05275"></a>05275     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a187771f5b3f2256a3d739c52b43e5d6d">i_sm_err</a>                     : 1;  <span class="comment">/**&lt; Input port state machine has encountered an</span>
<a name="l05276"></a>05276 <span class="comment">                                                         error. */</span>
<a name="l05277"></a>05277     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ad47d92974d5235e0a9c2b7f5b3aaee0d">reserved_5_7</a>                 : 3;
<a name="l05278"></a>05278     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a62be21a89ab35022b27c6f96e3c019ae">pt_write</a>                     : 1;  <span class="comment">/**&lt; Port has encountered a condition which required it</span>
<a name="l05279"></a>05279 <span class="comment">                                                         initiate a maintenance port-write operation.</span>
<a name="l05280"></a>05280 <span class="comment">                                                         Never set by hardware. */</span>
<a name="l05281"></a>05281     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aea64f9c2698b4a0162b714217e8df200">reserved_3_3</a>                 : 1;
<a name="l05282"></a>05282     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ae0b32c3c5294c2910432d10c10a35e01">pt_error</a>                     : 1;  <span class="comment">/**&lt; Input or output port has encountered an</span>
<a name="l05283"></a>05283 <span class="comment">                                                         unrecoverable error condition. */</span>
<a name="l05284"></a>05284     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a902898e727cb63fbd5c3596dcc3938d0">pt_ok</a>                        : 1;  <span class="comment">/**&lt; Input or output port are intitialized and the port</span>
<a name="l05285"></a>05285 <span class="comment">                                                         is exchanging error free control symbols with</span>
<a name="l05286"></a>05286 <span class="comment">                                                         attached device. */</span>
<a name="l05287"></a>05287     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a02e3bb3459bf42078d8c4e004c7a90c7">pt_uinit</a>                     : 1;  <span class="comment">/**&lt; Port is uninitialized.  This bit and bit 1 are</span>
<a name="l05288"></a>05288 <span class="comment">                                                         mutually exclusive. */</span>
<a name="l05289"></a>05289 <span class="preprocessor">#else</span>
<a name="l05290"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a02e3bb3459bf42078d8c4e004c7a90c7">05290</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a02e3bb3459bf42078d8c4e004c7a90c7">pt_uinit</a>                     : 1;
<a name="l05291"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a902898e727cb63fbd5c3596dcc3938d0">05291</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a902898e727cb63fbd5c3596dcc3938d0">pt_ok</a>                        : 1;
<a name="l05292"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ae0b32c3c5294c2910432d10c10a35e01">05292</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ae0b32c3c5294c2910432d10c10a35e01">pt_error</a>                     : 1;
<a name="l05293"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aea64f9c2698b4a0162b714217e8df200">05293</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aea64f9c2698b4a0162b714217e8df200">reserved_3_3</a>                 : 1;
<a name="l05294"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a62be21a89ab35022b27c6f96e3c019ae">05294</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a62be21a89ab35022b27c6f96e3c019ae">pt_write</a>                     : 1;
<a name="l05295"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ad47d92974d5235e0a9c2b7f5b3aaee0d">05295</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ad47d92974d5235e0a9c2b7f5b3aaee0d">reserved_5_7</a>                 : 3;
<a name="l05296"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a187771f5b3f2256a3d739c52b43e5d6d">05296</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a187771f5b3f2256a3d739c52b43e5d6d">i_sm_err</a>                     : 1;
<a name="l05297"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a9c1fde8a711045e3dbc8fea84a07e80e">05297</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a9c1fde8a711045e3dbc8fea84a07e80e">i_error</a>                      : 1;
<a name="l05298"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a118ffbf62bf9aa5ae1e1dbe24641943a">05298</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a118ffbf62bf9aa5ae1e1dbe24641943a">i_sm_ret</a>                     : 1;
<a name="l05299"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a3e34de69ef99306dfd408be3cd7f13ae">05299</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a3e34de69ef99306dfd408be3cd7f13ae">reserved_11_15</a>               : 5;
<a name="l05300"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ad8a63c62d31ca8fd7b5cf01505ac1fba">05300</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ad8a63c62d31ca8fd7b5cf01505ac1fba">o_sm_err</a>                     : 1;
<a name="l05301"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ab8697530eca7e80c0471186f24d221e9">05301</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ab8697530eca7e80c0471186f24d221e9">o_error</a>                      : 1;
<a name="l05302"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ac98be6f0e8d5286279248a308ed5a164">05302</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ac98be6f0e8d5286279248a308ed5a164">o_sm_ret</a>                     : 1;
<a name="l05303"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ae2bb0c674e80f04c5887164aee6527b3">05303</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#ae2bb0c674e80f04c5887164aee6527b3">o_rtried</a>                     : 1;
<a name="l05304"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aa886ebe996aacf87ed237913672147f7">05304</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aa886ebe996aacf87ed237913672147f7">o_retry</a>                      : 1;
<a name="l05305"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a1c96d86f89e8179c43fe310c32a796ae">05305</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a1c96d86f89e8179c43fe310c32a796ae">reserved_21_23</a>               : 3;
<a name="l05306"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a035954b4802f554a5c181e4cc9209ed5">05306</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a035954b4802f554a5c181e4cc9209ed5">o_dgrad</a>                      : 1;
<a name="l05307"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#abb7cac1ea01a3a0bd91aea9cd5d0044f">05307</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#abb7cac1ea01a3a0bd91aea9cd5d0044f">o_fail</a>                       : 1;
<a name="l05308"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aecdb44730c300d58b9cda8f08bddce96">05308</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#aecdb44730c300d58b9cda8f08bddce96">pkt_drop</a>                     : 1;
<a name="l05309"></a><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a232c4cf5d443c7a32a3c1adacfd9c893">05309</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html#a232c4cf5d443c7a32a3c1adacfd9c893">reserved_27_31</a>               : 5;
<a name="l05310"></a>05310 <span class="preprocessor">#endif</span>
<a name="l05311"></a>05311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#abc0aaaa209e37878e442e9c7ef1f467d">s</a>;
<a name="l05312"></a><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#a3b8e5483ef5d27ce1e55853a3778a37b">05312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html">cvmx_sriomaintx_port_0_err_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#a3b8e5483ef5d27ce1e55853a3778a37b">cn63xx</a>;
<a name="l05313"></a><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#ae1db81ecee29c6db8d230992edc17276">05313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html">cvmx_sriomaintx_port_0_err_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#ae1db81ecee29c6db8d230992edc17276">cn63xxp1</a>;
<a name="l05314"></a><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#a688923575e21ea9c47591789f6d40a58">05314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html">cvmx_sriomaintx_port_0_err_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#a688923575e21ea9c47591789f6d40a58">cn66xx</a>;
<a name="l05315"></a><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#ae9692285222f8a65032a0cfa8e6a0c80">05315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__err__stat_1_1cvmx__sriomaintx__port__0__err__stat__s.html">cvmx_sriomaintx_port_0_err_stat_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html#ae9692285222f8a65032a0cfa8e6a0c80">cnf75xx</a>;
<a name="l05316"></a>05316 };
<a name="l05317"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a774b79cd86d6212f18fb496090960419">05317</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html" title="cvmx_sriomaint::_port_0_err_stat">cvmx_sriomaintx_port_0_err_stat</a> <a class="code" href="unioncvmx__sriomaintx__port__0__err__stat.html" title="cvmx_sriomaint::_port_0_err_stat">cvmx_sriomaintx_port_0_err_stat_t</a>;
<a name="l05318"></a>05318 <span class="comment"></span>
<a name="l05319"></a>05319 <span class="comment">/**</span>
<a name="l05320"></a>05320 <span class="comment"> * cvmx_sriomaint#_port_0_link_req</span>
<a name="l05321"></a>05321 <span class="comment"> *</span>
<a name="l05322"></a>05322 <span class="comment"> * Writing this register generates the link request symbol or eight device reset</span>
<a name="l05323"></a>05323 <span class="comment"> * symbols. The progress of the request can be determined by reading</span>
<a name="l05324"></a>05324 <span class="comment"> * SRIOMAINT()_PORT_0_LINK_RESP. Only a single request should be generated at a time.</span>
<a name="l05325"></a>05325 <span class="comment"> */</span>
<a name="l05326"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html">05326</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html" title="cvmx_sriomaint::_port_0_link_req">cvmx_sriomaintx_port_0_link_req</a> {
<a name="l05327"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#af613ee9e98e79148138817adb142458a">05327</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#af613ee9e98e79148138817adb142458a">u32</a>;
<a name="l05328"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html">05328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html">cvmx_sriomaintx_port_0_link_req_s</a> {
<a name="l05329"></a>05329 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05330"></a>05330 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html#afa5f208872ca3dbc38b8cad8271cfe99">reserved_3_31</a>                : 29;
<a name="l05331"></a>05331     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html#a7419d722335d36e088c4175563254b4e">cmd</a>                          : 3;  <span class="comment">/**&lt; Link request command.</span>
<a name="l05332"></a>05332 <span class="comment">                                                         0x3 = Reset device.</span>
<a name="l05333"></a>05333 <span class="comment">                                                         0x4 = Link request.</span>
<a name="l05334"></a>05334 <span class="comment">                                                         _ All other values reserved. */</span>
<a name="l05335"></a>05335 <span class="preprocessor">#else</span>
<a name="l05336"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html#a7419d722335d36e088c4175563254b4e">05336</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html#a7419d722335d36e088c4175563254b4e">cmd</a>                          : 3;
<a name="l05337"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html#afa5f208872ca3dbc38b8cad8271cfe99">05337</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html#afa5f208872ca3dbc38b8cad8271cfe99">reserved_3_31</a>                : 29;
<a name="l05338"></a>05338 <span class="preprocessor">#endif</span>
<a name="l05339"></a>05339 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#a47e57f26d8f46ef7e6fb9295c8b58463">s</a>;
<a name="l05340"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#a71071f48363c59f2651ec129cfb2a12f">05340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html">cvmx_sriomaintx_port_0_link_req_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#a71071f48363c59f2651ec129cfb2a12f">cn63xx</a>;
<a name="l05341"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#ad2056106075a3d331dd8a1dcc77d2e4e">05341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html">cvmx_sriomaintx_port_0_link_req_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#ad2056106075a3d331dd8a1dcc77d2e4e">cn66xx</a>;
<a name="l05342"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#a0d78db0bc43077e2853ec773915427fe">05342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__req_1_1cvmx__sriomaintx__port__0__link__req__s.html">cvmx_sriomaintx_port_0_link_req_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html#a0d78db0bc43077e2853ec773915427fe">cnf75xx</a>;
<a name="l05343"></a>05343 };
<a name="l05344"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a72a1de36fcda218ce78e3a6845239fc4">05344</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html" title="cvmx_sriomaint::_port_0_link_req">cvmx_sriomaintx_port_0_link_req</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__req.html" title="cvmx_sriomaint::_port_0_link_req">cvmx_sriomaintx_port_0_link_req_t</a>;
<a name="l05345"></a>05345 <span class="comment"></span>
<a name="l05346"></a>05346 <span class="comment">/**</span>
<a name="l05347"></a>05347 <span class="comment"> * cvmx_sriomaint#_port_0_link_resp</span>
<a name="l05348"></a>05348 <span class="comment"> *</span>
<a name="l05349"></a>05349 <span class="comment"> * This register only returns responses generated by writes to SRIOMAINT()_PORT_0_LINK_REQ.</span>
<a name="l05350"></a>05350 <span class="comment"> *</span>
<a name="l05351"></a>05351 <span class="comment"> */</span>
<a name="l05352"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html">05352</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html" title="cvmx_sriomaint::_port_0_link_resp">cvmx_sriomaintx_port_0_link_resp</a> {
<a name="l05353"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#aae0de815b9dbe26a2b00d4cbd5220f74">05353</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#aae0de815b9dbe26a2b00d4cbd5220f74">u32</a>;
<a name="l05354"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html">05354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html">cvmx_sriomaintx_port_0_link_resp_s</a> {
<a name="l05355"></a>05355 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05356"></a>05356 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a61f4b2b09750833a1258ce6ea1246d1d">valid</a>                        : 1;  <span class="comment">/**&lt; Link response valid.</span>
<a name="l05357"></a>05357 <span class="comment">                                                         0 = No response received.</span>
<a name="l05358"></a>05358 <span class="comment">                                                         1 = Link Response Received or Reset Device</span>
<a name="l05359"></a>05359 <span class="comment">                                                         Symbols Transmitted.  Value cleared on read. */</span>
<a name="l05360"></a>05360     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a3c7a9c54a716b5a9974fc9c0252cd3db">reserved_11_30</a>               : 20;
<a name="l05361"></a>05361     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#aee2280e58b3897416ab50d7291e68fa7">ackid</a>                        : 6;  <span class="comment">/**&lt; AckID received from link response.</span>
<a name="l05362"></a>05362 <span class="comment">                                                         Reset Device symbol response is always zero.</span>
<a name="l05363"></a>05363 <span class="comment">                                                         Bit 10 is used for IDLE2 and always reads zero. */</span>
<a name="l05364"></a>05364     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a83d8391f961e08ca767b81f5d4ab1a9a">status</a>                       : 5;  <span class="comment">/**&lt; Link response status.</span>
<a name="l05365"></a>05365 <span class="comment">                                                         Status supplied by link response.</span>
<a name="l05366"></a>05366 <span class="comment">                                                         Reset Device symbol response is always zero. */</span>
<a name="l05367"></a>05367 <span class="preprocessor">#else</span>
<a name="l05368"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a83d8391f961e08ca767b81f5d4ab1a9a">05368</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a83d8391f961e08ca767b81f5d4ab1a9a">status</a>                       : 5;
<a name="l05369"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#aee2280e58b3897416ab50d7291e68fa7">05369</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#aee2280e58b3897416ab50d7291e68fa7">ackid</a>                        : 6;
<a name="l05370"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a3c7a9c54a716b5a9974fc9c0252cd3db">05370</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a3c7a9c54a716b5a9974fc9c0252cd3db">reserved_11_30</a>               : 20;
<a name="l05371"></a><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a61f4b2b09750833a1258ce6ea1246d1d">05371</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html#a61f4b2b09750833a1258ce6ea1246d1d">valid</a>                        : 1;
<a name="l05372"></a>05372 <span class="preprocessor">#endif</span>
<a name="l05373"></a>05373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#ac51aa294fca63c44b8f1d4d1fa84f1cf">s</a>;
<a name="l05374"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#a3693a4fc52c7220c846c45d7e6ac2955">05374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html">cvmx_sriomaintx_port_0_link_resp_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#a3693a4fc52c7220c846c45d7e6ac2955">cn63xx</a>;
<a name="l05375"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#ad430c6d618d8e348f3595066c5cf0528">05375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html">cvmx_sriomaintx_port_0_link_resp_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#ad430c6d618d8e348f3595066c5cf0528">cn66xx</a>;
<a name="l05376"></a><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#aef4a30889cd6a139d83af5a801023ded">05376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__link__resp_1_1cvmx__sriomaintx__port__0__link__resp__s.html">cvmx_sriomaintx_port_0_link_resp_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html#aef4a30889cd6a139d83af5a801023ded">cnf75xx</a>;
<a name="l05377"></a>05377 };
<a name="l05378"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ac30c554700ce234826609ab706e74be4">05378</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html" title="cvmx_sriomaint::_port_0_link_resp">cvmx_sriomaintx_port_0_link_resp</a> <a class="code" href="unioncvmx__sriomaintx__port__0__link__resp.html" title="cvmx_sriomaint::_port_0_link_resp">cvmx_sriomaintx_port_0_link_resp_t</a>;
<a name="l05379"></a>05379 <span class="comment"></span>
<a name="l05380"></a>05380 <span class="comment">/**</span>
<a name="l05381"></a>05381 <span class="comment"> * cvmx_sriomaint#_port_0_local_ackid</span>
<a name="l05382"></a>05382 <span class="comment"> *</span>
<a name="l05383"></a>05383 <span class="comment"> * This register is typically only written when recovering from a failed link. It may</span>
<a name="l05384"></a>05384 <span class="comment"> * be read at any time the MAC is out of reset. Writes to the O_ACKID field will be</span>
<a name="l05385"></a>05385 <span class="comment"> * used for both the O_ACKID and E_ACKID. Care must be taken to ensure that no packets</span>
<a name="l05386"></a>05386 <span class="comment"> * are pending at the time of a write. The number of pending packets can be read in the</span>
<a name="l05387"></a>05387 <span class="comment"> * TX_INUSE field of SRIO()_MAC_BUFFERS.</span>
<a name="l05388"></a>05388 <span class="comment"> */</span>
<a name="l05389"></a><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html">05389</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html" title="cvmx_sriomaint::_port_0_local_ackid">cvmx_sriomaintx_port_0_local_ackid</a> {
<a name="l05390"></a><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a186e71f8958d2a669bff0a37565b6c75">05390</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a186e71f8958d2a669bff0a37565b6c75">u32</a>;
<a name="l05391"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html">05391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html">cvmx_sriomaintx_port_0_local_ackid_s</a> {
<a name="l05392"></a>05392 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05393"></a>05393 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a86c830ab16b4382f8d297bae3369e9c6">reserved_30_31</a>               : 2;
<a name="l05394"></a>05394     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#ad2394d0327beff488a012547fd870ddf">i_ackid</a>                      : 6;  <span class="comment">/**&lt; Next expected inbound AckID.</span>
<a name="l05395"></a>05395 <span class="comment">                                                         Bit 29 is used for IDLE2 and should be zero. */</span>
<a name="l05396"></a>05396     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a8df14f029b02192dae6816e9c126a8ac">reserved_14_23</a>               : 10;
<a name="l05397"></a>05397     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#af2894ae130bb8d505f1bb1ccc1bb119b">e_ackid</a>                      : 6;  <span class="comment">/**&lt; Next expected unacknowledged AckID.</span>
<a name="l05398"></a>05398 <span class="comment">                                                         Bit 13 is used for IDLE2 and should be zero. */</span>
<a name="l05399"></a>05399     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a30bf541fbed33ee4d77784cb2d2f0ba8">reserved_6_7</a>                 : 2;
<a name="l05400"></a>05400     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#ab002b13448394cea24e6c5c70be5eca8">o_ackid</a>                      : 6;  <span class="comment">/**&lt; Next outgoing packet AckID.</span>
<a name="l05401"></a>05401 <span class="comment">                                                         Bit 5 is used for IDLE2 and should be zero. */</span>
<a name="l05402"></a>05402 <span class="preprocessor">#else</span>
<a name="l05403"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#ab002b13448394cea24e6c5c70be5eca8">05403</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#ab002b13448394cea24e6c5c70be5eca8">o_ackid</a>                      : 6;
<a name="l05404"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a30bf541fbed33ee4d77784cb2d2f0ba8">05404</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a30bf541fbed33ee4d77784cb2d2f0ba8">reserved_6_7</a>                 : 2;
<a name="l05405"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#af2894ae130bb8d505f1bb1ccc1bb119b">05405</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#af2894ae130bb8d505f1bb1ccc1bb119b">e_ackid</a>                      : 6;
<a name="l05406"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a8df14f029b02192dae6816e9c126a8ac">05406</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a8df14f029b02192dae6816e9c126a8ac">reserved_14_23</a>               : 10;
<a name="l05407"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#ad2394d0327beff488a012547fd870ddf">05407</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#ad2394d0327beff488a012547fd870ddf">i_ackid</a>                      : 6;
<a name="l05408"></a><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a86c830ab16b4382f8d297bae3369e9c6">05408</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html#a86c830ab16b4382f8d297bae3369e9c6">reserved_30_31</a>               : 2;
<a name="l05409"></a>05409 <span class="preprocessor">#endif</span>
<a name="l05410"></a>05410 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a1cd4b9fac935407cff98f11cbe6678db">s</a>;
<a name="l05411"></a><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#ab44d57f305d171d566308e68c6c49549">05411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html">cvmx_sriomaintx_port_0_local_ackid_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#ab44d57f305d171d566308e68c6c49549">cn63xx</a>;
<a name="l05412"></a><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a253cf33d44ad8a6262b13d41ec25d103">05412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html">cvmx_sriomaintx_port_0_local_ackid_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a253cf33d44ad8a6262b13d41ec25d103">cn66xx</a>;
<a name="l05413"></a><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a81350a833080cf34aa46ad298735244a">05413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__0__local__ackid_1_1cvmx__sriomaintx__port__0__local__ackid__s.html">cvmx_sriomaintx_port_0_local_ackid_s</a> <a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html#a81350a833080cf34aa46ad298735244a">cnf75xx</a>;
<a name="l05414"></a>05414 };
<a name="l05415"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab4925ba456185babad8c2ad173abd3f8">05415</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html" title="cvmx_sriomaint::_port_0_local_ackid">cvmx_sriomaintx_port_0_local_ackid</a> <a class="code" href="unioncvmx__sriomaintx__port__0__local__ackid.html" title="cvmx_sriomaint::_port_0_local_ackid">cvmx_sriomaintx_port_0_local_ackid_t</a>;
<a name="l05416"></a>05416 <span class="comment"></span>
<a name="l05417"></a>05417 <span class="comment">/**</span>
<a name="l05418"></a>05418 <span class="comment"> * cvmx_sriomaint#_port_gen_ctl</span>
<a name="l05419"></a>05419 <span class="comment"> *</span>
<a name="l05420"></a>05420 <span class="comment"> * Port General Control</span>
<a name="l05421"></a>05421 <span class="comment"> *</span>
<a name="l05422"></a>05422 <span class="comment"> */</span>
<a name="l05423"></a><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html">05423</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html" title="cvmx_sriomaint::_port_gen_ctl">cvmx_sriomaintx_port_gen_ctl</a> {
<a name="l05424"></a><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a33fbb16de04e8eae49b05d580c2fddf6">05424</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a33fbb16de04e8eae49b05d580c2fddf6">u32</a>;
<a name="l05425"></a><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html">05425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html">cvmx_sriomaintx_port_gen_ctl_s</a> {
<a name="l05426"></a>05426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05427"></a>05427 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a41ae4098bec8ceb49bf9bb4135c635b1">host</a>                         : 1;  <span class="comment">/**&lt; Host device.</span>
<a name="l05428"></a>05428 <span class="comment">                                                         The HOST value is based on corresponding</span>
<a name="l05429"></a>05429 <span class="comment">                                                         SRIO()_STATUS_REG[HOST] bit but may be overwritten by software. */</span>
<a name="l05430"></a>05430     uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a35dcd62686258ce20d506ae00f560393">menable</a>                      : 1;  <span class="comment">/**&lt; Master enable.  Must be set for device to issue</span>
<a name="l05431"></a>05431 <span class="comment">                                                         read, write, doorbell, message requests. */</span>
<a name="l05432"></a>05432     uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a2a0f396d4dd8ec27174efea8e7661802">discover</a>                     : 1;  <span class="comment">/**&lt; Discovered. The device has been discovered by the</span>
<a name="l05433"></a>05433 <span class="comment">                                                         host responsible for initialization. */</span>
<a name="l05434"></a>05434     uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a7c471f1229f69be1b169a311a5432d4c">reserved_0_28</a>                : 29;
<a name="l05435"></a>05435 <span class="preprocessor">#else</span>
<a name="l05436"></a><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a7c471f1229f69be1b169a311a5432d4c">05436</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a7c471f1229f69be1b169a311a5432d4c">reserved_0_28</a>                : 29;
<a name="l05437"></a><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a2a0f396d4dd8ec27174efea8e7661802">05437</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a2a0f396d4dd8ec27174efea8e7661802">discover</a>                     : 1;
<a name="l05438"></a><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a35dcd62686258ce20d506ae00f560393">05438</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a35dcd62686258ce20d506ae00f560393">menable</a>                      : 1;
<a name="l05439"></a><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a41ae4098bec8ceb49bf9bb4135c635b1">05439</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html#a41ae4098bec8ceb49bf9bb4135c635b1">host</a>                         : 1;
<a name="l05440"></a>05440 <span class="preprocessor">#endif</span>
<a name="l05441"></a>05441 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a15c5e3da7611ff5b736fa6778a878654">s</a>;
<a name="l05442"></a><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a6fede394196b23e4f1db203151e4f80d">05442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html">cvmx_sriomaintx_port_gen_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a6fede394196b23e4f1db203151e4f80d">cn63xx</a>;
<a name="l05443"></a><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#aa088dc34b3d5f552c5280d2479d24207">05443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html">cvmx_sriomaintx_port_gen_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#aa088dc34b3d5f552c5280d2479d24207">cn63xxp1</a>;
<a name="l05444"></a><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a68d8bcf2ae7a3c75d9ba44c1148b3e12">05444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html">cvmx_sriomaintx_port_gen_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a68d8bcf2ae7a3c75d9ba44c1148b3e12">cn66xx</a>;
<a name="l05445"></a><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a6e17b78c3d5f38a7f9939fa1a2701298">05445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__gen__ctl_1_1cvmx__sriomaintx__port__gen__ctl__s.html">cvmx_sriomaintx_port_gen_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html#a6e17b78c3d5f38a7f9939fa1a2701298">cnf75xx</a>;
<a name="l05446"></a>05446 };
<a name="l05447"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#af490385e4ec184d03ae5e5c31e9627f8">05447</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html" title="cvmx_sriomaint::_port_gen_ctl">cvmx_sriomaintx_port_gen_ctl</a> <a class="code" href="unioncvmx__sriomaintx__port__gen__ctl.html" title="cvmx_sriomaint::_port_gen_ctl">cvmx_sriomaintx_port_gen_ctl_t</a>;
<a name="l05448"></a>05448 <span class="comment"></span>
<a name="l05449"></a>05449 <span class="comment">/**</span>
<a name="l05450"></a>05450 <span class="comment"> * cvmx_sriomaint#_port_lt_ctl</span>
<a name="l05451"></a>05451 <span class="comment"> *</span>
<a name="l05452"></a>05452 <span class="comment"> * This register controls the timeout for link layer transactions.  It is used as the timeout</span>
<a name="l05453"></a>05453 <span class="comment"> * between sending a packet (of any type) or link request to receiving the corresponding link</span>
<a name="l05454"></a>05454 <span class="comment"> * acknowledge or link-response.  Each count represents 200 ns.  The minimum timeout period is</span>
<a name="l05455"></a>05455 <span class="comment"> * the TIMEOUT x200 ns and the maximum is twice that number.  A value less than 32 may not</span>
<a name="l05456"></a>05456 <span class="comment"> * guarantee that all timeout errors will be reported correctly.  When the timeout period expires</span>
<a name="l05457"></a>05457 <span class="comment"> * the packet or link request is dropped and the error is logged in the LNK_TOUT field of the</span>
<a name="l05458"></a>05458 <span class="comment"> * SRIOMAINT()_ERB_ERR_DET register. A value of 0 in this register will allow the packet or</span>
<a name="l05459"></a>05459 <span class="comment"> * link request to be issued but it will timeout immediately.  This value is not recommended for</span>
<a name="l05460"></a>05460 <span class="comment"> * normal operation.</span>
<a name="l05461"></a>05461 <span class="comment"> */</span>
<a name="l05462"></a><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html">05462</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html" title="cvmx_sriomaint::_port_lt_ctl">cvmx_sriomaintx_port_lt_ctl</a> {
<a name="l05463"></a><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a04624f60a77fbcbaeb87231843fa66c7">05463</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a04624f60a77fbcbaeb87231843fa66c7">u32</a>;
<a name="l05464"></a><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html">05464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html">cvmx_sriomaintx_port_lt_ctl_s</a> {
<a name="l05465"></a>05465 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05466"></a>05466 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html#ac85d736c30a807faced529d279d05191">timeout</a>                      : 24; <span class="comment">/**&lt; Timeout value. */</span>
<a name="l05467"></a>05467     uint32_t <a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html#a9bf43ad2b5a30be0abb0dc0c1eed73f4">reserved_0_7</a>                 : 8;
<a name="l05468"></a>05468 <span class="preprocessor">#else</span>
<a name="l05469"></a><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html#a9bf43ad2b5a30be0abb0dc0c1eed73f4">05469</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html#a9bf43ad2b5a30be0abb0dc0c1eed73f4">reserved_0_7</a>                 : 8;
<a name="l05470"></a><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html#ac85d736c30a807faced529d279d05191">05470</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html#ac85d736c30a807faced529d279d05191">timeout</a>                      : 24;
<a name="l05471"></a>05471 <span class="preprocessor">#endif</span>
<a name="l05472"></a>05472 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a5925f03adbd2bf400ceda5e48548ec11">s</a>;
<a name="l05473"></a><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a86fbd3f7d48f0093c993a2ce4e45d6f7">05473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html">cvmx_sriomaintx_port_lt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a86fbd3f7d48f0093c993a2ce4e45d6f7">cn63xx</a>;
<a name="l05474"></a><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#ae5d6d856c7c39c26605a9866b1210870">05474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html">cvmx_sriomaintx_port_lt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#ae5d6d856c7c39c26605a9866b1210870">cn63xxp1</a>;
<a name="l05475"></a><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a71e3c029350ab436c7f702a86f288cc6">05475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html">cvmx_sriomaintx_port_lt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#a71e3c029350ab436c7f702a86f288cc6">cn66xx</a>;
<a name="l05476"></a><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#ab2902cfcf81711d9e6a0d1338793c218">05476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__lt__ctl_1_1cvmx__sriomaintx__port__lt__ctl__s.html">cvmx_sriomaintx_port_lt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html#ab2902cfcf81711d9e6a0d1338793c218">cnf75xx</a>;
<a name="l05477"></a>05477 };
<a name="l05478"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a77aa2c381cfdc2d61cbd9a88c3417748">05478</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html" title="cvmx_sriomaint::_port_lt_ctl">cvmx_sriomaintx_port_lt_ctl</a> <a class="code" href="unioncvmx__sriomaintx__port__lt__ctl.html" title="cvmx_sriomaint::_port_lt_ctl">cvmx_sriomaintx_port_lt_ctl_t</a>;
<a name="l05479"></a>05479 <span class="comment"></span>
<a name="l05480"></a>05480 <span class="comment">/**</span>
<a name="l05481"></a>05481 <span class="comment"> * cvmx_sriomaint#_port_mbh0</span>
<a name="l05482"></a>05482 <span class="comment"> *</span>
<a name="l05483"></a>05483 <span class="comment"> * SRIOMAINT_PORT_MBH0 = SRIO Port Maintenance Block Header 0</span>
<a name="l05484"></a>05484 <span class="comment"> *</span>
<a name="l05485"></a>05485 <span class="comment"> * Port Maintenance Block Header 0</span>
<a name="l05486"></a>05486 <span class="comment"> *</span>
<a name="l05487"></a>05487 <span class="comment"> * Notes:</span>
<a name="l05488"></a>05488 <span class="comment"> * Clk_Rst:        SRIOMAINT(0,2..3)_PORT_MBH0     hclk    hrst_n</span>
<a name="l05489"></a>05489 <span class="comment"> *</span>
<a name="l05490"></a>05490 <span class="comment"> */</span>
<a name="l05491"></a><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html">05491</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html" title="cvmx_sriomaint::_port_mbh0">cvmx_sriomaintx_port_mbh0</a> {
<a name="l05492"></a><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#adcc2baf38547a8f6d43e204ceadbee4c">05492</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#adcc2baf38547a8f6d43e204ceadbee4c">u32</a>;
<a name="l05493"></a><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html">05493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html">cvmx_sriomaintx_port_mbh0_s</a> {
<a name="l05494"></a>05494 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05495"></a>05495 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html#ad06fc45761929b744248d1abf77a33b6">ef_ptr</a>                       : 16; <span class="comment">/**&lt; Pointer to error management block. */</span>
<a name="l05496"></a>05496     uint32_t <a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html#a84dc7762e143df2ce2dd3436068523db">ef_id</a>                        : 16; <span class="comment">/**&lt; Extended feature ID (generic endpoint device). */</span>
<a name="l05497"></a>05497 <span class="preprocessor">#else</span>
<a name="l05498"></a><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html#a84dc7762e143df2ce2dd3436068523db">05498</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html#a84dc7762e143df2ce2dd3436068523db">ef_id</a>                        : 16;
<a name="l05499"></a><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html#ad06fc45761929b744248d1abf77a33b6">05499</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html#ad06fc45761929b744248d1abf77a33b6">ef_ptr</a>                       : 16;
<a name="l05500"></a>05500 <span class="preprocessor">#endif</span>
<a name="l05501"></a>05501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a12d48ba4a665a6a7703c3f08dbdc669e">s</a>;
<a name="l05502"></a><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a6537558056a072160febe70ab3919d72">05502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html">cvmx_sriomaintx_port_mbh0_s</a>    <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a6537558056a072160febe70ab3919d72">cn63xx</a>;
<a name="l05503"></a><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a93e4be833a180ad180280b2706186c41">05503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html">cvmx_sriomaintx_port_mbh0_s</a>    <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a93e4be833a180ad180280b2706186c41">cn63xxp1</a>;
<a name="l05504"></a><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a0313b13a4e08568de549720053a6017b">05504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html">cvmx_sriomaintx_port_mbh0_s</a>    <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#a0313b13a4e08568de549720053a6017b">cn66xx</a>;
<a name="l05505"></a><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#aa720817fe0b206cc9ae712217eeb86df">05505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__mbh0_1_1cvmx__sriomaintx__port__mbh0__s.html">cvmx_sriomaintx_port_mbh0_s</a>    <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html#aa720817fe0b206cc9ae712217eeb86df">cnf75xx</a>;
<a name="l05506"></a>05506 };
<a name="l05507"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ad2f64f6dfcaf9ecc66b0859f16cfcd2b">05507</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__mbh0.html" title="cvmx_sriomaint::_port_mbh0">cvmx_sriomaintx_port_mbh0</a> <a class="code" href="unioncvmx__sriomaintx__port__mbh0.html" title="cvmx_sriomaint::_port_mbh0">cvmx_sriomaintx_port_mbh0_t</a>;
<a name="l05508"></a>05508 <span class="comment"></span>
<a name="l05509"></a>05509 <span class="comment">/**</span>
<a name="l05510"></a>05510 <span class="comment"> * cvmx_sriomaint#_port_rt_ctl</span>
<a name="l05511"></a>05511 <span class="comment"> *</span>
<a name="l05512"></a>05512 <span class="comment"> * This register controls the timeout for logical layer transactions. It is used under</span>
<a name="l05513"></a>05513 <span class="comment"> * two conditions. First, it is used as the timeout period between sending a packet</span>
<a name="l05514"></a>05514 <span class="comment"> * requiring a packet response being sent to receiving the corresponding response. This</span>
<a name="l05515"></a>05515 <span class="comment"> * is used for all outgoing packet types including memory, maintenance, doorbells and</span>
<a name="l05516"></a>05516 <span class="comment"> * message operations. When the timeout period expires the packet is disgarded and the</span>
<a name="l05517"></a>05517 <span class="comment"> * error is logged in the PKT_TOUT field of the SRIOMAINT()_ERB_LT_ERR_DET</span>
<a name="l05518"></a>05518 <span class="comment"> * register. The second use of this register is as a timeout period between incoming</span>
<a name="l05519"></a>05519 <span class="comment"> * message segments of the same message. If a message segment is received then the</span>
<a name="l05520"></a>05520 <span class="comment"> * MSG_TOUT field of the SRIOMAINT()_ERB_LT_ERR_DET register is set if the next segment</span>
<a name="l05521"></a>05521 <span class="comment"> * has not been received before the time expires. In both cases, each count represents</span>
<a name="l05522"></a>05522 <span class="comment"> * 200 ns. The minimum timeout period is the TIMEOUT x 200 ns and the maximum is twice</span>
<a name="l05523"></a>05523 <span class="comment"> * that number. A value less than 32 may not guarantee that all timeout errors will be</span>
<a name="l05524"></a>05524 <span class="comment"> * reported correctly. A value of 0 disables the logical layer timeouts and is not</span>
<a name="l05525"></a>05525 <span class="comment"> * recommended for normal operation.</span>
<a name="l05526"></a>05526 <span class="comment"> */</span>
<a name="l05527"></a><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html">05527</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html" title="cvmx_sriomaint::_port_rt_ctl">cvmx_sriomaintx_port_rt_ctl</a> {
<a name="l05528"></a><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#a18c07b4ddda8a89bbe1fa4ea714cc4f6">05528</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#a18c07b4ddda8a89bbe1fa4ea714cc4f6">u32</a>;
<a name="l05529"></a><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html">05529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html">cvmx_sriomaintx_port_rt_ctl_s</a> {
<a name="l05530"></a>05530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05531"></a>05531 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html#ac6cdeef5b847096078e6dc2288c99735">timeout</a>                      : 24; <span class="comment">/**&lt; Timeout value. */</span>
<a name="l05532"></a>05532     uint32_t <a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html#af8cde1a56c56a974c365ae35d00b6298">reserved_0_7</a>                 : 8;
<a name="l05533"></a>05533 <span class="preprocessor">#else</span>
<a name="l05534"></a><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html#af8cde1a56c56a974c365ae35d00b6298">05534</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html#af8cde1a56c56a974c365ae35d00b6298">reserved_0_7</a>                 : 8;
<a name="l05535"></a><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html#ac6cdeef5b847096078e6dc2288c99735">05535</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html#ac6cdeef5b847096078e6dc2288c99735">timeout</a>                      : 24;
<a name="l05536"></a>05536 <span class="preprocessor">#endif</span>
<a name="l05537"></a>05537 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#a22d0bf8d748b97658f70224da2a4312f">s</a>;
<a name="l05538"></a><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#ac1130d71396a88abdbef20ae55a8325d">05538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html">cvmx_sriomaintx_port_rt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#ac1130d71396a88abdbef20ae55a8325d">cn63xx</a>;
<a name="l05539"></a><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#aef20a2f17376ba9f79e48bb1796e8469">05539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html">cvmx_sriomaintx_port_rt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#aef20a2f17376ba9f79e48bb1796e8469">cn63xxp1</a>;
<a name="l05540"></a><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#aa61a0d688043ffc0b7b7386f39601ecc">05540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html">cvmx_sriomaintx_port_rt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#aa61a0d688043ffc0b7b7386f39601ecc">cn66xx</a>;
<a name="l05541"></a><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#a3c794d1984508b88c2ae7f3fa623c63c">05541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__rt__ctl_1_1cvmx__sriomaintx__port__rt__ctl__s.html">cvmx_sriomaintx_port_rt_ctl_s</a>  <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html#a3c794d1984508b88c2ae7f3fa623c63c">cnf75xx</a>;
<a name="l05542"></a>05542 };
<a name="l05543"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ae1bb7c81dedafc773f4db0bc44137572">05543</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html" title="cvmx_sriomaint::_port_rt_ctl">cvmx_sriomaintx_port_rt_ctl</a> <a class="code" href="unioncvmx__sriomaintx__port__rt__ctl.html" title="cvmx_sriomaint::_port_rt_ctl">cvmx_sriomaintx_port_rt_ctl_t</a>;
<a name="l05544"></a>05544 <span class="comment"></span>
<a name="l05545"></a>05545 <span class="comment">/**</span>
<a name="l05546"></a>05546 <span class="comment"> * cvmx_sriomaint#_port_ttl_ctl</span>
<a name="l05547"></a>05547 <span class="comment"> *</span>
<a name="l05548"></a>05548 <span class="comment"> * This register controls the timeout for outgoing packets. It is primilarly</span>
<a name="l05549"></a>05549 <span class="comment"> * used to make sure packets are being transmitted and acknowledged within a</span>
<a name="l05550"></a>05550 <span class="comment"> * reasonable period of time. The timeout value corresponds to TIMEOUT x 200 ns</span>
<a name="l05551"></a>05551 <span class="comment"> * and a value of 0 disables the timer. The actual value should be greater</span>
<a name="l05552"></a>05552 <span class="comment"> * than the physical layer timeout specified in SRIOMAINT()_PORT_LT_CTL and</span>
<a name="l05553"></a>05553 <span class="comment"> * is typically a less than the response timeout specified in</span>
<a name="l05554"></a>05554 <span class="comment"> * SRIOMAINT()_PORT_RT_CTL.</span>
<a name="l05555"></a>05555 <span class="comment"> * A second application of this timer is to remove all the packets waiting</span>
<a name="l05556"></a>05556 <span class="comment"> * to be transmitted including those already in flight. This may by necessary</span>
<a name="l05557"></a>05557 <span class="comment"> * for the case of a link going down (see SRIO()_INT_REG[LINK_DWN]).  Packet</span>
<a name="l05558"></a>05558 <span class="comment"> * removal can accomplished by setting the TIMEOUT value to small number so</span>
<a name="l05559"></a>05559 <span class="comment"> * that all TX packets can be dropped.</span>
<a name="l05560"></a>05560 <span class="comment"> *</span>
<a name="l05561"></a>05561 <span class="comment"> * In both cases, when the timeout expires the TTL interrupt is asserted, any</span>
<a name="l05562"></a>05562 <span class="comment"> * packets currently being transmitted are dropped, the SRIOMAINT()_TX_DROP[DROP]</span>
<a name="l05563"></a>05563 <span class="comment"> * bit is set (causing any scheduled packets to be dropped), the</span>
<a name="l05564"></a>05564 <span class="comment"> * SRIOMAINT()_TX_DROP[DROP_CNT] is incremented for each packet and the SRIO</span>
<a name="l05565"></a>05565 <span class="comment"> * output state is set to IDLE (all errors are cleared). Software must clear</span>
<a name="l05566"></a>05566 <span class="comment"> * the SRIOMAINT()_TX_DROP[DROP] bit to resume transmitting packets.</span>
<a name="l05567"></a>05567 <span class="comment"> */</span>
<a name="l05568"></a><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html">05568</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html" title="cvmx_sriomaint::_port_ttl_ctl">cvmx_sriomaintx_port_ttl_ctl</a> {
<a name="l05569"></a><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#a2ee74df2f8dbd6b8ae28697072147f3f">05569</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#a2ee74df2f8dbd6b8ae28697072147f3f">u32</a>;
<a name="l05570"></a><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html">05570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html">cvmx_sriomaintx_port_ttl_ctl_s</a> {
<a name="l05571"></a>05571 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05572"></a>05572 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html#ae63501daeaf967b02ef7311f372e3922">timeout</a>                      : 24; <span class="comment">/**&lt; Timeout value. */</span>
<a name="l05573"></a>05573     uint32_t <a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html#ad2c063c2790f954da12efdab91988966">reserved_0_7</a>                 : 8;
<a name="l05574"></a>05574 <span class="preprocessor">#else</span>
<a name="l05575"></a><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html#ad2c063c2790f954da12efdab91988966">05575</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html#ad2c063c2790f954da12efdab91988966">reserved_0_7</a>                 : 8;
<a name="l05576"></a><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html#ae63501daeaf967b02ef7311f372e3922">05576</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html#ae63501daeaf967b02ef7311f372e3922">timeout</a>                      : 24;
<a name="l05577"></a>05577 <span class="preprocessor">#endif</span>
<a name="l05578"></a>05578 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#ae5082b3e654e4500df05ce8a1a24636e">s</a>;
<a name="l05579"></a><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#a5f9ac435b27b1ef4b1bf766a5a27c0bd">05579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html">cvmx_sriomaintx_port_ttl_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#a5f9ac435b27b1ef4b1bf766a5a27c0bd">cn63xx</a>;
<a name="l05580"></a><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#a31dd8438e811dceee59a23ec527e199f">05580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html">cvmx_sriomaintx_port_ttl_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#a31dd8438e811dceee59a23ec527e199f">cn66xx</a>;
<a name="l05581"></a><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#abfbeb06cdde0b95b88f747ebea703de1">05581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__port__ttl__ctl_1_1cvmx__sriomaintx__port__ttl__ctl__s.html">cvmx_sriomaintx_port_ttl_ctl_s</a> <a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html#abfbeb06cdde0b95b88f747ebea703de1">cnf75xx</a>;
<a name="l05582"></a>05582 };
<a name="l05583"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#ab80a10998b1b3d64759c8536d8cf1855">05583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html" title="cvmx_sriomaint::_port_ttl_ctl">cvmx_sriomaintx_port_ttl_ctl</a> <a class="code" href="unioncvmx__sriomaintx__port__ttl__ctl.html" title="cvmx_sriomaint::_port_ttl_ctl">cvmx_sriomaintx_port_ttl_ctl_t</a>;
<a name="l05584"></a>05584 <span class="comment"></span>
<a name="l05585"></a>05585 <span class="comment">/**</span>
<a name="l05586"></a>05586 <span class="comment"> * cvmx_sriomaint#_pri_dev_id</span>
<a name="l05587"></a>05587 <span class="comment"> *</span>
<a name="l05588"></a>05588 <span class="comment"> * Primary 8 and 16 bit Device IDs.</span>
<a name="l05589"></a>05589 <span class="comment"> * This register defines the primary 8 and 16 bit device IDs used for large and small transport.</span>
<a name="l05590"></a>05590 <span class="comment"> * An optional secondary set of device IDs are located in SRIOMAINT()_SEC_DEV_ID.</span>
<a name="l05591"></a>05591 <span class="comment"> */</span>
<a name="l05592"></a><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html">05592</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html" title="cvmx_sriomaint::_pri_dev_id">cvmx_sriomaintx_pri_dev_id</a> {
<a name="l05593"></a><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#abb51b50083eab83bb8d08b847d7655e2">05593</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#abb51b50083eab83bb8d08b847d7655e2">u32</a>;
<a name="l05594"></a><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html">05594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html">cvmx_sriomaintx_pri_dev_id_s</a> {
<a name="l05595"></a>05595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05596"></a>05596 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#ab6e0062a1bbfe9e70b7d47e2f1405a1d">reserved_24_31</a>               : 8;
<a name="l05597"></a>05597     uint32_t <a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#a0c5c567be23e729780155de4318fb115">id8</a>                          : 8;  <span class="comment">/**&lt; Primary 8-bit device ID. */</span>
<a name="l05598"></a>05598     uint32_t <a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#a2e3ddd472416e7a29be451130dce8be0">id16</a>                         : 16; <span class="comment">/**&lt; Primary 16-bit device ID. */</span>
<a name="l05599"></a>05599 <span class="preprocessor">#else</span>
<a name="l05600"></a><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#a2e3ddd472416e7a29be451130dce8be0">05600</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#a2e3ddd472416e7a29be451130dce8be0">id16</a>                         : 16;
<a name="l05601"></a><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#a0c5c567be23e729780155de4318fb115">05601</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#a0c5c567be23e729780155de4318fb115">id8</a>                          : 8;
<a name="l05602"></a><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#ab6e0062a1bbfe9e70b7d47e2f1405a1d">05602</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html#ab6e0062a1bbfe9e70b7d47e2f1405a1d">reserved_24_31</a>               : 8;
<a name="l05603"></a>05603 <span class="preprocessor">#endif</span>
<a name="l05604"></a>05604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#acc69c4cc531e733a0a38f92211b72ec0">s</a>;
<a name="l05605"></a><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#a7507c660fbe3afcbc7b80b9a3373412d">05605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html">cvmx_sriomaintx_pri_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#a7507c660fbe3afcbc7b80b9a3373412d">cn63xx</a>;
<a name="l05606"></a><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#a54be3315168f89fd0709d74ac3b9e903">05606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html">cvmx_sriomaintx_pri_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#a54be3315168f89fd0709d74ac3b9e903">cn63xxp1</a>;
<a name="l05607"></a><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#aa36eeda3a755dc54702e7557f70b6333">05607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html">cvmx_sriomaintx_pri_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#aa36eeda3a755dc54702e7557f70b6333">cn66xx</a>;
<a name="l05608"></a><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#a1cf7149ad681ba6d04accb4da6e69fe9">05608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__pri__dev__id_1_1cvmx__sriomaintx__pri__dev__id__s.html">cvmx_sriomaintx_pri_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html#a1cf7149ad681ba6d04accb4da6e69fe9">cnf75xx</a>;
<a name="l05609"></a>05609 };
<a name="l05610"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a50eb63486d0f8a6dfd5b08534c06cbb8">05610</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html" title="cvmx_sriomaint::_pri_dev_id">cvmx_sriomaintx_pri_dev_id</a> <a class="code" href="unioncvmx__sriomaintx__pri__dev__id.html" title="cvmx_sriomaint::_pri_dev_id">cvmx_sriomaintx_pri_dev_id_t</a>;
<a name="l05611"></a>05611 <span class="comment"></span>
<a name="l05612"></a>05612 <span class="comment">/**</span>
<a name="l05613"></a>05613 <span class="comment"> * cvmx_sriomaint#_sec_dev_ctrl</span>
<a name="l05614"></a>05614 <span class="comment"> *</span>
<a name="l05615"></a>05615 <span class="comment"> * This register enables the secondary 8 and 16 bit device IDs used for large and small</span>
<a name="l05616"></a>05616 <span class="comment"> * transport.</span>
<a name="l05617"></a>05617 <span class="comment"> * The corresponding secondary ID must be written before the ID is enabled.  The secondary IDs</span>
<a name="l05618"></a>05618 <span class="comment"> * should not be enabled if the values of the primary and secondary IDs are identical.</span>
<a name="l05619"></a>05619 <span class="comment"> */</span>
<a name="l05620"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html">05620</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html" title="cvmx_sriomaint::_sec_dev_ctrl">cvmx_sriomaintx_sec_dev_ctrl</a> {
<a name="l05621"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a64a8fe4b3188a4c58d391a62479c3dcc">05621</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a64a8fe4b3188a4c58d391a62479c3dcc">u32</a>;
<a name="l05622"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html">05622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html">cvmx_sriomaintx_sec_dev_ctrl_s</a> {
<a name="l05623"></a>05623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05624"></a>05624 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#a1778c4715606f7e25d37294d0ae2fb7c">reserved_2_31</a>                : 30;
<a name="l05625"></a>05625     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#ae9cc63faf9ecb3040d41c563e7296588">enable8</a>                      : 1;  <span class="comment">/**&lt; Enable matches to secondary 8-bit device ID. */</span>
<a name="l05626"></a>05626     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#a3469a4948b22bdf4b5d26281cadebb80">enable16</a>                     : 1;  <span class="comment">/**&lt; Enable matches to secondary 16-bit device ID. */</span>
<a name="l05627"></a>05627 <span class="preprocessor">#else</span>
<a name="l05628"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#a3469a4948b22bdf4b5d26281cadebb80">05628</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#a3469a4948b22bdf4b5d26281cadebb80">enable16</a>                     : 1;
<a name="l05629"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#ae9cc63faf9ecb3040d41c563e7296588">05629</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#ae9cc63faf9ecb3040d41c563e7296588">enable8</a>                      : 1;
<a name="l05630"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#a1778c4715606f7e25d37294d0ae2fb7c">05630</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html#a1778c4715606f7e25d37294d0ae2fb7c">reserved_2_31</a>                : 30;
<a name="l05631"></a>05631 <span class="preprocessor">#endif</span>
<a name="l05632"></a>05632 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a2cea64c97104573ca470ffa18b6a03f4">s</a>;
<a name="l05633"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#ae3c2a77e3a2458fcc8399dcfdc7295b7">05633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html">cvmx_sriomaintx_sec_dev_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#ae3c2a77e3a2458fcc8399dcfdc7295b7">cn63xx</a>;
<a name="l05634"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a4d1aa680cb217b5aa669671bd5b93081">05634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html">cvmx_sriomaintx_sec_dev_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a4d1aa680cb217b5aa669671bd5b93081">cn63xxp1</a>;
<a name="l05635"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a374edb465406b866d448ad18be3860a8">05635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html">cvmx_sriomaintx_sec_dev_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a374edb465406b866d448ad18be3860a8">cn66xx</a>;
<a name="l05636"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a0addc2fe8cffa1b398e413a78cae467d">05636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__ctrl_1_1cvmx__sriomaintx__sec__dev__ctrl__s.html">cvmx_sriomaintx_sec_dev_ctrl_s</a> <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html#a0addc2fe8cffa1b398e413a78cae467d">cnf75xx</a>;
<a name="l05637"></a>05637 };
<a name="l05638"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a38b267c37241634c764d3ed4800f10e6">05638</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html" title="cvmx_sriomaint::_sec_dev_ctrl">cvmx_sriomaintx_sec_dev_ctrl</a> <a class="code" href="unioncvmx__sriomaintx__sec__dev__ctrl.html" title="cvmx_sriomaint::_sec_dev_ctrl">cvmx_sriomaintx_sec_dev_ctrl_t</a>;
<a name="l05639"></a>05639 <span class="comment"></span>
<a name="l05640"></a>05640 <span class="comment">/**</span>
<a name="l05641"></a>05641 <span class="comment"> * cvmx_sriomaint#_sec_dev_id</span>
<a name="l05642"></a>05642 <span class="comment"> *</span>
<a name="l05643"></a>05643 <span class="comment"> * Secondary 8 and 16 bit device IDs.</span>
<a name="l05644"></a>05644 <span class="comment"> * This register defines the secondary 8 and 16 bit device IDs used for large and small</span>
<a name="l05645"></a>05645 <span class="comment"> * transport.</span>
<a name="l05646"></a>05646 <span class="comment"> * The corresponding secondary ID must be written before the ID is enabled in the</span>
<a name="l05647"></a>05647 <span class="comment"> * SRIOMAINT()_SEC_DEV_CTRL register.  The primary set of device IDs are located in</span>
<a name="l05648"></a>05648 <span class="comment"> * SRIOMAINT()_PRI_DEV_ID register.  The secondary IDs should not be written to the same</span>
<a name="l05649"></a>05649 <span class="comment"> * values as the corresponding primary IDs.</span>
<a name="l05650"></a>05650 <span class="comment"> */</span>
<a name="l05651"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html">05651</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html" title="cvmx_sriomaint::_sec_dev_id">cvmx_sriomaintx_sec_dev_id</a> {
<a name="l05652"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#a4f910c4332ebc97ad964e2a222cfec4c">05652</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#a4f910c4332ebc97ad964e2a222cfec4c">u32</a>;
<a name="l05653"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html">05653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html">cvmx_sriomaintx_sec_dev_id_s</a> {
<a name="l05654"></a>05654 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05655"></a>05655 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#a20f0daceca8874da7c0b1e3cea92af1d">reserved_24_31</a>               : 8;
<a name="l05656"></a>05656     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#a0382cb15591bc550378f9754e5793ce8">id8</a>                          : 8;  <span class="comment">/**&lt; Secondary 8-bit device ID. */</span>
<a name="l05657"></a>05657     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#ab20d696ff72bcf4ff6b57e34b1977fd5">id16</a>                         : 16; <span class="comment">/**&lt; Secondary 16-bit device ID. */</span>
<a name="l05658"></a>05658 <span class="preprocessor">#else</span>
<a name="l05659"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#ab20d696ff72bcf4ff6b57e34b1977fd5">05659</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#ab20d696ff72bcf4ff6b57e34b1977fd5">id16</a>                         : 16;
<a name="l05660"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#a0382cb15591bc550378f9754e5793ce8">05660</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#a0382cb15591bc550378f9754e5793ce8">id8</a>                          : 8;
<a name="l05661"></a><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#a20f0daceca8874da7c0b1e3cea92af1d">05661</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html#a20f0daceca8874da7c0b1e3cea92af1d">reserved_24_31</a>               : 8;
<a name="l05662"></a>05662 <span class="preprocessor">#endif</span>
<a name="l05663"></a>05663 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#a4da668d26a0cce217875eb94b92d61d2">s</a>;
<a name="l05664"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#ac572f2ba23c005eb824d16a1e232c0a5">05664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html">cvmx_sriomaintx_sec_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#ac572f2ba23c005eb824d16a1e232c0a5">cn63xx</a>;
<a name="l05665"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#aac83c276b4be634dbdb4337496cc758d">05665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html">cvmx_sriomaintx_sec_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#aac83c276b4be634dbdb4337496cc758d">cn63xxp1</a>;
<a name="l05666"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#aa9ee6357d72fe018118e76597b46631c">05666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html">cvmx_sriomaintx_sec_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#aa9ee6357d72fe018118e76597b46631c">cn66xx</a>;
<a name="l05667"></a><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#a16d821af7f09d862900e5aa4988b53c7">05667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__sec__dev__id_1_1cvmx__sriomaintx__sec__dev__id__s.html">cvmx_sriomaintx_sec_dev_id_s</a>   <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html#a16d821af7f09d862900e5aa4988b53c7">cnf75xx</a>;
<a name="l05668"></a>05668 };
<a name="l05669"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a488bed906a3fbb06a9e63f3fc4931595">05669</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html" title="cvmx_sriomaint::_sec_dev_id">cvmx_sriomaintx_sec_dev_id</a> <a class="code" href="unioncvmx__sriomaintx__sec__dev__id.html" title="cvmx_sriomaint::_sec_dev_id">cvmx_sriomaintx_sec_dev_id_t</a>;
<a name="l05670"></a>05670 <span class="comment"></span>
<a name="l05671"></a>05671 <span class="comment">/**</span>
<a name="l05672"></a>05672 <span class="comment"> * cvmx_sriomaint#_serial_lane_hdr</span>
<a name="l05673"></a>05673 <span class="comment"> *</span>
<a name="l05674"></a>05674 <span class="comment"> * The error management extensions block header register contains the EF_PTR to the next EF_BLK</span>
<a name="l05675"></a>05675 <span class="comment"> * and the EF_ID that identifies this as the serial lane status block.</span>
<a name="l05676"></a>05676 <span class="comment"> */</span>
<a name="l05677"></a><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html">05677</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html" title="cvmx_sriomaint::_serial_lane_hdr">cvmx_sriomaintx_serial_lane_hdr</a> {
<a name="l05678"></a><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a74f9c1743dda6bc4c571c0a35e7b0e46">05678</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a74f9c1743dda6bc4c571c0a35e7b0e46">u32</a>;
<a name="l05679"></a><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html">05679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html">cvmx_sriomaintx_serial_lane_hdr_s</a> {
<a name="l05680"></a>05680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05681"></a>05681 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html#a836603d3ae1571e03a79ee5c76b81847">ef_ptr</a>                       : 16; <span class="comment">/**&lt; Pointer to the next block in the extended features</span>
<a name="l05682"></a>05682 <span class="comment">                                                         data structure. */</span>
<a name="l05683"></a>05683     uint32_t <a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html#a6706489d8e0b3da871e6580fc55d964c">ef_id</a>                        : 16; <span class="comment">/**&lt; ID. */</span>
<a name="l05684"></a>05684 <span class="preprocessor">#else</span>
<a name="l05685"></a><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html#a6706489d8e0b3da871e6580fc55d964c">05685</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html#a6706489d8e0b3da871e6580fc55d964c">ef_id</a>                        : 16;
<a name="l05686"></a><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html#a836603d3ae1571e03a79ee5c76b81847">05686</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html#a836603d3ae1571e03a79ee5c76b81847">ef_ptr</a>                       : 16;
<a name="l05687"></a>05687 <span class="preprocessor">#endif</span>
<a name="l05688"></a>05688 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#ab9057c9e8685dd9a53661b0dad92d3b9">s</a>;
<a name="l05689"></a><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a0c8256a31d2c4cc1e67e925d714ed5d8">05689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html">cvmx_sriomaintx_serial_lane_hdr_s</a> <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a0c8256a31d2c4cc1e67e925d714ed5d8">cn63xx</a>;
<a name="l05690"></a><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#ad9010716e2cc58c6ba1e9613bddbb684">05690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html">cvmx_sriomaintx_serial_lane_hdr_s</a> <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#ad9010716e2cc58c6ba1e9613bddbb684">cn63xxp1</a>;
<a name="l05691"></a><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a5c4ffb5eb343f416df94389c614601ac">05691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html">cvmx_sriomaintx_serial_lane_hdr_s</a> <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a5c4ffb5eb343f416df94389c614601ac">cn66xx</a>;
<a name="l05692"></a><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a4051987d327605367f82db881429ac57">05692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__serial__lane__hdr_1_1cvmx__sriomaintx__serial__lane__hdr__s.html">cvmx_sriomaintx_serial_lane_hdr_s</a> <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html#a4051987d327605367f82db881429ac57">cnf75xx</a>;
<a name="l05693"></a>05693 };
<a name="l05694"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#aa68fa4d44952b3195cc5774477fdbe35">05694</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html" title="cvmx_sriomaint::_serial_lane_hdr">cvmx_sriomaintx_serial_lane_hdr</a> <a class="code" href="unioncvmx__sriomaintx__serial__lane__hdr.html" title="cvmx_sriomaint::_serial_lane_hdr">cvmx_sriomaintx_serial_lane_hdr_t</a>;
<a name="l05695"></a>05695 <span class="comment"></span>
<a name="l05696"></a>05696 <span class="comment">/**</span>
<a name="l05697"></a>05697 <span class="comment"> * cvmx_sriomaint#_src_ops</span>
<a name="l05698"></a>05698 <span class="comment"> *</span>
<a name="l05699"></a>05699 <span class="comment"> * This register shows the operations specified in the SRIO()_IP_FEATURE registers.</span>
<a name="l05700"></a>05700 <span class="comment"> *</span>
<a name="l05701"></a>05701 <span class="comment"> */</span>
<a name="l05702"></a><a class="code" href="unioncvmx__sriomaintx__src__ops.html">05702</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__src__ops.html" title="cvmx_sriomaint::_src_ops">cvmx_sriomaintx_src_ops</a> {
<a name="l05703"></a><a class="code" href="unioncvmx__sriomaintx__src__ops.html#a8d95ff8ae7c628015cc43ffb2cc7b67f">05703</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__src__ops.html#a8d95ff8ae7c628015cc43ffb2cc7b67f">u32</a>;
<a name="l05704"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html">05704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html">cvmx_sriomaintx_src_ops_s</a> {
<a name="l05705"></a>05705 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05706"></a>05706 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#adbc9545ac5a50f574fc9b1c9ded19434">gsm_read</a>                     : 1;  <span class="comment">/**&lt; PE does not support read home operations.</span>
<a name="l05707"></a>05707 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;31&gt;. */</span>
<a name="l05708"></a>05708     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#abbb03a4587fe3cc0678c0dd179553a5c">i_read</a>                       : 1;  <span class="comment">/**&lt; PE does not support instruction read.</span>
<a name="l05709"></a>05709 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;30&gt;. */</span>
<a name="l05710"></a>05710     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a8778ab482bd03d78a73302dcd3f03558">rd_own</a>                       : 1;  <span class="comment">/**&lt; PE does not support read for ownership.</span>
<a name="l05711"></a>05711 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;29&gt;. */</span>
<a name="l05712"></a>05712     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a79158fcb1adbcc902f90eafcedba8825">d_invald</a>                     : 1;  <span class="comment">/**&lt; PE does not support data cache invalidate.</span>
<a name="l05713"></a>05713 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;28&gt;. */</span>
<a name="l05714"></a>05714     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a9b304f6e0211c774c670bb2f5cb6a554">castout</a>                      : 1;  <span class="comment">/**&lt; PE does not support castout operations.</span>
<a name="l05715"></a>05715 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;27&gt;. */</span>
<a name="l05716"></a>05716     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a01470cf8229b57549b77c21a2f450d44">d_flush</a>                      : 1;  <span class="comment">/**&lt; PE does not support data cache flush.</span>
<a name="l05717"></a>05717 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;26&gt;. */</span>
<a name="l05718"></a>05718     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ae23600ddf9d6f71510449b5d77179501">io_read</a>                      : 1;  <span class="comment">/**&lt; PE does not support IO read.</span>
<a name="l05719"></a>05719 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;25&gt;. */</span>
<a name="l05720"></a>05720     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#abaea032690441d5c66382ec6f6117a38">i_invald</a>                     : 1;  <span class="comment">/**&lt; PE does not support instruction cache invalidate.</span>
<a name="l05721"></a>05721 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;24&gt;. */</span>
<a name="l05722"></a>05722     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#affdf8257ea91b85b500781bef5d3cbef">tlb_inv</a>                      : 1;  <span class="comment">/**&lt; PE does not support TLB entry invalidate.</span>
<a name="l05723"></a>05723 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;23&gt;. */</span>
<a name="l05724"></a>05724     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a75173a8e2c406e940e0f0eb97f44fd15">tlb_invs</a>                     : 1;  <span class="comment">/**&lt; PE does not support TLB entry invalidate sync.</span>
<a name="l05725"></a>05725 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;22&gt;. */</span>
<a name="l05726"></a>05726     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a3e6734d371edeb73e2fa3d7f9c5649ec">reserved_16_21</a>               : 6;
<a name="l05727"></a>05727     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#af778a506f2b7f1e99251717af92410fb">read</a>                         : 1;  <span class="comment">/**&lt; PE can support Nread operations.</span>
<a name="l05728"></a>05728 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;15&gt;. */</span>
<a name="l05729"></a>05729     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a0caff912c4917a122a0235094be77340">write</a>                        : 1;  <span class="comment">/**&lt; PE can support Nwrite operations.</span>
<a name="l05730"></a>05730 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;14&gt;. */</span>
<a name="l05731"></a>05731     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a97288585fe648fe79bde2f9fe03d9730">swrite</a>                       : 1;  <span class="comment">/**&lt; PE can support Swrite operations.</span>
<a name="l05732"></a>05732 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;13&gt;. */</span>
<a name="l05733"></a>05733     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a60c45ccd9172d66ef5cf8d74bb79d017">write_r</a>                      : 1;  <span class="comment">/**&lt; PE can support write with response operations.</span>
<a name="l05734"></a>05734 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;12&gt;. */</span>
<a name="l05735"></a>05735     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a0fae0fc74c657bca71e308bec88dc74a">msg</a>                          : 1;  <span class="comment">/**&lt; PE can support data message operations.</span>
<a name="l05736"></a>05736 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;11&gt;. */</span>
<a name="l05737"></a>05737     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a5664d752ba7a4838f27598507d71c618">doorbell</a>                     : 1;  <span class="comment">/**&lt; PE can support doorbell operations.</span>
<a name="l05738"></a>05738 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;10&gt;. */</span>
<a name="l05739"></a>05739     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ad5de04fd2e634106583b19a18d083a54">compswap</a>                     : 1;  <span class="comment">/**&lt; PE does not support atomic compare and swap.</span>
<a name="l05740"></a>05740 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;9&gt;. */</span>
<a name="l05741"></a>05741     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a82ee82968bfd8be88e04eaa8176d6c7b">testswap</a>                     : 1;  <span class="comment">/**&lt; PE does not support atomic test and swap.</span>
<a name="l05742"></a>05742 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;8&gt;. */</span>
<a name="l05743"></a>05743     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a40c5155eb5db3ffb2929130dddae3a7c">atom_inc</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic increment operations.</span>
<a name="l05744"></a>05744 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;7&gt;. */</span>
<a name="l05745"></a>05745     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#aabd30e4c8781b4e75205157896872799">atom_dec</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic decrement operations.</span>
<a name="l05746"></a>05746 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;6&gt;. */</span>
<a name="l05747"></a>05747     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a4e8ea656980591b2f3b173c1ffab9713">atom_set</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic set operations.</span>
<a name="l05748"></a>05748 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;5&gt;. */</span>
<a name="l05749"></a>05749     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ab53256336ce5074965e06036f12d590c">atom_clr</a>                     : 1;  <span class="comment">/**&lt; PE can support atomic clear operations.</span>
<a name="l05750"></a>05750 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;4&gt;. */</span>
<a name="l05751"></a>05751     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a683b4566bc5815cd00bd39a6e2f99b7a">atom_swp</a>                     : 1;  <span class="comment">/**&lt; PE does not support atomic swap.</span>
<a name="l05752"></a>05752 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;3&gt;. */</span>
<a name="l05753"></a>05753     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a064cc0b1fb1bbd9b5b3cece854fe39c4">port_wr</a>                      : 1;  <span class="comment">/**&lt; PE can port write operations.</span>
<a name="l05754"></a>05754 <span class="comment">                                                         This is a RO copy of SRIO()_IP_FEATURE[OPS]&lt;2&gt;. */</span>
<a name="l05755"></a>05755     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a6a687f7285d312332acad9ce449e87f1">reserved_0_1</a>                 : 2;
<a name="l05756"></a>05756 <span class="preprocessor">#else</span>
<a name="l05757"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a6a687f7285d312332acad9ce449e87f1">05757</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a6a687f7285d312332acad9ce449e87f1">reserved_0_1</a>                 : 2;
<a name="l05758"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a064cc0b1fb1bbd9b5b3cece854fe39c4">05758</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a064cc0b1fb1bbd9b5b3cece854fe39c4">port_wr</a>                      : 1;
<a name="l05759"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a683b4566bc5815cd00bd39a6e2f99b7a">05759</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a683b4566bc5815cd00bd39a6e2f99b7a">atom_swp</a>                     : 1;
<a name="l05760"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ab53256336ce5074965e06036f12d590c">05760</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ab53256336ce5074965e06036f12d590c">atom_clr</a>                     : 1;
<a name="l05761"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a4e8ea656980591b2f3b173c1ffab9713">05761</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a4e8ea656980591b2f3b173c1ffab9713">atom_set</a>                     : 1;
<a name="l05762"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#aabd30e4c8781b4e75205157896872799">05762</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#aabd30e4c8781b4e75205157896872799">atom_dec</a>                     : 1;
<a name="l05763"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a40c5155eb5db3ffb2929130dddae3a7c">05763</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a40c5155eb5db3ffb2929130dddae3a7c">atom_inc</a>                     : 1;
<a name="l05764"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a82ee82968bfd8be88e04eaa8176d6c7b">05764</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a82ee82968bfd8be88e04eaa8176d6c7b">testswap</a>                     : 1;
<a name="l05765"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ad5de04fd2e634106583b19a18d083a54">05765</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ad5de04fd2e634106583b19a18d083a54">compswap</a>                     : 1;
<a name="l05766"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a5664d752ba7a4838f27598507d71c618">05766</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a5664d752ba7a4838f27598507d71c618">doorbell</a>                     : 1;
<a name="l05767"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a0fae0fc74c657bca71e308bec88dc74a">05767</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a0fae0fc74c657bca71e308bec88dc74a">msg</a>                          : 1;
<a name="l05768"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a60c45ccd9172d66ef5cf8d74bb79d017">05768</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a60c45ccd9172d66ef5cf8d74bb79d017">write_r</a>                      : 1;
<a name="l05769"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a97288585fe648fe79bde2f9fe03d9730">05769</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a97288585fe648fe79bde2f9fe03d9730">swrite</a>                       : 1;
<a name="l05770"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a0caff912c4917a122a0235094be77340">05770</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a0caff912c4917a122a0235094be77340">write</a>                        : 1;
<a name="l05771"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#af778a506f2b7f1e99251717af92410fb">05771</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#af778a506f2b7f1e99251717af92410fb">read</a>                         : 1;
<a name="l05772"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a3e6734d371edeb73e2fa3d7f9c5649ec">05772</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a3e6734d371edeb73e2fa3d7f9c5649ec">reserved_16_21</a>               : 6;
<a name="l05773"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a75173a8e2c406e940e0f0eb97f44fd15">05773</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a75173a8e2c406e940e0f0eb97f44fd15">tlb_invs</a>                     : 1;
<a name="l05774"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#affdf8257ea91b85b500781bef5d3cbef">05774</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#affdf8257ea91b85b500781bef5d3cbef">tlb_inv</a>                      : 1;
<a name="l05775"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#abaea032690441d5c66382ec6f6117a38">05775</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#abaea032690441d5c66382ec6f6117a38">i_invald</a>                     : 1;
<a name="l05776"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ae23600ddf9d6f71510449b5d77179501">05776</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#ae23600ddf9d6f71510449b5d77179501">io_read</a>                      : 1;
<a name="l05777"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a01470cf8229b57549b77c21a2f450d44">05777</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a01470cf8229b57549b77c21a2f450d44">d_flush</a>                      : 1;
<a name="l05778"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a9b304f6e0211c774c670bb2f5cb6a554">05778</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a9b304f6e0211c774c670bb2f5cb6a554">castout</a>                      : 1;
<a name="l05779"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a79158fcb1adbcc902f90eafcedba8825">05779</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a79158fcb1adbcc902f90eafcedba8825">d_invald</a>                     : 1;
<a name="l05780"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a8778ab482bd03d78a73302dcd3f03558">05780</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#a8778ab482bd03d78a73302dcd3f03558">rd_own</a>                       : 1;
<a name="l05781"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#abbb03a4587fe3cc0678c0dd179553a5c">05781</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#abbb03a4587fe3cc0678c0dd179553a5c">i_read</a>                       : 1;
<a name="l05782"></a><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#adbc9545ac5a50f574fc9b1c9ded19434">05782</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html#adbc9545ac5a50f574fc9b1c9ded19434">gsm_read</a>                     : 1;
<a name="l05783"></a>05783 <span class="preprocessor">#endif</span>
<a name="l05784"></a>05784 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__src__ops.html#ac9d912586a77e08477c37f1dc6bd0df3">s</a>;
<a name="l05785"></a><a class="code" href="unioncvmx__sriomaintx__src__ops.html#a1dc93d0c01f01e2e7ecb65f01f40177d">05785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html">cvmx_sriomaintx_src_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__src__ops.html#a1dc93d0c01f01e2e7ecb65f01f40177d">cn63xx</a>;
<a name="l05786"></a><a class="code" href="unioncvmx__sriomaintx__src__ops.html#abfc6c87d975e7a533d0f1e43e0134455">05786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html">cvmx_sriomaintx_src_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__src__ops.html#abfc6c87d975e7a533d0f1e43e0134455">cn63xxp1</a>;
<a name="l05787"></a><a class="code" href="unioncvmx__sriomaintx__src__ops.html#ac7aa8657cdf2ef191cd71753c8f97a9d">05787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html">cvmx_sriomaintx_src_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__src__ops.html#ac7aa8657cdf2ef191cd71753c8f97a9d">cn66xx</a>;
<a name="l05788"></a><a class="code" href="unioncvmx__sriomaintx__src__ops.html#a0d584b1e031cc03455efd51a40f3c88d">05788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__src__ops_1_1cvmx__sriomaintx__src__ops__s.html">cvmx_sriomaintx_src_ops_s</a>      <a class="code" href="unioncvmx__sriomaintx__src__ops.html#a0d584b1e031cc03455efd51a40f3c88d">cnf75xx</a>;
<a name="l05789"></a>05789 };
<a name="l05790"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#adade85a8762a4cf703b835879e61e30a">05790</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__src__ops.html" title="cvmx_sriomaint::_src_ops">cvmx_sriomaintx_src_ops</a> <a class="code" href="unioncvmx__sriomaintx__src__ops.html" title="cvmx_sriomaint::_src_ops">cvmx_sriomaintx_src_ops_t</a>;
<a name="l05791"></a>05791 <span class="comment"></span>
<a name="l05792"></a>05792 <span class="comment">/**</span>
<a name="l05793"></a>05793 <span class="comment"> * cvmx_sriomaint#_tx_drop</span>
<a name="l05794"></a>05794 <span class="comment"> *</span>
<a name="l05795"></a>05795 <span class="comment"> * This register controls and provides status for dropping outgoing SRIO packets.  The DROP bit</span>
<a name="l05796"></a>05796 <span class="comment"> * should only be cleared when no packets are currently being dropped.  This can be guaranteed by</span>
<a name="l05797"></a>05797 <span class="comment"> * clearing SRIOMAINT()_PORT_0_CTL[O_ENABLE] before changing the DROP bit and</span>
<a name="l05798"></a>05798 <span class="comment"> * restoring the O_ENABLE afterwards.</span>
<a name="l05799"></a>05799 <span class="comment"> */</span>
<a name="l05800"></a><a class="code" href="unioncvmx__sriomaintx__tx__drop.html">05800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__tx__drop.html" title="cvmx_sriomaint::_tx_drop">cvmx_sriomaintx_tx_drop</a> {
<a name="l05801"></a><a class="code" href="unioncvmx__sriomaintx__tx__drop.html#a44746c2d6d91317af804e7190d43e7ce">05801</a>     uint32_t <a class="code" href="unioncvmx__sriomaintx__tx__drop.html#a44746c2d6d91317af804e7190d43e7ce">u32</a>;
<a name="l05802"></a><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html">05802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html">cvmx_sriomaintx_tx_drop_s</a> {
<a name="l05803"></a>05803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05804"></a>05804 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#ac9b0bf417c961411737f1e4d7d6398b9">reserved_17_31</a>               : 15;
<a name="l05805"></a>05805     uint32_t <a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#a5411dfb2497007ab8012497a2d7754d4">drop</a>                         : 1;  <span class="comment">/**&lt; All outgoing packets are dropped.  Any packets</span>
<a name="l05806"></a>05806 <span class="comment">                                                         requiring a response will return 1&apos;s after the</span>
<a name="l05807"></a>05807 <span class="comment">                                                         SRIOMAINT()_PORT_RT_CTL timeout expires.  This bit</span>
<a name="l05808"></a>05808 <span class="comment">                                                         is set automatically when the TTL Timeout occurs</span>
<a name="l05809"></a>05809 <span class="comment">                                                         or can be set by software and must always be</span>
<a name="l05810"></a>05810 <span class="comment">                                                         cleared by software. */</span>
<a name="l05811"></a>05811     uint32_t <a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#ae4b3451d8ed11801430ae36ce6d95378">drop_cnt</a>                     : 16; <span class="comment">/**&lt; Number of packets dropped by transmit logic.</span>
<a name="l05812"></a>05812 <span class="comment">                                                         Packets are dropped whenever a packet is ready to</span>
<a name="l05813"></a>05813 <span class="comment">                                                         be transmitted and a TTL Timeouts occur, the  DROP</span>
<a name="l05814"></a>05814 <span class="comment">                                                         bit is set or the SRIOMAINT()_ERB_ERR_RATE_THR</span>
<a name="l05815"></a>05815 <span class="comment">                                                         FAIL_TH has been reached and the DROP_PKT bit is</span>
<a name="l05816"></a>05816 <span class="comment">                                                         set in SRIOMAINT()_PORT_0_CTL.  This counter wraps</span>
<a name="l05817"></a>05817 <span class="comment">                                                         on overflow and is cleared only on reset. */</span>
<a name="l05818"></a>05818 <span class="preprocessor">#else</span>
<a name="l05819"></a><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#ae4b3451d8ed11801430ae36ce6d95378">05819</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#ae4b3451d8ed11801430ae36ce6d95378">drop_cnt</a>                     : 16;
<a name="l05820"></a><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#a5411dfb2497007ab8012497a2d7754d4">05820</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#a5411dfb2497007ab8012497a2d7754d4">drop</a>                         : 1;
<a name="l05821"></a><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#ac9b0bf417c961411737f1e4d7d6398b9">05821</a>     uint32_t <a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html#ac9b0bf417c961411737f1e4d7d6398b9">reserved_17_31</a>               : 15;
<a name="l05822"></a>05822 <span class="preprocessor">#endif</span>
<a name="l05823"></a>05823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriomaintx__tx__drop.html#ac71b971f3123691aaa7bdb415989a83e">s</a>;
<a name="l05824"></a><a class="code" href="unioncvmx__sriomaintx__tx__drop.html#aa6415e06f8d975d1a1cd76670541c0a9">05824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html">cvmx_sriomaintx_tx_drop_s</a>      <a class="code" href="unioncvmx__sriomaintx__tx__drop.html#aa6415e06f8d975d1a1cd76670541c0a9">cn63xx</a>;
<a name="l05825"></a><a class="code" href="unioncvmx__sriomaintx__tx__drop.html#a674d3e117f4d7caac070ca189892502f">05825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html">cvmx_sriomaintx_tx_drop_s</a>      <a class="code" href="unioncvmx__sriomaintx__tx__drop.html#a674d3e117f4d7caac070ca189892502f">cn66xx</a>;
<a name="l05826"></a><a class="code" href="unioncvmx__sriomaintx__tx__drop.html#a4f853f666d1bbc95738f496440b9660f">05826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriomaintx__tx__drop_1_1cvmx__sriomaintx__tx__drop__s.html">cvmx_sriomaintx_tx_drop_s</a>      <a class="code" href="unioncvmx__sriomaintx__tx__drop.html#a4f853f666d1bbc95738f496440b9660f">cnf75xx</a>;
<a name="l05827"></a>05827 };
<a name="l05828"></a><a class="code" href="cvmx-sriomaintx-defs_8h.html#a89b624bc7df06f1b814bf51d49fb2922">05828</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriomaintx__tx__drop.html" title="cvmx_sriomaint::_tx_drop">cvmx_sriomaintx_tx_drop</a> <a class="code" href="unioncvmx__sriomaintx__tx__drop.html" title="cvmx_sriomaint::_tx_drop">cvmx_sriomaintx_tx_drop_t</a>;
<a name="l05829"></a>05829 
<a name="l05830"></a>05830 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
