
---------- Begin Simulation Statistics ----------
final_tick                                 1074554400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 171392                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402808                       # Number of bytes of host memory used
host_op_rate                                   297829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.83                       # Real time elapsed on the host
host_tick_rate                               90866295                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2026814                       # Number of instructions simulated
sim_ops                                       3522025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1074554400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427571                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23988                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457415                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233324                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          427571                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194247                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482703                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10839                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12280                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2332042                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1902217                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24086                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339525                       # Number of branches committed
system.cpu.commit.bw_lim_events                585743                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          877344                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2026814                       # Number of instructions committed
system.cpu.commit.committedOps                3522025                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2296368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.533737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725540                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1149718     50.07%     50.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168778      7.35%     57.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166112      7.23%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       226017      9.84%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       585743     25.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2296368                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73320                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3467286                       # Number of committed integer instructions.
system.cpu.commit.loads                        484570                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20303      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2771845     78.70%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36675      1.04%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2895      0.08%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6210      0.18%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11188      0.32%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12102      0.34%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6511      0.18%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1200      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465462     13.22%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155230      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19108      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3522025                       # Class of committed instruction
system.cpu.commit.refs                         651869                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2026814                       # Number of Instructions Simulated
system.cpu.committedOps                       3522025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.325424                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.325424                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8037                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34475                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49596                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4652                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1017097                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4613304                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287736                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1121370                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24141                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85794                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      567292                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2081                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186337                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      482703                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234529                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2189185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2790406                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           696                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48282                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179685                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             321958                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244163                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038721                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2536138                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1212769     47.82%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71513      2.82%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57269      2.26%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74601      2.94%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1119986     44.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2536138                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120598                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66334                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213185600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213185600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213185600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213185600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213185200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213185200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       570000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4600000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4425200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76820000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76882400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76788400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1623045200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28621                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369662                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.507634                       # Inst execution rate
system.cpu.iew.exec_refs                       755318                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186330                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  696911                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599154                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                897                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196422                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4399316                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                568988                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34076                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4050088                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3267                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8789                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24141                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15006                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           618                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38965                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114582                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29122                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20630                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7991                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5681754                       # num instructions consuming a value
system.cpu.iew.wb_count                       4028213                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567037                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3221765                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.499491                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4035168                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6269058                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3478452                       # number of integer regfile writes
system.cpu.ipc                               0.754476                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754476                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26551      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3197783     78.30%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40481      0.99%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4475      0.11%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6869      0.17%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15165      0.37%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13893      0.34%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7118      0.17%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2252      0.06%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554255     13.57%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175383      4.29%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25176      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13485      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4084167                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90650                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              182631                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        87092                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132622                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3966966                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10540550                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3941121                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5144043                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4398281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4084167                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1035                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          877280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18712                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            303                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1300955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2536138                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672456                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161097     45.78%     45.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              166148      6.55%     52.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              292692     11.54%     63.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              332169     13.10%     76.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584032     23.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2536138                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.520320                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234644                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12314                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3689                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599154                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196422                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1529386                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2686387                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  835035                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4826395                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              119                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43637                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   336374                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17004                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4330                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11864260                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4539158                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6204812                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1150356                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74080                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24141                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170664                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1378394                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            156636                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7196949                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19568                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                861                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198105                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            909                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6109994                       # The number of ROB reads
system.cpu.rob.rob_writes                     9039474                       # The number of ROB writes
system.cpu.timesIdled                            1489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37756                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              420                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          626                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            627                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              109                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1316                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7867                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1309                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11994                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       935616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       935616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  935616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13303                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11125731                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28871769                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17468                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4077                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23421                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                863                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2050                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2050                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17468                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7746                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49525                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57271                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       170688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1425664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10126                       # Total snoops (count)
system.l2bus.snoopTraffic                       84416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29641                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014507                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119570                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29211     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      430      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29641                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20221596                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18708422                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3202797                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       231196                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231196                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231196                       # number of overall hits
system.cpu.icache.overall_hits::total          231196                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3332                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3332                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3332                       # number of overall misses
system.cpu.icache.overall_misses::total          3332                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    167817200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167817200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    167817200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167817200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50365.306122                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50365.306122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50365.306122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50365.306122                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          664                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2668                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2668                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2668                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2668                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134280800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134280800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134280800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134280800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011376                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50330.134933                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50330.134933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50330.134933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50330.134933                       # average overall mshr miss latency
system.cpu.icache.replacements                   2412                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231196                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231196                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3332                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3332                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    167817200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167817200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50365.306122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50365.306122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2668                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2668                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134280800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134280800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50330.134933                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50330.134933                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.449672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              211283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.596600                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.449672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            471724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           471724                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       659251                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           659251                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       659251                       # number of overall hits
system.cpu.dcache.overall_hits::total          659251                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35219                       # number of overall misses
system.cpu.dcache.overall_misses::total         35219                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1705914798                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1705914798                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1705914798                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1705914798                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       694470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694470                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694470                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48437.343423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48437.343423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48437.343423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48437.343423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               758                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.389182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           53                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1784                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2760                       # number of writebacks
system.cpu.dcache.writebacks::total              2760                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16850                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573429198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573429198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573429198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248323889                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    821753087                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018084                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45658.826180                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45658.826180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45658.826180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57870.866698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48768.729199                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1602600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1602600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48375.996136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48375.996136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473839600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473839600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45084.643197                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45084.643197                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103314798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103314798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49409.276901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49409.276901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99589598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99589598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48604.000976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48604.000976                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4291                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4291                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248323889                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248323889                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57870.866698                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57870.866698                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.771265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.828384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.879099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.892166                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1405790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1405790                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             841                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5018                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          843                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6702                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            841                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5018                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          843                       # number of overall hits
system.l2cache.overall_hits::total               6702                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1825                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7540                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3448                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12813                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1825                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7540                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3448                       # number of overall misses
system.l2cache.overall_misses::total            12813                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123986800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    515897200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238916482                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    878800482                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123986800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    515897200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238916482                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    878800482                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2666                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12558                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4291                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19515                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2666                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12558                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4291                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19515                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.684546                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.600414                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.803542                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656572                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.684546                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.600414                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.803542                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656572                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67937.972603                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68421.379310                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69291.323086                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68586.629361                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67937.972603                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68421.379310                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69291.323086                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68586.629361                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1316                       # number of writebacks
system.l2cache.writebacks::total                 1316                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1825                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7534                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12791                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1825                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7534                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          512                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13303                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    109386800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455450400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210849701                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    775686901                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    109386800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455450400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210849701                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     30905514                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    806592415                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.684546                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599936                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.799814                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655445                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.684546                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599936                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.799814                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681681                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59937.972603                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60452.667905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61436.393065                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60643.178876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59937.972603                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60452.667905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61436.393065                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60362.332031                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60632.369766                       # average overall mshr miss latency
system.l2cache.replacements                      9260                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          512                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          512                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     30905514                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     30905514                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60362.332031                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60362.332031                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          740                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              740                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90930000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90930000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2050                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2050                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639024                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639024                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69412.213740                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69412.213740                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1309                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1309                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80442800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80442800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638537                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638537                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61453.628724                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61453.628724                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          841                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4278                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          843                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5962                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1825                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3448                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11503                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123986800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424967200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238916482                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787870482                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2666                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10508                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4291                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17465                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.684546                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592882                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.803542                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658632                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67937.972603                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68213.033708                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69291.323086                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68492.609059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1825                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    109386800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375007600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210849701                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    695244101                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.684546                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592406                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.799814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59937.972603                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60242.184739                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61436.393065                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60550.783923                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3704.053974                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25359                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9260                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.738553                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.065944                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   275.641029                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2340.525841                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.803340                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.017820                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002946                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067295                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.571417                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230177                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904310                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1184                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          159                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1773                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315324                       # Number of tag accesses
system.l2cache.tags.data_accesses              315324                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1074554400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          482176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        32768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              851392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1825                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7534                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3432                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          512                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13303                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1316                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1316                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108696219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448721814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    204408451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30494501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              792320984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108696219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108696219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78380397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78380397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78380397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108696219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448721814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    204408451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30494501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             870701381                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1087307200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15461953                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403832                       # Number of bytes of host memory used
host_op_rate                                 26879383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                               96218846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2047777                       # Number of instructions simulated
sim_ops                                       3562184                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12752800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3986                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               688                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3665                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1952                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2034                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4839                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     551                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          458                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     16696                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10402                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               688                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3406                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6075                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9912                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20963                       # Number of instructions committed
system.cpu.commit.committedOps                  40159                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        23153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.734505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.664098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         8763     37.85%     37.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3582     15.47%     53.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1922      8.30%     61.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2811     12.14%     73.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6075     26.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        23153                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      19237                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  365                       # Number of function calls committed.
system.cpu.commit.int_insts                     24840                       # Number of committed integer instructions.
system.cpu.commit.loads                          3481                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          171      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            23295     58.01%     58.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     58.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.12%     58.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1430      3.56%     62.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.08%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.06%     62.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2638      6.57%     68.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.13%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            787      1.96%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.06%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1798      4.48%     75.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1573      3.92%     79.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          790      1.97%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         2565      6.39%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1011      2.52%     90.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            640      1.59%     91.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2470      6.15%     97.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          807      2.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             40159                       # Class of committed instruction
system.cpu.commit.refs                           4928                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20963                       # Number of Instructions Simulated
system.cpu.committedOps                         40159                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.520870                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.520870                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4170                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  56355                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     5880                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     14503                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    692                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   703                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4284                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1659                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4839                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4770                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         18761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    99                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          30955                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.151778                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               6495                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2503                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.970924                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              25948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.292392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.868047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9588     36.95%     36.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      743      2.86%     39.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1192      4.59%     44.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1344      5.18%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13081     50.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                25948                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     38388                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19913                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1832800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1832800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       178800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       178800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       178800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       179200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1139200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1134800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       636400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       634800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       639200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       18835200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            5934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  721                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3580                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.444169                       # Inst execution rate
system.cpu.iew.exec_refs                         5942                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1659                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3021                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  4751                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                87                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2023                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               50072                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4283                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1306                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 46043                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    692                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    12                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              209                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1270                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          577                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          541                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            180                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     41462                       # num instructions consuming a value
system.cpu.iew.wb_count                         45642                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.697168                       # average fanout of values written-back
system.cpu.iew.wb_producers                     28906                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.431591                       # insts written-back per cycle
system.cpu.iew.wb_sent                          45817                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    33324                       # number of integer regfile reads
system.cpu.int_regfile_writes                   19765                       # number of integer regfile writes
system.cpu.ipc                               0.657518                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657518                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               261      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27490     58.06%     58.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.11%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1757      3.71%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.07%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.09%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3013      6.36%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   84      0.18%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 883      1.86%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 53      0.11%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            2026      4.28%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1642      3.47%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             823      1.74%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2822      5.96%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1327      2.80%     89.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 800      1.69%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3193      6.74%     97.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1048      2.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  47349                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22378                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               44814                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        21548                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              28053                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  24710                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              76105                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        24094                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             31935                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      50051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     47349                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               273                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         25948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.824765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.625141                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9321     35.92%     35.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2764     10.65%     46.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3213     12.38%     58.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4441     17.11%     76.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6209     23.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           25948                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.485133                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4770                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               14                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 4751                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2023                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   14804                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            31882                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3576                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 43728                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     52                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     6511                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                123990                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  54192                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               59172                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     14503                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    115                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    692                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   320                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15442                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             44448                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            41896                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       559                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        67149                       # The number of ROB reads
system.cpu.rob.rob_writes                      102941                       # The number of ROB writes
system.cpu.timesIdled                              51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            243                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           90                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 88                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict               74                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                88                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      88    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  88                       # Request fanout histogram
system.membus.reqLayer2.occupancy               96801                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             186599                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 121                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            26                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               184                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            122                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          235                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          129                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     364                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                89                       # Total snoops (count)
system.l2bus.snoopTraffic                        1024                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                211                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014218                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118670                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      208     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  211                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               51600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               106397                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               93600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        12752800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4674                       # number of overall hits
system.cpu.icache.overall_hits::total            4674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           96                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           96                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      5115200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5115200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      5115200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5115200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4770                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4770                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020126                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53283.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53283.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53283.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53283.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           79                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           79                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4358400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4358400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4358400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4358400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016562                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016562                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016562                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016562                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55169.620253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55169.620253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55169.620253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55169.620253                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           96                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      5115200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5115200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53283.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53283.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           79                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4358400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4358400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55169.620253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55169.620253                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                78                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.756410                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9618                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5452                       # number of overall hits
system.cpu.dcache.overall_hits::total            5452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2974800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2974800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2974800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2974800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012319                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43747.058824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43747.058824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43747.058824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43747.058824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1816000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        94796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1910796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46564.102564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46564.102564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46564.102564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        23699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44437.116279                       # average overall mshr miss latency
system.cpu.dcache.replacements                     43                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2974800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2974800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43747.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43747.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46564.102564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46564.102564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        94796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        94796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        23699                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        23699                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                43                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.627907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   809.588106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   214.411894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.790613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.209387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11083                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            64                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                89                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           64                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               89                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      4138400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1642800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        65599                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5846799                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      4138400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1642800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        65599                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5846799                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           79                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             122                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           79                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            122                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.810127                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.615385                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.729508                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.810127                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.615385                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.729508                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64662.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        68450                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65694.370787                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64662.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        68450                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65694.370787                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             16                       # number of writebacks
system.l2cache.writebacks::total                   16                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           64                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           64                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      3634400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1450800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      5142799                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      3634400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1450800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5142799                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.810127                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.615385                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.729508                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.810127                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.615385                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.729508                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56787.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        60450                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57784.258427                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56787.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        60450                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57784.258427                       # average overall mshr miss latency
system.l2cache.replacements                        89                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           64                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           89                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      4138400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1642800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        65599                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5846799                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.810127                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.615385                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.729508                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64662.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        68450                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65694.370787                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           64                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           89                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      3634400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1450800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      5142799                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.810127                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615385                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.729508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56787.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60450                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57784.258427                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    262                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   89                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.943820                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.895646                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   952.967664                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1940.897747                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1043.166708                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.072235                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.232658                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.473852                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.254679                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1162                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1015                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1918                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.283691                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.716309                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2033                       # Number of tag accesses
system.l2cache.tags.data_accesses                2033                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     12752800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            4032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                5632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           4032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               63                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   88                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          316165862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          120444138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5018506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              441628505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     316165862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         316165862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80296092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80296092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80296092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         316165862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         120444138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5018506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             521924597                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1131944000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5924130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415096                       # Number of bytes of host memory used
host_op_rate                                 10322880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.35                       # Real time elapsed on the host
host_tick_rate                              127293041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2076865                       # Number of instructions simulated
sim_ops                                       3619683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44636800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10436                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1556                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9826                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2755                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10436                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7681                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11361                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     578                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1319                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     37596                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23728                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1598                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5875                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8481                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28102                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29088                       # Number of instructions committed
system.cpu.commit.committedOps                  57499                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        60925                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.943767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.482202                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        39793     65.31%     65.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5223      8.57%     73.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3932      6.45%     80.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3496      5.74%     86.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8481     13.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        60925                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3693                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  358                       # Number of function calls committed.
system.cpu.commit.int_insts                     55828                       # Number of committed integer instructions.
system.cpu.commit.loads                          8153                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          375      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            42185     73.37%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.09%     74.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.38%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            180      0.31%     74.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.42%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.22%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             332      0.58%     76.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.02%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             422      0.73%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            414      0.72%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            87      0.15%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           10      0.02%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7103     12.35%     90.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3964      6.89%     96.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1050      1.83%     98.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          729      1.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             57499                       # Class of committed instruction
system.cpu.commit.refs                          12846                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29088                       # Number of Instructions Simulated
system.cpu.committedOps                         57499                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.836359                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.836359                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           67                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          201                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          346                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            46                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20324                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  97115                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    21484                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     23875                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1614                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1765                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       10788                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           123                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5731                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       11361                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6643                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         43166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   614                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          53693                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           265                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3228                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.101808                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              23946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3333                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.481155                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              69062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.541948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.887114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    40074     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1553      2.25%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1625      2.35%     62.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1553      2.25%     64.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24257     35.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                69062                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5380                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3164                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        67600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        68000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        54000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        53600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        53200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        53200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       182400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       184800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       185600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1724400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1726800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1720000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1721200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30431600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           42530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1973                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7090                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.669403                       # Inst execution rate
system.cpu.iew.exec_refs                        16479                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5718                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12138                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12156                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                230                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6547                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               85587                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 10761                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2251                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 74700                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   404                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1614                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   498                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              435                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4005                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1854                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1789                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            184                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     82154                       # num instructions consuming a value
system.cpu.iew.wb_count                         73563                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617998                       # average fanout of values written-back
system.cpu.iew.wb_producers                     50771                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.659214                       # insts written-back per cycle
system.cpu.iew.wb_sent                          74055                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   106717                       # number of integer regfile reads
system.cpu.int_regfile_writes                   57841                       # number of integer regfile writes
system.cpu.ipc                               0.260664                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.260664                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               872      1.13%      1.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56121     72.93%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.07%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   287      0.37%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 269      0.35%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.35%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  158      0.21%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  517      0.67%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.02%     76.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  550      0.71%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 441      0.57%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                160      0.21%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              10      0.01%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9807     12.74%     90.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5142      6.68%     97.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1473      1.91%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            809      1.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  76948                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4787                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                9634                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4489                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7193                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  71289                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             214038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        69074                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            106511                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      85229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     76948                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 358                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               711                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            220                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         69062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.114187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.542811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               41434     60.00%     60.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5267      7.63%     67.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5708      8.27%     75.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6347      9.19%     85.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10306     14.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           69062                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.689548                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6689                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            99                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               261                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              278                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12156                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6547                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32199                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           111592                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14230                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 67208                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    552                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    22787                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    576                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    40                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                236309                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  93228                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              107253                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     24209                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1798                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1614                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3267                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    40070                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7281                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           136950                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2955                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                167                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2981                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            182                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       138045                       # The number of ROB reads
system.cpu.rob.rob_writes                      179413                       # The number of ROB writes
system.cpu.timesIdled                             508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           67                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2452                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               67                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           49                       # Transaction distribution
system.membus.trans_dist::CleanEvict              597                       # Transaction distribution
system.membus.trans_dist::ReadExReq                29                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           653                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        46784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        46784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 682                       # Request fanout histogram
system.membus.reqLayer2.occupancy              609640                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1469660                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1194                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           123                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1797                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 32                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                32                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1194                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2655                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1023                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    83200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               694                       # Total snoops (count)
system.l2bus.snoopTraffic                        3136                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1920                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035937                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.186183                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1851     96.41%     96.41% # Request fanout histogram
system.l2bus.snoop_fanout::1                       69      3.59%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1920                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              409599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1056750                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1062000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        44636800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5588                       # number of overall hits
system.cpu.icache.overall_hits::total            5588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1055                       # number of overall misses
system.cpu.icache.overall_misses::total          1055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44458799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44458799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44458799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44458799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6643                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.158814                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.158814                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.158814                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.158814                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42141.041706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42141.041706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42141.041706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42141.041706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35886799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35886799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35886799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35886799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.133223                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.133223                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.133223                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133223                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40550.055367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40550.055367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40550.055367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40550.055367                       # average overall mshr miss latency
system.cpu.icache.replacements                    885                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44458799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44458799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.158814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.158814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42141.041706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42141.041706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35886799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35886799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.133223                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.133223                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40550.055367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40550.055367                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               28599                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1141                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.064855                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14171                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14171                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        14450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            14450                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        14450                       # number of overall hits
system.cpu.dcache.overall_hits::total           14450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          546                       # number of overall misses
system.cpu.dcache.overall_misses::total           546                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24268400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24268400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24268400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24268400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        14996                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        14996                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        14996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        14996                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44447.619048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44447.619048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44447.619048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44447.619048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          245                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                42                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           74                       # number of writebacks
system.cpu.dcache.writebacks::total                74                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13219600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13219600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13219600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3097950                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16317550                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019272                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019272                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019272                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022739                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45742.560554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45742.560554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45742.560554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59575.961538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47852.052786                       # average overall mshr miss latency
system.cpu.dcache.replacements                    341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22125200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22125200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43045.136187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43045.136187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43198.443580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43198.443580                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2143200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2143200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2117600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2117600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        66175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        66175                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3097950                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3097950                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59575.961538                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59575.961538                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               65434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.936996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   830.941099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   193.058901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.811466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.188534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             30333                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            30333                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             420                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 543                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            420                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                543                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           465                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           175                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               683                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          465                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          175                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           43                       # number of overall misses
system.l2cache.overall_misses::total              683                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31290000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11909200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2995959                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     46195159                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31290000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11909200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2995959                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     46195159                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          885                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          289                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1226                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          885                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          289                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1226                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.525424                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605536                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.826923                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.557096                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.525424                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605536                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.826923                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.557096                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67290.322581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68052.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69673.465116                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67635.664714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67290.322581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68052.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69673.465116                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67635.664714                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             49                       # number of writebacks
system.l2cache.writebacks::total                   49                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          465                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          682                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          465                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          682                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     27570000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10460800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2651959                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40682759                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     27570000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10460800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2651959                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40682759                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.525424                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602076                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.826923                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.556281                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.525424                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602076                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.826923                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.556281                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59290.322581                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60119.540230                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61673.465116                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59652.139296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59290.322581                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60119.540230                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61673.465116                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59652.139296                       # average overall mshr miss latency
system.l2cache.replacements                       694                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           74                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           74                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           74                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           74                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           29                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             29                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2054000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2054000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.906250                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.906250                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70827.586207                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70827.586207                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1822000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1822000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.906250                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62827.586207                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62827.586207                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          420                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          540                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          465                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          146                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          654                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31290000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9855200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2995959                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     44141159                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1194                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.525424                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.568093                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.826923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.547739                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67290.322581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67501.369863                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69673.465116                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67494.126911                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          465                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          145                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          653                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     27570000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8638800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2651959                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     38860759                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.525424                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.564202                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.826923                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.546901                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59290.322581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59577.931034                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61673.465116                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59511.116386                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14940                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4790                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.118998                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.433158                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1163.026521                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1812.350874                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   965.916426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   118.273021                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008895                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.283942                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235819                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028875                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          980                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          842                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1873                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.239258                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.760742                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                20294                       # Number of tag accesses
system.l2cache.tags.data_accesses               20294                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     44636800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           29760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               43648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        29760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          29760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3136                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3136                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              465                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              174                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  682                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            49                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  49                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          666714460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          249480249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     61653165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              977847874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     666714460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         666714460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70255932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70255932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70255932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         666714460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         249480249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     61653165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1048103807                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
