// Seed: 356251616
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_9 = 32'd59
) (
    output supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    inout wire id_3,
    output wand id_4
);
  assign id_0 = -1;
  wire id_6;
  wire  id_7  ,  id_8  ,  _id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  wire [id_9 : 1] id_21;
  logic [1 : 1] id_22;
  assign id_12 = id_21;
  module_0 modCall_1 (
      id_20,
      id_15
  );
endmodule
