#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May  6 08:02:30 2023
# Process ID: 7240
# Current directory: D:/Github/COA_Lab/lab3/MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8760 D:\Github\COA_Lab\lab3\MultiCycle\MultiCycle.xpr
# Log file: D:/Github/COA_Lab/lab3/MultiCycle/vivado.log
# Journal file: D:/Github/COA_Lab/lab3/MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/zeroext.sv] -no_script -reset -force -quiet
remove_files  D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/zeroext.sv
file delete -force D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/zeroext.sv
add_files -fileset constrs_1 -norecurse D:/Github/COA_Lab/lab2/SingleCycle/SingleCycle.srcs/constrs_1/imports/imports/Nexys4DDR_Master.xdc
import_files -fileset constrs_1 D:/Github/COA_Lab/lab2/SingleCycle/SingleCycle.srcs/constrs_1/imports/imports/Nexys4DDR_Master.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Github/COA_Lab/lab2/SingleCycle/SingleCycle.srcs/sim_1/new/MIPS_sim.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MIPS_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source MIPS_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/MIPS_sim/top/mips/readdata}} 
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 10
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 15
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 10
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 10
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source MIPS_sim.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
open_project D:/Github/COA_Lab/lab2/SingleCycle/SingleCycle.xpr
update_compile_order -fileset sources_1
current_project MultiCycle
step
step
step
step
step
step
step
step
step
step
close_sim
import_files -norecurse D:/Github/COA_Lab/lab2/SingleCycle/memfile.dat
launch_simulation
source MIPS_sim.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 10
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 15
restart
relaunch_sim
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/readdata}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/writedata}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/PC}} 
relaunch_sim
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 10
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 15
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source MIPS_sim.tcl
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 10
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 15
relaunch_sim
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/readdata}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/PC}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/Instr}} 
relaunch_sim
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/adr}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/RD1}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/RD2}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/A}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/B}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/ALUResult}} 
relaunch_sim
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 10
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 15
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
launch_simulation
source MIPS_sim.tcl
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source MIPS_sim.tcl
run 20 ns
run 20 ns
run 20 ns
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
relaunch_sim
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ms
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 15
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 10
run 100 ms
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 15
run 100 ms
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 15
relaunch_sim
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/writedata}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/adr}} 
remove_forces { {/MIPS_sim/top/mips/writedata} }
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/writedata}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/adr}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/PC}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/dp/Instr}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/memwrite}} 
current_wave_config {}
add_wave {{/MIPS_sim/top/mips/readdata}} 
relaunch_sim
current_wave_config {Untitled 6}
add_wave {{/MIPS_sim/top/mips/dp/alu/out}} 
current_wave_config {Untitled 6}
add_wave {{/MIPS_sim/top/mips/dp/pcmux}} 
relaunch_sim
current_wave_config {Untitled 6}
add_wave {{/MIPS_sim/top/mips/dp/rd2reg}} 
relaunch_sim
add_bp {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} 15
relaunch_sim
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 5 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 20 ms
run 40 ms
run 40 ms
run 40 ms
run 40 ms
run 40 ms
run 40 ms
run 40 ms
run 40 ms
run 40 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
run 500 ms
step
step
step
run 500 ms
run 4000 ms
run 4000 ms
run 4000 ms
run 4000 ms
run 4000 ms
run 4000 ms
run 4000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
run 20000 ms
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
remove_bps -file {D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv} -line 15
relaunch_sim
close_sim
close_project
