{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728087863429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728087863429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 05:54:23 2024 " "Processing started: Sat Oct 05 05:54:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728087863429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087863429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087863429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728087863790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728087863790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_cd_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_cd_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_cd_fd " "Found entity 1: t1b_cd_fd" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728087872344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_cd_fd " "Elaborating entity \"t1b_cd_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(39) " "Verilog HDL assignment warning at t1b_cd_fd.v(39): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(44) " "Verilog HDL assignment warning at t1b_cd_fd.v(44): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(48) " "Verilog HDL assignment warning at t1b_cd_fd.v(48): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 t1b_cd_fd.v(50) " "Verilog HDL assignment warning at t1b_cd_fd.v(50): truncated value with size 32 to match size of target (9)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filter t1b_cd_fd.v(57) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(57): inferring latch(es) for variable \"filter\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color t1b_cd_fd.v(57) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(57): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "save_reg2 t1b_cd_fd.v(57) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(57): inferring latch(es) for variable \"save_reg2\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max_color t1b_cd_fd.v(57) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(57): inferring latch(es) for variable \"max_color\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 t1b_cd_fd.v(97) " "Verilog HDL assignment warning at t1b_cd_fd.v(97): truncated value with size 32 to match size of target (15)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_color\[0\] t1b_cd_fd.v(57) " "Inferred latch for \"max_color\[0\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_color\[1\] t1b_cd_fd.v(57) " "Inferred latch for \"max_color\[1\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[0\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[0\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[1\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[1\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[2\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[2\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[3\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[3\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[4\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[4\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[5\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[5\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[6\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[6\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[7\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[7\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[8\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[8\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[9\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[9\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[10\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[10\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[11\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[11\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[12\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[12\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[13\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[13\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_reg2\[14\] t1b_cd_fd.v(57) " "Inferred latch for \"save_reg2\[14\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] t1b_cd_fd.v(57) " "Inferred latch for \"color\[0\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] t1b_cd_fd.v(57) " "Inferred latch for \"color\[1\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter\[0\] t1b_cd_fd.v(57) " "Inferred latch for \"filter\[0\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter\[1\] t1b_cd_fd.v(57) " "Inferred latch for \"filter\[1\]\" at t1b_cd_fd.v(57)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087872380 "|t1b_cd_fd"}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1728087872784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "filter\[0\]\$latch " "Latch filter\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728087872784 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728087872784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "filter\[1\]\$latch " "Latch filter\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728087872784 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728087872784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_color\[0\] " "Latch max_color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728087872784 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728087872784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_color\[1\] " "Latch max_color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728087872784 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/dell/Desktop/E-yantra/eb_3022_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728087872784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728087872878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728087873317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728087873317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728087873349 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728087873349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728087873349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728087873349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728087873364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 05:54:33 2024 " "Processing ended: Sat Oct 05 05:54:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728087873364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728087873364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728087873364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728087873364 ""}
