scalac -classpath /home/victor/work_dxs/SpinalHDL/sim/target/scala-2.11/classes:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-api/1.7.25/slf4j-api-1.7.25.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-simple/1.7.25/slf4j-simple-1.7.25.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna/4.2.2/jna-4.2.2.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/oshi/oshi-core/3.4.0/oshi-core-3.4.0.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna-platform/4.2.2/jna-platform-4.2.2.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/com/intellij/annotations/12.0/annotations-12.0.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/net/openhft/affinity/3.1.11/affinity-3.1.11.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/commons-io/commons-io/2.4/commons-io-2.4.jar -bootclasspath /opt/jdk1.8.0_281/jre/lib/resources.jar:/opt/jdk1.8.0_281/jre/lib/rt.jar:/opt/jdk1.8.0_281/jre/lib/sunrsasign.jar:/opt/jdk1.8.0_281/jre/lib/jsse.jar:/opt/jdk1.8.0_281/jre/lib/jce.jar:/opt/jdk1.8.0_281/jre/lib/charsets.jar:/opt/jdk1.8.0_281/jre/lib/jfr.jar:/opt/jdk1.8.0_281/jre/classes:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-library/2.11.12/scala-library-2.11.12.jar -unchecked -target:jvm-1.7 /home/victor/work_dxs/SpinalHDL/sim/src/main/java/spinal/sim/IVerilatorNative.java /home/victor/work_dxs/SpinalHDL/sim/src/main/java/spinal/sim/DynamicCompiler.java /home/victor/work_dxs/SpinalHDL/sim/src/main/java/spinal/sim/vpi/VectorInt8.java /home/victor/work_dxs/SpinalHDL/sim/src/main/java/spinal/sim/vpi/JNISharedMemIface.java /home/victor/work_dxs/SpinalHDL/sim/src/main/java/spinal/sim/vpi/SharedMemIface.java /home/victor/work_dxs/SpinalHDL/sim/src/main/java/spinal/sim/vpi/JNISharedMemIfaceJNI.java /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/VpiBackend.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/Signal.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/SimVerilator.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/SimThread.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/VerilatorBackend.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/SimManager.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/SimRaw.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/SimVpi.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/Misc.scala /home/victor/work_dxs/SpinalHDL/sim/src/main/scala/spinal/sim/SimManagerContext.scala
