Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequencer_tb_behav xil_defaultlib.sequencer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 11 for port 'led' [F:/vivado_projects/assign_2_board/assign_2_board.srcs/sim_1/imports/new/sequencer_tb.v:20]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 21 for port 'Q_out' [F:/vivado_projects/assign_2_board/assign_2_board.srcs/sources_1/imports/sources_1/new/sequencer.v:6]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/vivado_projects/assign_2_board/assign_2_board.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/vivado_projects/assign_2_board/assign_2_board.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.sequencer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequencer_tb_behav
