
Robotic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047d0  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08004968  08004968  00014968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b50  08004b50  00020118  2**0
                  CONTENTS
  4 .ARM          00000008  08004b50  08004b50  00014b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b58  08004b58  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b58  08004b58  00014b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b5c  08004b5c  00014b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  08004b60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000118  08004c78  00020118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08004c78  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005b45  00000000  00000000  0002018b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016dd  00000000  00000000  00025cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000540  00000000  00000000  000273b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003cc  00000000  00000000  000278f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015ac6  00000000  00000000  00027cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000072ac  00000000  00000000  0003d782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083371  00000000  00000000  00044a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001758  00000000  00000000  000c7da0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000c94f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000118 	.word	0x20000118
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004950 	.word	0x08004950

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000011c 	.word	0x2000011c
 80001d4:	08004950 	.word	0x08004950

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b88:	f000 b970 	b.w	8000e6c <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	9e08      	ldr	r6, [sp, #32]
 8000baa:	460d      	mov	r5, r1
 8000bac:	4604      	mov	r4, r0
 8000bae:	460f      	mov	r7, r1
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d14a      	bne.n	8000c4a <__udivmoddi4+0xa6>
 8000bb4:	428a      	cmp	r2, r1
 8000bb6:	4694      	mov	ip, r2
 8000bb8:	d965      	bls.n	8000c86 <__udivmoddi4+0xe2>
 8000bba:	fab2 f382 	clz	r3, r2
 8000bbe:	b143      	cbz	r3, 8000bd2 <__udivmoddi4+0x2e>
 8000bc0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bc4:	f1c3 0220 	rsb	r2, r3, #32
 8000bc8:	409f      	lsls	r7, r3
 8000bca:	fa20 f202 	lsr.w	r2, r0, r2
 8000bce:	4317      	orrs	r7, r2
 8000bd0:	409c      	lsls	r4, r3
 8000bd2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bd6:	fa1f f58c 	uxth.w	r5, ip
 8000bda:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bde:	0c22      	lsrs	r2, r4, #16
 8000be0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000be4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000be8:	fb01 f005 	mul.w	r0, r1, r5
 8000bec:	4290      	cmp	r0, r2
 8000bee:	d90a      	bls.n	8000c06 <__udivmoddi4+0x62>
 8000bf0:	eb1c 0202 	adds.w	r2, ip, r2
 8000bf4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000bf8:	f080 811c 	bcs.w	8000e34 <__udivmoddi4+0x290>
 8000bfc:	4290      	cmp	r0, r2
 8000bfe:	f240 8119 	bls.w	8000e34 <__udivmoddi4+0x290>
 8000c02:	3902      	subs	r1, #2
 8000c04:	4462      	add	r2, ip
 8000c06:	1a12      	subs	r2, r2, r0
 8000c08:	b2a4      	uxth	r4, r4
 8000c0a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c0e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c12:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c16:	fb00 f505 	mul.w	r5, r0, r5
 8000c1a:	42a5      	cmp	r5, r4
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x90>
 8000c1e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c22:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c26:	f080 8107 	bcs.w	8000e38 <__udivmoddi4+0x294>
 8000c2a:	42a5      	cmp	r5, r4
 8000c2c:	f240 8104 	bls.w	8000e38 <__udivmoddi4+0x294>
 8000c30:	4464      	add	r4, ip
 8000c32:	3802      	subs	r0, #2
 8000c34:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c38:	1b64      	subs	r4, r4, r5
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	b11e      	cbz	r6, 8000c46 <__udivmoddi4+0xa2>
 8000c3e:	40dc      	lsrs	r4, r3
 8000c40:	2300      	movs	r3, #0
 8000c42:	e9c6 4300 	strd	r4, r3, [r6]
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d908      	bls.n	8000c60 <__udivmoddi4+0xbc>
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	f000 80ed 	beq.w	8000e2e <__udivmoddi4+0x28a>
 8000c54:	2100      	movs	r1, #0
 8000c56:	e9c6 0500 	strd	r0, r5, [r6]
 8000c5a:	4608      	mov	r0, r1
 8000c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c60:	fab3 f183 	clz	r1, r3
 8000c64:	2900      	cmp	r1, #0
 8000c66:	d149      	bne.n	8000cfc <__udivmoddi4+0x158>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	d302      	bcc.n	8000c72 <__udivmoddi4+0xce>
 8000c6c:	4282      	cmp	r2, r0
 8000c6e:	f200 80f8 	bhi.w	8000e62 <__udivmoddi4+0x2be>
 8000c72:	1a84      	subs	r4, r0, r2
 8000c74:	eb65 0203 	sbc.w	r2, r5, r3
 8000c78:	2001      	movs	r0, #1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d0e2      	beq.n	8000c46 <__udivmoddi4+0xa2>
 8000c80:	e9c6 4700 	strd	r4, r7, [r6]
 8000c84:	e7df      	b.n	8000c46 <__udivmoddi4+0xa2>
 8000c86:	b902      	cbnz	r2, 8000c8a <__udivmoddi4+0xe6>
 8000c88:	deff      	udf	#255	; 0xff
 8000c8a:	fab2 f382 	clz	r3, r2
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f040 8090 	bne.w	8000db4 <__udivmoddi4+0x210>
 8000c94:	1a8a      	subs	r2, r1, r2
 8000c96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c9a:	fa1f fe8c 	uxth.w	lr, ip
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ca4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ca8:	0c22      	lsrs	r2, r4, #16
 8000caa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cae:	fb0e f005 	mul.w	r0, lr, r5
 8000cb2:	4290      	cmp	r0, r2
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x124>
 8000cb6:	eb1c 0202 	adds.w	r2, ip, r2
 8000cba:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x122>
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	f200 80cb 	bhi.w	8000e5c <__udivmoddi4+0x2b8>
 8000cc6:	4645      	mov	r5, r8
 8000cc8:	1a12      	subs	r2, r2, r0
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cd0:	fb07 2210 	mls	r2, r7, r0, r2
 8000cd4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cd8:	fb0e fe00 	mul.w	lr, lr, r0
 8000cdc:	45a6      	cmp	lr, r4
 8000cde:	d908      	bls.n	8000cf2 <__udivmoddi4+0x14e>
 8000ce0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000ce8:	d202      	bcs.n	8000cf0 <__udivmoddi4+0x14c>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f200 80bb 	bhi.w	8000e66 <__udivmoddi4+0x2c2>
 8000cf0:	4610      	mov	r0, r2
 8000cf2:	eba4 040e 	sub.w	r4, r4, lr
 8000cf6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cfa:	e79f      	b.n	8000c3c <__udivmoddi4+0x98>
 8000cfc:	f1c1 0720 	rsb	r7, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d0a:	fa05 f401 	lsl.w	r4, r5, r1
 8000d0e:	fa20 f307 	lsr.w	r3, r0, r7
 8000d12:	40fd      	lsrs	r5, r7
 8000d14:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d18:	4323      	orrs	r3, r4
 8000d1a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	fb09 5518 	mls	r5, r9, r8, r5
 8000d26:	0c1c      	lsrs	r4, r3, #16
 8000d28:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d2c:	fb08 f50e 	mul.w	r5, r8, lr
 8000d30:	42a5      	cmp	r5, r4
 8000d32:	fa02 f201 	lsl.w	r2, r2, r1
 8000d36:	fa00 f001 	lsl.w	r0, r0, r1
 8000d3a:	d90b      	bls.n	8000d54 <__udivmoddi4+0x1b0>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d44:	f080 8088 	bcs.w	8000e58 <__udivmoddi4+0x2b4>
 8000d48:	42a5      	cmp	r5, r4
 8000d4a:	f240 8085 	bls.w	8000e58 <__udivmoddi4+0x2b4>
 8000d4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d52:	4464      	add	r4, ip
 8000d54:	1b64      	subs	r4, r4, r5
 8000d56:	b29d      	uxth	r5, r3
 8000d58:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d5c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d60:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d64:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x1da>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000d74:	d26c      	bcs.n	8000e50 <__udivmoddi4+0x2ac>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	d96a      	bls.n	8000e50 <__udivmoddi4+0x2ac>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	4464      	add	r4, ip
 8000d7e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d82:	fba3 9502 	umull	r9, r5, r3, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	42ac      	cmp	r4, r5
 8000d8c:	46c8      	mov	r8, r9
 8000d8e:	46ae      	mov	lr, r5
 8000d90:	d356      	bcc.n	8000e40 <__udivmoddi4+0x29c>
 8000d92:	d053      	beq.n	8000e3c <__udivmoddi4+0x298>
 8000d94:	b156      	cbz	r6, 8000dac <__udivmoddi4+0x208>
 8000d96:	ebb0 0208 	subs.w	r2, r0, r8
 8000d9a:	eb64 040e 	sbc.w	r4, r4, lr
 8000d9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000da2:	40ca      	lsrs	r2, r1
 8000da4:	40cc      	lsrs	r4, r1
 8000da6:	4317      	orrs	r7, r2
 8000da8:	e9c6 7400 	strd	r7, r4, [r6]
 8000dac:	4618      	mov	r0, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	f1c3 0120 	rsb	r1, r3, #32
 8000db8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dbc:	fa20 f201 	lsr.w	r2, r0, r1
 8000dc0:	fa25 f101 	lsr.w	r1, r5, r1
 8000dc4:	409d      	lsls	r5, r3
 8000dc6:	432a      	orrs	r2, r5
 8000dc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dcc:	fa1f fe8c 	uxth.w	lr, ip
 8000dd0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd4:	fb07 1510 	mls	r5, r7, r0, r1
 8000dd8:	0c11      	lsrs	r1, r2, #16
 8000dda:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dde:	fb00 f50e 	mul.w	r5, r0, lr
 8000de2:	428d      	cmp	r5, r1
 8000de4:	fa04 f403 	lsl.w	r4, r4, r3
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x258>
 8000dea:	eb1c 0101 	adds.w	r1, ip, r1
 8000dee:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000df2:	d22f      	bcs.n	8000e54 <__udivmoddi4+0x2b0>
 8000df4:	428d      	cmp	r5, r1
 8000df6:	d92d      	bls.n	8000e54 <__udivmoddi4+0x2b0>
 8000df8:	3802      	subs	r0, #2
 8000dfa:	4461      	add	r1, ip
 8000dfc:	1b49      	subs	r1, r1, r5
 8000dfe:	b292      	uxth	r2, r2
 8000e00:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e04:	fb07 1115 	mls	r1, r7, r5, r1
 8000e08:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e0c:	fb05 f10e 	mul.w	r1, r5, lr
 8000e10:	4291      	cmp	r1, r2
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x282>
 8000e14:	eb1c 0202 	adds.w	r2, ip, r2
 8000e18:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e1c:	d216      	bcs.n	8000e4c <__udivmoddi4+0x2a8>
 8000e1e:	4291      	cmp	r1, r2
 8000e20:	d914      	bls.n	8000e4c <__udivmoddi4+0x2a8>
 8000e22:	3d02      	subs	r5, #2
 8000e24:	4462      	add	r2, ip
 8000e26:	1a52      	subs	r2, r2, r1
 8000e28:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e2c:	e738      	b.n	8000ca0 <__udivmoddi4+0xfc>
 8000e2e:	4631      	mov	r1, r6
 8000e30:	4630      	mov	r0, r6
 8000e32:	e708      	b.n	8000c46 <__udivmoddi4+0xa2>
 8000e34:	4639      	mov	r1, r7
 8000e36:	e6e6      	b.n	8000c06 <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e6fb      	b.n	8000c34 <__udivmoddi4+0x90>
 8000e3c:	4548      	cmp	r0, r9
 8000e3e:	d2a9      	bcs.n	8000d94 <__udivmoddi4+0x1f0>
 8000e40:	ebb9 0802 	subs.w	r8, r9, r2
 8000e44:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	e7a3      	b.n	8000d94 <__udivmoddi4+0x1f0>
 8000e4c:	4645      	mov	r5, r8
 8000e4e:	e7ea      	b.n	8000e26 <__udivmoddi4+0x282>
 8000e50:	462b      	mov	r3, r5
 8000e52:	e794      	b.n	8000d7e <__udivmoddi4+0x1da>
 8000e54:	4640      	mov	r0, r8
 8000e56:	e7d1      	b.n	8000dfc <__udivmoddi4+0x258>
 8000e58:	46d0      	mov	r8, sl
 8000e5a:	e77b      	b.n	8000d54 <__udivmoddi4+0x1b0>
 8000e5c:	3d02      	subs	r5, #2
 8000e5e:	4462      	add	r2, ip
 8000e60:	e732      	b.n	8000cc8 <__udivmoddi4+0x124>
 8000e62:	4608      	mov	r0, r1
 8000e64:	e70a      	b.n	8000c7c <__udivmoddi4+0xd8>
 8000e66:	4464      	add	r4, ip
 8000e68:	3802      	subs	r0, #2
 8000e6a:	e742      	b.n	8000cf2 <__udivmoddi4+0x14e>

08000e6c <__aeabi_idiv0>:
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop

08000e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e74:	f001 fd6a 	bl	800294c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e78:	f000 f81a 	bl	8000eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e7c:	f000 f882 	bl	8000f84 <MX_GPIO_Init>
  USART2_Init();
 8000e80:	f001 fa42 	bl	8002308 <USART2_Init>
  UART_Interrupt_Init();
 8000e84:	f001 fae4 	bl	8002450 <UART_Interrupt_Init>
  PID_Odom_Interrupt_Init();
 8000e88:	f000 fb26 	bl	80014d8 <PID_Odom_Interrupt_Init>
  Motors_Init();
 8000e8c:	f000 f97a 	bl	8001184 <Motors_Init>
  Encoders_Init();
 8000e90:	f000 fd1e 	bl	80018d0 <Encoders_Init>

  Reset_Encoders(&init_odom);
 8000e94:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <main+0x38>)
 8000e96:	f000 ffff 	bl	8001e98 <Reset_Encoders>

  Set_Motor_Speed(0, 0);
 8000e9a:	eddf 0a04 	vldr	s1, [pc, #16]	; 8000eac <main+0x3c>
 8000e9e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8000eac <main+0x3c>
 8000ea2:	f000 fbe9 	bl	8001678 <Set_Motor_Speed>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ea6:	e7fe      	b.n	8000ea6 <main+0x36>
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	00000000 	.word	0x00000000

08000eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b094      	sub	sp, #80	; 0x50
 8000eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb6:	f107 0320 	add.w	r3, r7, #32
 8000eba:	2230      	movs	r2, #48	; 0x30
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fc84 	bl	80037cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	4b28      	ldr	r3, [pc, #160]	; (8000f7c <SystemClock_Config+0xcc>)
 8000eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000edc:	4a27      	ldr	r2, [pc, #156]	; (8000f7c <SystemClock_Config+0xcc>)
 8000ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee4:	4b25      	ldr	r3, [pc, #148]	; (8000f7c <SystemClock_Config+0xcc>)
 8000ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	4b22      	ldr	r3, [pc, #136]	; (8000f80 <SystemClock_Config+0xd0>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a21      	ldr	r2, [pc, #132]	; (8000f80 <SystemClock_Config+0xd0>)
 8000efa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000efe:	6013      	str	r3, [r2, #0]
 8000f00:	4b1f      	ldr	r3, [pc, #124]	; (8000f80 <SystemClock_Config+0xd0>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f08:	607b      	str	r3, [r7, #4]
 8000f0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f10:	2301      	movs	r3, #1
 8000f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f14:	2310      	movs	r3, #16
 8000f16:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f20:	2310      	movs	r3, #16
 8000f22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f24:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f2e:	2304      	movs	r3, #4
 8000f30:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f32:	f107 0320 	add.w	r3, r7, #32
 8000f36:	4618      	mov	r0, r3
 8000f38:	f001 ffe4 	bl	8002f04 <HAL_RCC_OscConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f42:	f000 f879 	bl	8001038 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f46:	230f      	movs	r3, #15
 8000f48:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f56:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f5c:	f107 030c 	add.w	r3, r7, #12
 8000f60:	2102      	movs	r1, #2
 8000f62:	4618      	mov	r0, r3
 8000f64:	f002 fa46 	bl	80033f4 <HAL_RCC_ClockConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f6e:	f000 f863 	bl	8001038 <Error_Handler>
  }
}
 8000f72:	bf00      	nop
 8000f74:	3750      	adds	r7, #80	; 0x50
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40023800 	.word	0x40023800
 8000f80:	40007000 	.word	0x40007000

08000f84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8a:	f107 0314 	add.w	r3, r7, #20
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]
 8000f98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b24      	ldr	r3, [pc, #144]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	4a23      	ldr	r2, [pc, #140]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000faa:	4b21      	ldr	r3, [pc, #132]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	f003 0304 	and.w	r3, r3, #4
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a1c      	ldr	r2, [pc, #112]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	4b16      	ldr	r3, [pc, #88]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	4a15      	ldr	r2, [pc, #84]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <MX_GPIO_Init+0xac>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <MX_GPIO_Init+0xac>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	; (8001030 <MX_GPIO_Init+0xac>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <MX_GPIO_Init+0xac>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800100a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800100e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001010:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4619      	mov	r1, r3
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <MX_GPIO_Init+0xb0>)
 8001022:	f001 fdeb 	bl	8002bfc <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001026:	bf00      	nop
 8001028:	3728      	adds	r7, #40	; 0x28
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023800 	.word	0x40023800
 8001034:	40020800 	.word	0x40020800

08001038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800103c:	b672      	cpsid	i
}
 800103e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001040:	e7fe      	b.n	8001040 <Error_Handler+0x8>
	...

08001044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <__NVIC_SetPriorityGrouping+0x44>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001060:	4013      	ands	r3, r2
 8001062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800106c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001076:	4a04      	ldr	r2, [pc, #16]	; (8001088 <__NVIC_SetPriorityGrouping+0x44>)
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	60d3      	str	r3, [r2, #12]
}
 800107c:	bf00      	nop
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	db0b      	blt.n	80010b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	f003 021f 	and.w	r2, r3, #31
 80010a4:	4907      	ldr	r1, [pc, #28]	; (80010c4 <__NVIC_EnableIRQ+0x38>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	095b      	lsrs	r3, r3, #5
 80010ac:	2001      	movs	r0, #1
 80010ae:	fa00 f202 	lsl.w	r2, r0, r2
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000e100 	.word	0xe000e100

080010c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	; (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	; (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
         );
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	; 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <Motors_Init>:


// TIM2 CH1 and CH2 configuration as PWM output
// Driver direction pins configuration
void Motors_Init()
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
	left_motor.Compute_PID = Compute_PID;
 8001188:	4ba8      	ldr	r3, [pc, #672]	; (800142c <Motors_Init+0x2a8>)
 800118a:	4aa9      	ldr	r2, [pc, #676]	; (8001430 <Motors_Init+0x2ac>)
 800118c:	625a      	str	r2, [r3, #36]	; 0x24
	right_motor.Compute_PID = Compute_PID;
 800118e:	4ba9      	ldr	r3, [pc, #676]	; (8001434 <Motors_Init+0x2b0>)
 8001190:	4aa7      	ldr	r2, [pc, #668]	; (8001430 <Motors_Init+0x2ac>)
 8001192:	625a      	str	r2, [r3, #36]	; 0x24

	// Enabe GPIOA (PWM port), GPIOB and GPIOC clock source
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOAEN );
 8001194:	4ba8      	ldr	r3, [pc, #672]	; (8001438 <Motors_Init+0x2b4>)
 8001196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001198:	4aa7      	ldr	r2, [pc, #668]	; (8001438 <Motors_Init+0x2b4>)
 800119a:	f043 0301 	orr.w	r3, r3, #1
 800119e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOBEN );
 80011a0:	4ba5      	ldr	r3, [pc, #660]	; (8001438 <Motors_Init+0x2b4>)
 80011a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a4:	4aa4      	ldr	r2, [pc, #656]	; (8001438 <Motors_Init+0x2b4>)
 80011a6:	f043 0302 	orr.w	r3, r3, #2
 80011aa:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOCEN );
 80011ac:	4ba2      	ldr	r3, [pc, #648]	; (8001438 <Motors_Init+0x2b4>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b0:	4aa1      	ldr	r2, [pc, #644]	; (8001438 <Motors_Init+0x2b4>)
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	6313      	str	r3, [r2, #48]	; 0x30

	// Enable TIM2 (PWM source) clock source - 84Mhz
	RCC->APB1ENR |= ( RCC_APB1ENR_TIM2EN );
 80011b8:	4b9f      	ldr	r3, [pc, #636]	; (8001438 <Motors_Init+0x2b4>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	4a9e      	ldr	r2, [pc, #632]	; (8001438 <Motors_Init+0x2b4>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	6413      	str	r3, [r2, #64]	; 0x40

	// Set PWM source channel pins PA0 (CH1) and PA1 (CH2)
	// to alternate function mode AF1
	PWMA.port->MODER &= ~(0b11 << 2*PWMA.pin);
 80011c4:	4b9d      	ldr	r3, [pc, #628]	; (800143c <Motors_Init+0x2b8>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	4b9c      	ldr	r3, [pc, #624]	; (800143c <Motors_Init+0x2b8>)
 80011cc:	791b      	ldrb	r3, [r3, #4]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	2103      	movs	r1, #3
 80011d2:	fa01 f303 	lsl.w	r3, r1, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	4619      	mov	r1, r3
 80011da:	4b98      	ldr	r3, [pc, #608]	; (800143c <Motors_Init+0x2b8>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	400a      	ands	r2, r1
 80011e0:	601a      	str	r2, [r3, #0]
	PWMA.port->MODER |=  (0b10 << 2*PWMA.pin);
 80011e2:	4b96      	ldr	r3, [pc, #600]	; (800143c <Motors_Init+0x2b8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b94      	ldr	r3, [pc, #592]	; (800143c <Motors_Init+0x2b8>)
 80011ea:	791b      	ldrb	r3, [r3, #4]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	2102      	movs	r1, #2
 80011f0:	fa01 f303 	lsl.w	r3, r1, r3
 80011f4:	4619      	mov	r1, r3
 80011f6:	4b91      	ldr	r3, [pc, #580]	; (800143c <Motors_Init+0x2b8>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	601a      	str	r2, [r3, #0]
	PWMB.port->MODER &= ~(0b11 << 2*PWMB.pin);
 80011fe:	4b90      	ldr	r3, [pc, #576]	; (8001440 <Motors_Init+0x2bc>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b8e      	ldr	r3, [pc, #568]	; (8001440 <Motors_Init+0x2bc>)
 8001206:	791b      	ldrb	r3, [r3, #4]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	2103      	movs	r1, #3
 800120c:	fa01 f303 	lsl.w	r3, r1, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	4619      	mov	r1, r3
 8001214:	4b8a      	ldr	r3, [pc, #552]	; (8001440 <Motors_Init+0x2bc>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	400a      	ands	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
	PWMB.port->MODER |=  (0b10 << 2*PWMB.pin);
 800121c:	4b88      	ldr	r3, [pc, #544]	; (8001440 <Motors_Init+0x2bc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	4b87      	ldr	r3, [pc, #540]	; (8001440 <Motors_Init+0x2bc>)
 8001224:	791b      	ldrb	r3, [r3, #4]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	2102      	movs	r1, #2
 800122a:	fa01 f303 	lsl.w	r3, r1, r3
 800122e:	4619      	mov	r1, r3
 8001230:	4b83      	ldr	r3, [pc, #524]	; (8001440 <Motors_Init+0x2bc>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	430a      	orrs	r2, r1
 8001236:	601a      	str	r2, [r3, #0]

	PWMA.port->AFR[0] &= ~(0b1111 << 4*PWMA.pin);
 8001238:	4b80      	ldr	r3, [pc, #512]	; (800143c <Motors_Init+0x2b8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6a1a      	ldr	r2, [r3, #32]
 800123e:	4b7f      	ldr	r3, [pc, #508]	; (800143c <Motors_Init+0x2b8>)
 8001240:	791b      	ldrb	r3, [r3, #4]
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	210f      	movs	r1, #15
 8001246:	fa01 f303 	lsl.w	r3, r1, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	4619      	mov	r1, r3
 800124e:	4b7b      	ldr	r3, [pc, #492]	; (800143c <Motors_Init+0x2b8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	400a      	ands	r2, r1
 8001254:	621a      	str	r2, [r3, #32]
	PWMA.port->AFR[0] |=  (0b0001 << 4*PWMA.pin);
 8001256:	4b79      	ldr	r3, [pc, #484]	; (800143c <Motors_Init+0x2b8>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6a1a      	ldr	r2, [r3, #32]
 800125c:	4b77      	ldr	r3, [pc, #476]	; (800143c <Motors_Init+0x2b8>)
 800125e:	791b      	ldrb	r3, [r3, #4]
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	2101      	movs	r1, #1
 8001264:	fa01 f303 	lsl.w	r3, r1, r3
 8001268:	4619      	mov	r1, r3
 800126a:	4b74      	ldr	r3, [pc, #464]	; (800143c <Motors_Init+0x2b8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	430a      	orrs	r2, r1
 8001270:	621a      	str	r2, [r3, #32]
	PWMB.port->AFR[0] &= ~(0b1111 << 4*PWMB.pin);
 8001272:	4b73      	ldr	r3, [pc, #460]	; (8001440 <Motors_Init+0x2bc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6a1a      	ldr	r2, [r3, #32]
 8001278:	4b71      	ldr	r3, [pc, #452]	; (8001440 <Motors_Init+0x2bc>)
 800127a:	791b      	ldrb	r3, [r3, #4]
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	210f      	movs	r1, #15
 8001280:	fa01 f303 	lsl.w	r3, r1, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	4619      	mov	r1, r3
 8001288:	4b6d      	ldr	r3, [pc, #436]	; (8001440 <Motors_Init+0x2bc>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	400a      	ands	r2, r1
 800128e:	621a      	str	r2, [r3, #32]
	PWMB.port->AFR[0] |=  (0b0001 << 4*PWMB.pin);
 8001290:	4b6b      	ldr	r3, [pc, #428]	; (8001440 <Motors_Init+0x2bc>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6a1a      	ldr	r2, [r3, #32]
 8001296:	4b6a      	ldr	r3, [pc, #424]	; (8001440 <Motors_Init+0x2bc>)
 8001298:	791b      	ldrb	r3, [r3, #4]
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	2101      	movs	r1, #1
 800129e:	fa01 f303 	lsl.w	r3, r1, r3
 80012a2:	4619      	mov	r1, r3
 80012a4:	4b66      	ldr	r3, [pc, #408]	; (8001440 <Motors_Init+0x2bc>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	621a      	str	r2, [r3, #32]

	// Autoreload value determines the frequency of
	// the PWM signal - 84MHz -> 20kHz
	TIM2->PSC = 1 - 1;
 80012ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012b0:	2200      	movs	r2, #0
 80012b2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = PWM_ARR;
 80012b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012b8:	f241 0267 	movw	r2, #4199	; 0x1067
 80012bc:	62da      	str	r2, [r3, #44]	; 0x2c

	// PWM mode 1 - channel is active as long as
	// TIM2->CNT < TIM2->CCR1 - during the timer period
	TIM2->CCMR1 &= ~(0b111 << TIM_CCMR1_OC1M_Pos | 0b111 << TIM_CCMR1_OC2M_Pos);
 80012be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80012cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012d0:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |=  (0b110 << TIM_CCMR1_OC1M_Pos | 0b110 << TIM_CCMR1_OC2M_Pos);
 80012d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012dc:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80012e0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012e4:	6193      	str	r3, [r2, #24]

	// Enable preload for TIM2
	TIM2->CCMR1 |= (0b1 << TIM_CCMR1_OC1PE_Pos | 0b1 << TIM_CCMR1_OC2PE_Pos);
 80012e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012f4:	f043 0308 	orr.w	r3, r3, #8
 80012f8:	6193      	str	r3, [r2, #24]

	// Enable autoreload for TIM2
	TIM2->CR1 |= (0b1 << TIM_CR1_ARPE_Pos);
 80012fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001308:	6013      	str	r3, [r2, #0]

	// Enable automatic update of registers
	TIM2->EGR |= (0b1 << TIM_EGR_UG_Pos);
 800130a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800130e:	695b      	ldr	r3, [r3, #20]
 8001310:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6153      	str	r3, [r2, #20]

	// Enable capture/compare as output
	// (PWM output to driver) for CH1 and CH2
	// Default falling edge mode
	TIM2->CCER |= (0b1 << TIM_CCER_CC1E_Pos | 0b1 << TIM_CCER_CC2E_Pos);
 800131a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001324:	f043 0311 	orr.w	r3, r3, #17
 8001328:	6213      	str	r3, [r2, #32]

	// Enable PWM generation in default edge aligned mode
	TIM2->CR1 |= (0b1 << TIM_CR1_CEN_Pos);
 800132a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6013      	str	r3, [r2, #0]



	// Configure pins for driver direction as
	// general purpose output pins
	BI2.port->MODER &= ~(0b11 << 2*BI2.pin);
 800133a:	4b42      	ldr	r3, [pc, #264]	; (8001444 <Motors_Init+0x2c0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4b40      	ldr	r3, [pc, #256]	; (8001444 <Motors_Init+0x2c0>)
 8001342:	791b      	ldrb	r3, [r3, #4]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	2103      	movs	r1, #3
 8001348:	fa01 f303 	lsl.w	r3, r1, r3
 800134c:	43db      	mvns	r3, r3
 800134e:	4619      	mov	r1, r3
 8001350:	4b3c      	ldr	r3, [pc, #240]	; (8001444 <Motors_Init+0x2c0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	400a      	ands	r2, r1
 8001356:	601a      	str	r2, [r3, #0]
	BI2.port->MODER |=  (0b01 << 2*BI2.pin);
 8001358:	4b3a      	ldr	r3, [pc, #232]	; (8001444 <Motors_Init+0x2c0>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	4b39      	ldr	r3, [pc, #228]	; (8001444 <Motors_Init+0x2c0>)
 8001360:	791b      	ldrb	r3, [r3, #4]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	2101      	movs	r1, #1
 8001366:	fa01 f303 	lsl.w	r3, r1, r3
 800136a:	4619      	mov	r1, r3
 800136c:	4b35      	ldr	r3, [pc, #212]	; (8001444 <Motors_Init+0x2c0>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	430a      	orrs	r2, r1
 8001372:	601a      	str	r2, [r3, #0]

	BI1.port->MODER &= ~(0b11 << 2*BI1.pin);
 8001374:	4b34      	ldr	r3, [pc, #208]	; (8001448 <Motors_Init+0x2c4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b33      	ldr	r3, [pc, #204]	; (8001448 <Motors_Init+0x2c4>)
 800137c:	791b      	ldrb	r3, [r3, #4]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2103      	movs	r1, #3
 8001382:	fa01 f303 	lsl.w	r3, r1, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	4b2f      	ldr	r3, [pc, #188]	; (8001448 <Motors_Init+0x2c4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	400a      	ands	r2, r1
 8001390:	601a      	str	r2, [r3, #0]
	BI1.port->MODER |=  (0b01 << 2*BI1.pin);
 8001392:	4b2d      	ldr	r3, [pc, #180]	; (8001448 <Motors_Init+0x2c4>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <Motors_Init+0x2c4>)
 800139a:	791b      	ldrb	r3, [r3, #4]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	2101      	movs	r1, #1
 80013a0:	fa01 f303 	lsl.w	r3, r1, r3
 80013a4:	4619      	mov	r1, r3
 80013a6:	4b28      	ldr	r3, [pc, #160]	; (8001448 <Motors_Init+0x2c4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	430a      	orrs	r2, r1
 80013ac:	601a      	str	r2, [r3, #0]

	AI1.port->MODER &= ~(0b11 << 2*AI1.pin);
 80013ae:	4b27      	ldr	r3, [pc, #156]	; (800144c <Motors_Init+0x2c8>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	4b25      	ldr	r3, [pc, #148]	; (800144c <Motors_Init+0x2c8>)
 80013b6:	791b      	ldrb	r3, [r3, #4]
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	2103      	movs	r1, #3
 80013bc:	fa01 f303 	lsl.w	r3, r1, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	4619      	mov	r1, r3
 80013c4:	4b21      	ldr	r3, [pc, #132]	; (800144c <Motors_Init+0x2c8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	400a      	ands	r2, r1
 80013ca:	601a      	str	r2, [r3, #0]
	AI1.port->MODER |=  (0b01 << 2*AI1.pin);
 80013cc:	4b1f      	ldr	r3, [pc, #124]	; (800144c <Motors_Init+0x2c8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4b1e      	ldr	r3, [pc, #120]	; (800144c <Motors_Init+0x2c8>)
 80013d4:	791b      	ldrb	r3, [r3, #4]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	2101      	movs	r1, #1
 80013da:	fa01 f303 	lsl.w	r3, r1, r3
 80013de:	4619      	mov	r1, r3
 80013e0:	4b1a      	ldr	r3, [pc, #104]	; (800144c <Motors_Init+0x2c8>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	430a      	orrs	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]

	AI2.port->MODER &= ~(0b11 << 2*AI2.pin);
 80013e8:	4b19      	ldr	r3, [pc, #100]	; (8001450 <Motors_Init+0x2cc>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <Motors_Init+0x2cc>)
 80013f0:	791b      	ldrb	r3, [r3, #4]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	2103      	movs	r1, #3
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43db      	mvns	r3, r3
 80013fc:	4619      	mov	r1, r3
 80013fe:	4b14      	ldr	r3, [pc, #80]	; (8001450 <Motors_Init+0x2cc>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	400a      	ands	r2, r1
 8001404:	601a      	str	r2, [r3, #0]
	AI2.port->MODER |=  (0b01 << 2*AI2.pin);
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <Motors_Init+0x2cc>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <Motors_Init+0x2cc>)
 800140e:	791b      	ldrb	r3, [r3, #4]
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	2101      	movs	r1, #1
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	4619      	mov	r1, r3
 800141a:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <Motors_Init+0x2cc>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	430a      	orrs	r2, r1
 8001420:	601a      	str	r2, [r3, #0]

	// Configure pins for driver direction as
	// output push pull (reset state)
	BI2.port->OTYPER &=  ~(0b1 << BI2.pin);
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <Motors_Init+0x2c0>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	685a      	ldr	r2, [r3, #4]
 8001428:	e014      	b.n	8001454 <Motors_Init+0x2d0>
 800142a:	bf00      	nop
 800142c:	2000004c 	.word	0x2000004c
 8001430:	080016a9 	.word	0x080016a9
 8001434:	20000074 	.word	0x20000074
 8001438:	40023800 	.word	0x40023800
 800143c:	2000003c 	.word	0x2000003c
 8001440:	20000044 	.word	0x20000044
 8001444:	2000001c 	.word	0x2000001c
 8001448:	20000024 	.word	0x20000024
 800144c:	20000034 	.word	0x20000034
 8001450:	2000002c 	.word	0x2000002c
 8001454:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <Motors_Init+0x344>)
 8001456:	791b      	ldrb	r3, [r3, #4]
 8001458:	4619      	mov	r1, r3
 800145a:	2301      	movs	r3, #1
 800145c:	408b      	lsls	r3, r1
 800145e:	43db      	mvns	r3, r3
 8001460:	4619      	mov	r1, r3
 8001462:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <Motors_Init+0x344>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	400a      	ands	r2, r1
 8001468:	605a      	str	r2, [r3, #4]
	BI1.port->OTYPER &=  ~(0b1 << BI1.pin);
 800146a:	4b18      	ldr	r3, [pc, #96]	; (80014cc <Motors_Init+0x348>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <Motors_Init+0x348>)
 8001472:	791b      	ldrb	r3, [r3, #4]
 8001474:	4619      	mov	r1, r3
 8001476:	2301      	movs	r3, #1
 8001478:	408b      	lsls	r3, r1
 800147a:	43db      	mvns	r3, r3
 800147c:	4619      	mov	r1, r3
 800147e:	4b13      	ldr	r3, [pc, #76]	; (80014cc <Motors_Init+0x348>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	400a      	ands	r2, r1
 8001484:	605a      	str	r2, [r3, #4]
	AI1.port->OTYPER &=  ~(0b1 << AI1.pin);
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <Motors_Init+0x34c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <Motors_Init+0x34c>)
 800148e:	791b      	ldrb	r3, [r3, #4]
 8001490:	4619      	mov	r1, r3
 8001492:	2301      	movs	r3, #1
 8001494:	408b      	lsls	r3, r1
 8001496:	43db      	mvns	r3, r3
 8001498:	4619      	mov	r1, r3
 800149a:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <Motors_Init+0x34c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	400a      	ands	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
	AI2.port->OTYPER &=  ~(0b1 << AI2.pin);
 80014a2:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <Motors_Init+0x350>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <Motors_Init+0x350>)
 80014aa:	791b      	ldrb	r3, [r3, #4]
 80014ac:	4619      	mov	r1, r3
 80014ae:	2301      	movs	r3, #1
 80014b0:	408b      	lsls	r3, r1
 80014b2:	43db      	mvns	r3, r3
 80014b4:	4619      	mov	r1, r3
 80014b6:	4b07      	ldr	r3, [pc, #28]	; (80014d4 <Motors_Init+0x350>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	400a      	ands	r2, r1
 80014bc:	605a      	str	r2, [r3, #4]
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	2000001c 	.word	0x2000001c
 80014cc:	20000024 	.word	0x20000024
 80014d0:	20000034 	.word	0x20000034
 80014d4:	2000002c 	.word	0x2000002c

080014d8 <PID_Odom_Interrupt_Init>:

// Configures timer TIM11 with interrupt every 10ms which executes
// PID computation and updates odometry data
void PID_Odom_Interrupt_Init()
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
	// Lower priority than UART IRQHandler and UART buffer checking
	uint32_t tim10_pri_encoding = NVIC_EncodePriority(0, 1, 2);
 80014de:	2202      	movs	r2, #2
 80014e0:	2101      	movs	r1, #1
 80014e2:	2000      	movs	r0, #0
 80014e4:	f7ff fe1a 	bl	800111c <NVIC_EncodePriority>
 80014e8:	6078      	str	r0, [r7, #4]

	// Clock source for TIM10
	RCC->APB2ENR |= ( RCC_APB2ENR_TIM10EN );
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <PID_Odom_Interrupt_Init+0x6c>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ee:	4a15      	ldr	r2, [pc, #84]	; (8001544 <PID_Odom_Interrupt_Init+0x6c>)
 80014f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f4:	6453      	str	r3, [r2, #68]	; 0x44

	// Clock setup for TIM10, 10ms
	TIM10->PSC = 13 - 1;
 80014f6:	4b14      	ldr	r3, [pc, #80]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 80014f8:	220c      	movs	r2, #12
 80014fa:	629a      	str	r2, [r3, #40]	; 0x28
	TIM10->ARR = 60000 - 1;
 80014fc:	4b12      	ldr	r3, [pc, #72]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 80014fe:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001502:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable immediate update of register on counter
	TIM10->EGR |= ( TIM_EGR_UG );
 8001504:	4b10      	ldr	r3, [pc, #64]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	4a0f      	ldr	r2, [pc, #60]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	6153      	str	r3, [r2, #20]

	// Enable interrupts for TIM10
	TIM10->DIER |= ( TIM_DIER_UIE );
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	4a0c      	ldr	r2, [pc, #48]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	60d3      	str	r3, [r2, #12]

	// Enable counter for TIM10
	TIM10->CR1 |= ( TIM_CR1_CEN );
 800151c:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a09      	ldr	r2, [pc, #36]	; (8001548 <PID_Odom_Interrupt_Init+0x70>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6013      	str	r3, [r2, #0]

	// Setup the NVIC to enable interrupts.
	NVIC_SetPriorityGrouping( 0 );
 8001528:	2000      	movs	r0, #0
 800152a:	f7ff fd8b 	bl	8001044 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority( TIM1_UP_TIM10_IRQn, tim10_pri_encoding );
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	2019      	movs	r0, #25
 8001532:	f7ff fdc9 	bl	80010c8 <__NVIC_SetPriority>
	NVIC_EnableIRQ( TIM1_UP_TIM10_IRQn );
 8001536:	2019      	movs	r0, #25
 8001538:	f7ff fda8 	bl	800108c <__NVIC_EnableIRQ>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40023800 	.word	0x40023800
 8001548:	40014400 	.word	0x40014400

0800154c <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{;
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
	interrupt_counter += 10;
 8001552:	4b43      	ldr	r3, [pc, #268]	; (8001660 <TIM1_UP_TIM10_IRQHandler+0x114>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	330a      	adds	r3, #10
 8001558:	4a41      	ldr	r2, [pc, #260]	; (8001660 <TIM1_UP_TIM10_IRQHandler+0x114>)
 800155a:	6013      	str	r3, [r2, #0]

	// Calculates new position and orientation based on encoder output
	// and sends odometry data via UART
	if( interrupt_counter % ODOM_TIME == 0 ){
 800155c:	4b40      	ldr	r3, [pc, #256]	; (8001660 <TIM1_UP_TIM10_IRQHandler+0x114>)
 800155e:	6819      	ldr	r1, [r3, #0]
 8001560:	4b40      	ldr	r3, [pc, #256]	; (8001664 <TIM1_UP_TIM10_IRQHandler+0x118>)
 8001562:	fba3 2301 	umull	r2, r3, r3, r1
 8001566:	091a      	lsrs	r2, r3, #4
 8001568:	4613      	mov	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	1aca      	subs	r2, r1, r3
 8001572:	2a00      	cmp	r2, #0
 8001574:	d12b      	bne.n	80015ce <TIM1_UP_TIM10_IRQHandler+0x82>
		sOdom_t* odom = Read_Encoders();
 8001576:	f000 fb13 	bl	8001ba0 <Read_Encoders>
 800157a:	6078      	str	r0, [r7, #4]

		send_odom[0] = odom->x;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a39      	ldr	r2, [pc, #228]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 8001582:	6013      	str	r3, [r2, #0]
		send_odom[1] = odom->y;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	4a37      	ldr	r2, [pc, #220]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 800158a:	6053      	str	r3, [r2, #4]
		send_odom[2] = odom->theta;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	4a35      	ldr	r2, [pc, #212]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 8001592:	6093      	str	r3, [r2, #8]
		send_odom[3] = odom->left_speed;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4a33      	ldr	r2, [pc, #204]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 800159a:	60d3      	str	r3, [r2, #12]
		send_odom[4] = odom->right_speed;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	4a31      	ldr	r2, [pc, #196]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 80015a2:	6113      	str	r3, [r2, #16]
		send_odom[5] = odom->left_inc;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	4a2f      	ldr	r2, [pc, #188]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 80015aa:	6153      	str	r3, [r2, #20]
		send_odom[6] = odom->right_inc;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a2d      	ldr	r2, [pc, #180]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 80015b2:	6193      	str	r3, [r2, #24]

		left_motor.current_speed = odom->left_speed;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	4a2c      	ldr	r2, [pc, #176]	; (800166c <TIM1_UP_TIM10_IRQHandler+0x120>)
 80015ba:	6053      	str	r3, [r2, #4]
		right_motor.current_speed = odom->right_speed;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	691b      	ldr	r3, [r3, #16]
 80015c0:	4a2b      	ldr	r2, [pc, #172]	; (8001670 <TIM1_UP_TIM10_IRQHandler+0x124>)
 80015c2:	6053      	str	r3, [r2, #4]

		Send_Command(ODOM_TRANSMIT, send_odom, sizeof(send_odom));
 80015c4:	221c      	movs	r2, #28
 80015c6:	4928      	ldr	r1, [pc, #160]	; (8001668 <TIM1_UP_TIM10_IRQHandler+0x11c>)
 80015c8:	204f      	movs	r0, #79	; 0x4f
 80015ca:	f001 f927 	bl	800281c <Send_Command>
	}

	// Calculates speed loop PID and sends the output to the driver
	if( interrupt_counter % PID_TIME == 0 ){
 80015ce:	4b24      	ldr	r3, [pc, #144]	; (8001660 <TIM1_UP_TIM10_IRQHandler+0x114>)
 80015d0:	6819      	ldr	r1, [r3, #0]
 80015d2:	4b24      	ldr	r3, [pc, #144]	; (8001664 <TIM1_UP_TIM10_IRQHandler+0x118>)
 80015d4:	fba3 2301 	umull	r2, r3, r3, r1
 80015d8:	095a      	lsrs	r2, r3, #5
 80015da:	4613      	mov	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	1aca      	subs	r2, r1, r3
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	d130      	bne.n	800164a <TIM1_UP_TIM10_IRQHandler+0xfe>
		left_motor.Compute_PID(&left_motor);
 80015e8:	4b20      	ldr	r3, [pc, #128]	; (800166c <TIM1_UP_TIM10_IRQHandler+0x120>)
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	481f      	ldr	r0, [pc, #124]	; (800166c <TIM1_UP_TIM10_IRQHandler+0x120>)
 80015ee:	4798      	blx	r3
		right_motor.Compute_PID(&right_motor);
 80015f0:	4b1f      	ldr	r3, [pc, #124]	; (8001670 <TIM1_UP_TIM10_IRQHandler+0x124>)
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	481e      	ldr	r0, [pc, #120]	; (8001670 <TIM1_UP_TIM10_IRQHandler+0x124>)
 80015f6:	4798      	blx	r3

		Set_Motor_Direction(left_motor.control_PWM, right_motor.control_PWM);
 80015f8:	4b1c      	ldr	r3, [pc, #112]	; (800166c <TIM1_UP_TIM10_IRQHandler+0x120>)
 80015fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80015fe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001602:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <TIM1_UP_TIM10_IRQHandler+0x124>)
 8001604:	edd3 7a02 	vldr	s15, [r3, #8]
 8001608:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800160c:	ee17 1a90 	vmov	r1, s15
 8001610:	ee17 0a10 	vmov	r0, s14
 8001614:	f000 f8c6 	bl	80017a4 <Set_Motor_Direction>
		Set_Motor_PWM(abs(left_motor.control_PWM), abs(right_motor.control_PWM));
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <TIM1_UP_TIM10_IRQHandler+0x120>)
 800161a:	edd3 7a02 	vldr	s15, [r3, #8]
 800161e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001622:	ee17 3a90 	vmov	r3, s15
 8001626:	2b00      	cmp	r3, #0
 8001628:	bfb8      	it	lt
 800162a:	425b      	neglt	r3, r3
 800162c:	461a      	mov	r2, r3
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <TIM1_UP_TIM10_IRQHandler+0x124>)
 8001630:	edd3 7a02 	vldr	s15, [r3, #8]
 8001634:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001638:	ee17 3a90 	vmov	r3, s15
 800163c:	2b00      	cmp	r3, #0
 800163e:	bfb8      	it	lt
 8001640:	425b      	neglt	r3, r3
 8001642:	4619      	mov	r1, r3
 8001644:	4610      	mov	r0, r2
 8001646:	f000 f8f7 	bl	8001838 <Set_Motor_PWM>
	}

	// Clears interrupt flag so that other interrupts can work
	TIM10->SR &= ~TIM_SR_UIF;
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <TIM1_UP_TIM10_IRQHandler+0x128>)
 800164c:	691b      	ldr	r3, [r3, #16]
 800164e:	4a09      	ldr	r2, [pc, #36]	; (8001674 <TIM1_UP_TIM10_IRQHandler+0x128>)
 8001650:	f023 0301 	bic.w	r3, r3, #1
 8001654:	6113      	str	r3, [r2, #16]
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000140 	.word	0x20000140
 8001664:	cccccccd 	.word	0xcccccccd
 8001668:	20000144 	.word	0x20000144
 800166c:	2000004c 	.word	0x2000004c
 8001670:	20000074 	.word	0x20000074
 8001674:	40014400 	.word	0x40014400

08001678 <Set_Motor_Speed>:

// Sets target speed for speed loop
void Set_Motor_Speed(float left, float right)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001682:	edc7 0a00 	vstr	s1, [r7]
	left_motor.target_speed = left;
 8001686:	4a06      	ldr	r2, [pc, #24]	; (80016a0 <Set_Motor_Speed+0x28>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6013      	str	r3, [r2, #0]
	right_motor.target_speed = right;
 800168c:	4a05      	ldr	r2, [pc, #20]	; (80016a4 <Set_Motor_Speed+0x2c>)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	6013      	str	r3, [r2, #0]
//	left_motor.control_PWM = 0;
//	memset(left_motor.errors, 0, sizeof left_motor.errors);
//
//	right_motor.control_PWM = 0;
//	memset(right_motor.errors, 0, sizeof right_motor.errors);
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	2000004c 	.word	0x2000004c
 80016a4:	20000074 	.word	0x20000074

080016a8 <Compute_PID>:

// Updates PWM control for reaching and holding target speed
void Compute_PID(sMotor_t *self){
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	self->errors[2] = self->errors[1];
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691a      	ldr	r2, [r3, #16]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	615a      	str	r2, [r3, #20]
	self->errors[1] = self->errors[0];
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68da      	ldr	r2, [r3, #12]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	611a      	str	r2, [r3, #16]
	self->errors[0] = self->target_speed - self->current_speed;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	ed93 7a00 	vldr	s14, [r3]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80016cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	edc3 7a03 	vstr	s15, [r3, #12]

	q0 = self->Kp + self->Kd/PID_TIME;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	ed93 7a06 	vldr	s14, [r3, #24]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	edd3 6a08 	vldr	s13, [r3, #32]
 80016e2:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8001794 <Compute_PID+0xec>
 80016e6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80016ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ee:	4b2a      	ldr	r3, [pc, #168]	; (8001798 <Compute_PID+0xf0>)
 80016f0:	edc3 7a00 	vstr	s15, [r3]
	q1 = self->Ki*PID_TIME - 2*self->Kd/PID_TIME - self->Kp;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80016fa:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001794 <Compute_PID+0xec>
 80016fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	edd3 7a08 	vldr	s15, [r3, #32]
 8001708:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800170c:	ed9f 6a21 	vldr	s12, [pc, #132]	; 8001794 <Compute_PID+0xec>
 8001710:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001714:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	edd3 7a06 	vldr	s15, [r3, #24]
 800171e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001722:	4b1e      	ldr	r3, [pc, #120]	; (800179c <Compute_PID+0xf4>)
 8001724:	edc3 7a00 	vstr	s15, [r3]
	q2 = - self->Kd/PID_TIME;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	edd3 7a08 	vldr	s15, [r3, #32]
 800172e:	eeb1 7a67 	vneg.f32	s14, s15
 8001732:	eddf 6a18 	vldr	s13, [pc, #96]	; 8001794 <Compute_PID+0xec>
 8001736:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800173a:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <Compute_PID+0xf8>)
 800173c:	edc3 7a00 	vstr	s15, [r3]

	self->control_PWM += q0 * self->errors[0] + q1 * self->errors[1] + q2 * self->errors[2];
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	ed93 7a02 	vldr	s14, [r3, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	edd3 6a03 	vldr	s13, [r3, #12]
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <Compute_PID+0xf0>)
 800174e:	edd3 7a00 	vldr	s15, [r3]
 8001752:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	ed93 6a04 	vldr	s12, [r3, #16]
 800175c:	4b0f      	ldr	r3, [pc, #60]	; (800179c <Compute_PID+0xf4>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001766:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	ed93 6a05 	vldr	s12, [r3, #20]
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <Compute_PID+0xf8>)
 8001772:	edd3 7a00 	vldr	s15, [r3]
 8001776:	ee66 7a27 	vmul.f32	s15, s12, s15
 800177a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800177e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	42200000 	.word	0x42200000
 8001798:	20000134 	.word	0x20000134
 800179c:	20000138 	.word	0x20000138
 80017a0:	2000013c 	.word	0x2000013c

080017a4 <Set_Motor_Direction>:

// Changes motor direction based on sign of received speeds
void Set_Motor_Direction(int left, int right)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
	if (left > 0){ // counter clockwise
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	dd0c      	ble.n	80017ce <Set_Motor_Direction+0x2a>
		Set_Pin(AI1, 0);
 80017b4:	4b1c      	ldr	r3, [pc, #112]	; (8001828 <Set_Motor_Direction+0x84>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017bc:	f000 f85f 	bl	800187e <Set_Pin>
		Set_Pin(AI2, 1);
 80017c0:	4b1a      	ldr	r3, [pc, #104]	; (800182c <Set_Motor_Direction+0x88>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017c8:	f000 f859 	bl	800187e <Set_Pin>
 80017cc:	e00b      	b.n	80017e6 <Set_Motor_Direction+0x42>
	}
	else{ // clockwise
		Set_Pin(AI1, 1);
 80017ce:	4b16      	ldr	r3, [pc, #88]	; (8001828 <Set_Motor_Direction+0x84>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017d6:	f000 f852 	bl	800187e <Set_Pin>
		Set_Pin(AI2, 0);
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <Set_Motor_Direction+0x88>)
 80017dc:	2200      	movs	r2, #0
 80017de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017e2:	f000 f84c 	bl	800187e <Set_Pin>
	}

	if (right > 0){ // counter clockwise
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	dd0c      	ble.n	8001806 <Set_Motor_Direction+0x62>
		Set_Pin(BI1, 0);
 80017ec:	4b10      	ldr	r3, [pc, #64]	; (8001830 <Set_Motor_Direction+0x8c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017f4:	f000 f843 	bl	800187e <Set_Pin>
		Set_Pin(BI2, 1);
 80017f8:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <Set_Motor_Direction+0x90>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001800:	f000 f83d 	bl	800187e <Set_Pin>
	}
	else{ // clockwise
		Set_Pin(BI1, 1);
		Set_Pin(BI2, 0);
	}
}
 8001804:	e00b      	b.n	800181e <Set_Motor_Direction+0x7a>
		Set_Pin(BI1, 1);
 8001806:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <Set_Motor_Direction+0x8c>)
 8001808:	2201      	movs	r2, #1
 800180a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800180e:	f000 f836 	bl	800187e <Set_Pin>
		Set_Pin(BI2, 0);
 8001812:	4b08      	ldr	r3, [pc, #32]	; (8001834 <Set_Motor_Direction+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	e893 0003 	ldmia.w	r3, {r0, r1}
 800181a:	f000 f830 	bl	800187e <Set_Pin>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000034 	.word	0x20000034
 800182c:	2000002c 	.word	0x2000002c
 8001830:	20000024 	.word	0x20000024
 8001834:	2000001c 	.word	0x2000001c

08001838 <Set_Motor_PWM>:

// Sets motor PWM value caclulated in speed loop
void Set_Motor_PWM(unsigned int left, unsigned int right)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	// CCR1 value determines the duty cycle of the
	// PWM signal, min - 0, max - PWM_ARR
	if (left > PWM_ARR) left = PWM_ARR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f241 0267 	movw	r2, #4199	; 0x1067
 8001848:	4293      	cmp	r3, r2
 800184a:	d902      	bls.n	8001852 <Set_Motor_PWM+0x1a>
 800184c:	f241 0367 	movw	r3, #4199	; 0x1067
 8001850:	607b      	str	r3, [r7, #4]
	if (right > PWM_ARR) right = PWM_ARR;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	f241 0267 	movw	r2, #4199	; 0x1067
 8001858:	4293      	cmp	r3, r2
 800185a:	d902      	bls.n	8001862 <Set_Motor_PWM+0x2a>
 800185c:	f241 0367 	movw	r3, #4199	; 0x1067
 8001860:	603b      	str	r3, [r7, #0]

	TIM2->CCR1 = left;
 8001862:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2 = right;
 800186a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <Set_Pin>:

// Sets or resets a pin
void Set_Pin(sOutput_t output, int value){
 800187e:	b480      	push	{r7}
 8001880:	b085      	sub	sp, #20
 8001882:	af00      	add	r7, sp, #0
 8001884:	f107 0308 	add.w	r3, r7, #8
 8001888:	e883 0003 	stmia.w	r3, {r0, r1}
 800188c:	607a      	str	r2, [r7, #4]
	if (value > 0) output.port->BSRR |= (0b1 << output.pin);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	dd0a      	ble.n	80018aa <Set_Pin+0x2c>
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	699a      	ldr	r2, [r3, #24]
 8001898:	7b3b      	ldrb	r3, [r7, #12]
 800189a:	4619      	mov	r1, r3
 800189c:	2301      	movs	r3, #1
 800189e:	408b      	lsls	r3, r1
 80018a0:	4619      	mov	r1, r3
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	619a      	str	r2, [r3, #24]
	else output.port->BSRR |= (0b1 << (output.pin + 16));
}
 80018a8:	e00a      	b.n	80018c0 <Set_Pin+0x42>
	else output.port->BSRR |= (0b1 << (output.pin + 16));
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	699a      	ldr	r2, [r3, #24]
 80018ae:	7b3b      	ldrb	r3, [r7, #12]
 80018b0:	3310      	adds	r3, #16
 80018b2:	2101      	movs	r1, #1
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	4619      	mov	r1, r3
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	430a      	orrs	r2, r1
 80018be:	619a      	str	r2, [r3, #24]
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	0000      	movs	r0, r0
	...

080018d0 <Encoders_Init>:
volatile float wheel_diameter = 70;
volatile float wheel_distance = 166.42;
float inc_mm = 1;
float inc_rad = 1;

void Encoders_Init(){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0

	// Enable clock for GPIOA (encoder output)
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOAEN );
 80018d4:	4ba6      	ldr	r3, [pc, #664]	; (8001b70 <Encoders_Init+0x2a0>)
 80018d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d8:	4aa5      	ldr	r2, [pc, #660]	; (8001b70 <Encoders_Init+0x2a0>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	6313      	str	r3, [r2, #48]	; 0x30

	// Clock source for TIM3
	RCC->APB1ENR |= ( RCC_APB1ENR_TIM3EN );
 80018e0:	4ba3      	ldr	r3, [pc, #652]	; (8001b70 <Encoders_Init+0x2a0>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e4:	4aa2      	ldr	r2, [pc, #648]	; (8001b70 <Encoders_Init+0x2a0>)
 80018e6:	f043 0302 	orr.w	r3, r3, #2
 80018ea:	6413      	str	r3, [r2, #64]	; 0x40

	// Clock source for TIM1
	RCC->APB2ENR |= ( RCC_APB2ENR_TIM1EN );
 80018ec:	4ba0      	ldr	r3, [pc, #640]	; (8001b70 <Encoders_Init+0x2a0>)
 80018ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f0:	4a9f      	ldr	r2, [pc, #636]	; (8001b70 <Encoders_Init+0x2a0>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable alternate function for PA6-9
	GPIOA->MODER &= ~(0b11 << 2*LEFTA.pin | 0b11 << 2*LEFTB.pin | \
 80018f8:	4b9e      	ldr	r3, [pc, #632]	; (8001b74 <Encoders_Init+0x2a4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a9e      	ldr	r2, [pc, #632]	; (8001b78 <Encoders_Init+0x2a8>)
 80018fe:	7912      	ldrb	r2, [r2, #4]
 8001900:	0052      	lsls	r2, r2, #1
 8001902:	2103      	movs	r1, #3
 8001904:	4091      	lsls	r1, r2
 8001906:	4a9d      	ldr	r2, [pc, #628]	; (8001b7c <Encoders_Init+0x2ac>)
 8001908:	7912      	ldrb	r2, [r2, #4]
 800190a:	0052      	lsls	r2, r2, #1
 800190c:	2003      	movs	r0, #3
 800190e:	fa00 f202 	lsl.w	r2, r0, r2
 8001912:	4311      	orrs	r1, r2
					0b11 << 2*RIGHTA.pin | 0b11 << 2*RIGHTB.pin);
 8001914:	4a9a      	ldr	r2, [pc, #616]	; (8001b80 <Encoders_Init+0x2b0>)
 8001916:	7912      	ldrb	r2, [r2, #4]
 8001918:	0052      	lsls	r2, r2, #1
 800191a:	2003      	movs	r0, #3
 800191c:	fa00 f202 	lsl.w	r2, r0, r2
	GPIOA->MODER &= ~(0b11 << 2*LEFTA.pin | 0b11 << 2*LEFTB.pin | \
 8001920:	4311      	orrs	r1, r2
					0b11 << 2*RIGHTA.pin | 0b11 << 2*RIGHTB.pin);
 8001922:	4a98      	ldr	r2, [pc, #608]	; (8001b84 <Encoders_Init+0x2b4>)
 8001924:	7912      	ldrb	r2, [r2, #4]
 8001926:	0052      	lsls	r2, r2, #1
 8001928:	2003      	movs	r0, #3
 800192a:	fa00 f202 	lsl.w	r2, r0, r2
 800192e:	430a      	orrs	r2, r1
	GPIOA->MODER &= ~(0b11 << 2*LEFTA.pin | 0b11 << 2*LEFTB.pin | \
 8001930:	43d2      	mvns	r2, r2
 8001932:	4611      	mov	r1, r2
 8001934:	4a8f      	ldr	r2, [pc, #572]	; (8001b74 <Encoders_Init+0x2a4>)
 8001936:	400b      	ands	r3, r1
 8001938:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (0b10 << 2*LEFTA.pin | 0b10 << 2*LEFTB.pin | \
 800193a:	4b8e      	ldr	r3, [pc, #568]	; (8001b74 <Encoders_Init+0x2a4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a8e      	ldr	r2, [pc, #568]	; (8001b78 <Encoders_Init+0x2a8>)
 8001940:	7912      	ldrb	r2, [r2, #4]
 8001942:	0052      	lsls	r2, r2, #1
 8001944:	2102      	movs	r1, #2
 8001946:	4091      	lsls	r1, r2
 8001948:	4a8c      	ldr	r2, [pc, #560]	; (8001b7c <Encoders_Init+0x2ac>)
 800194a:	7912      	ldrb	r2, [r2, #4]
 800194c:	0052      	lsls	r2, r2, #1
 800194e:	2002      	movs	r0, #2
 8001950:	fa00 f202 	lsl.w	r2, r0, r2
 8001954:	4311      	orrs	r1, r2
					0b10 << 2*RIGHTA.pin | 0b10 << 2*RIGHTB.pin);
 8001956:	4a8a      	ldr	r2, [pc, #552]	; (8001b80 <Encoders_Init+0x2b0>)
 8001958:	7912      	ldrb	r2, [r2, #4]
 800195a:	0052      	lsls	r2, r2, #1
 800195c:	2002      	movs	r0, #2
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
	GPIOA->MODER |=  (0b10 << 2*LEFTA.pin | 0b10 << 2*LEFTB.pin | \
 8001962:	4311      	orrs	r1, r2
					0b10 << 2*RIGHTA.pin | 0b10 << 2*RIGHTB.pin);
 8001964:	4a87      	ldr	r2, [pc, #540]	; (8001b84 <Encoders_Init+0x2b4>)
 8001966:	7912      	ldrb	r2, [r2, #4]
 8001968:	0052      	lsls	r2, r2, #1
 800196a:	2002      	movs	r0, #2
 800196c:	fa00 f202 	lsl.w	r2, r0, r2
 8001970:	430a      	orrs	r2, r1
 8001972:	4611      	mov	r1, r2
	GPIOA->MODER |=  (0b10 << 2*LEFTA.pin | 0b10 << 2*LEFTB.pin | \
 8001974:	4a7f      	ldr	r2, [pc, #508]	; (8001b74 <Encoders_Init+0x2a4>)
 8001976:	430b      	orrs	r3, r1
 8001978:	6013      	str	r3, [r2, #0]

	// Set AF2 for PA6 and PA7
	GPIOA->AFR[0] &= ~(0b1111 << 4*LEFTA.pin | 0b1111 << 4*LEFTB.pin);
 800197a:	4b7e      	ldr	r3, [pc, #504]	; (8001b74 <Encoders_Init+0x2a4>)
 800197c:	6a1b      	ldr	r3, [r3, #32]
 800197e:	4a7e      	ldr	r2, [pc, #504]	; (8001b78 <Encoders_Init+0x2a8>)
 8001980:	7912      	ldrb	r2, [r2, #4]
 8001982:	0092      	lsls	r2, r2, #2
 8001984:	210f      	movs	r1, #15
 8001986:	4091      	lsls	r1, r2
 8001988:	4a7c      	ldr	r2, [pc, #496]	; (8001b7c <Encoders_Init+0x2ac>)
 800198a:	7912      	ldrb	r2, [r2, #4]
 800198c:	0092      	lsls	r2, r2, #2
 800198e:	200f      	movs	r0, #15
 8001990:	fa00 f202 	lsl.w	r2, r0, r2
 8001994:	430a      	orrs	r2, r1
 8001996:	43d2      	mvns	r2, r2
 8001998:	4611      	mov	r1, r2
 800199a:	4a76      	ldr	r2, [pc, #472]	; (8001b74 <Encoders_Init+0x2a4>)
 800199c:	400b      	ands	r3, r1
 800199e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (0b0010 << 4*LEFTA.pin | 0b0010 << 4*LEFTB.pin);
 80019a0:	4b74      	ldr	r3, [pc, #464]	; (8001b74 <Encoders_Init+0x2a4>)
 80019a2:	6a1b      	ldr	r3, [r3, #32]
 80019a4:	4a74      	ldr	r2, [pc, #464]	; (8001b78 <Encoders_Init+0x2a8>)
 80019a6:	7912      	ldrb	r2, [r2, #4]
 80019a8:	0092      	lsls	r2, r2, #2
 80019aa:	2102      	movs	r1, #2
 80019ac:	4091      	lsls	r1, r2
 80019ae:	4a73      	ldr	r2, [pc, #460]	; (8001b7c <Encoders_Init+0x2ac>)
 80019b0:	7912      	ldrb	r2, [r2, #4]
 80019b2:	0092      	lsls	r2, r2, #2
 80019b4:	2002      	movs	r0, #2
 80019b6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ba:	430a      	orrs	r2, r1
 80019bc:	4611      	mov	r1, r2
 80019be:	4a6d      	ldr	r2, [pc, #436]	; (8001b74 <Encoders_Init+0x2a4>)
 80019c0:	430b      	orrs	r3, r1
 80019c2:	6213      	str	r3, [r2, #32]

	// Set AF1 for PA8 and PA9
	// AFRH is a separate register, values are linked to pins 8-15
	GPIOA->AFR[1] &= ~(0b1111 << 4*(RIGHTA.pin - 8) | 0b1111 << 4*(RIGHTB.pin - 8));
 80019c4:	4b6b      	ldr	r3, [pc, #428]	; (8001b74 <Encoders_Init+0x2a4>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	4a6d      	ldr	r2, [pc, #436]	; (8001b80 <Encoders_Init+0x2b0>)
 80019ca:	7912      	ldrb	r2, [r2, #4]
 80019cc:	3a08      	subs	r2, #8
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	210f      	movs	r1, #15
 80019d2:	4091      	lsls	r1, r2
 80019d4:	4a6b      	ldr	r2, [pc, #428]	; (8001b84 <Encoders_Init+0x2b4>)
 80019d6:	7912      	ldrb	r2, [r2, #4]
 80019d8:	3a08      	subs	r2, #8
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	200f      	movs	r0, #15
 80019de:	fa00 f202 	lsl.w	r2, r0, r2
 80019e2:	430a      	orrs	r2, r1
 80019e4:	43d2      	mvns	r2, r2
 80019e6:	4611      	mov	r1, r2
 80019e8:	4a62      	ldr	r2, [pc, #392]	; (8001b74 <Encoders_Init+0x2a4>)
 80019ea:	400b      	ands	r3, r1
 80019ec:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=  (0b0001 << 4*(RIGHTA.pin - 8) | 0b0001 << 4*(RIGHTB.pin - 8));
 80019ee:	4b61      	ldr	r3, [pc, #388]	; (8001b74 <Encoders_Init+0x2a4>)
 80019f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f2:	4a63      	ldr	r2, [pc, #396]	; (8001b80 <Encoders_Init+0x2b0>)
 80019f4:	7912      	ldrb	r2, [r2, #4]
 80019f6:	3a08      	subs	r2, #8
 80019f8:	0092      	lsls	r2, r2, #2
 80019fa:	2101      	movs	r1, #1
 80019fc:	4091      	lsls	r1, r2
 80019fe:	4a61      	ldr	r2, [pc, #388]	; (8001b84 <Encoders_Init+0x2b4>)
 8001a00:	7912      	ldrb	r2, [r2, #4]
 8001a02:	3a08      	subs	r2, #8
 8001a04:	0092      	lsls	r2, r2, #2
 8001a06:	2001      	movs	r0, #1
 8001a08:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4a58      	ldr	r2, [pc, #352]	; (8001b74 <Encoders_Init+0x2a4>)
 8001a12:	430b      	orrs	r3, r1
 8001a14:	6253      	str	r3, [r2, #36]	; 0x24

	// Clock setup for TIM1
	RIGHT.tim->PSC = 0;
 8001a16:	4b5c      	ldr	r3, [pc, #368]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	629a      	str	r2, [r3, #40]	; 0x28
	RIGHT.tim->ARR = 0xFFFF - 1;
 8001a1e:	4b5a      	ldr	r3, [pc, #360]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a26:	62da      	str	r2, [r3, #44]	; 0x2c

	// Clock setup for TIM3
	LEFT.tim->PSC = 0;
 8001a28:	4b58      	ldr	r3, [pc, #352]	; (8001b8c <Encoders_Init+0x2bc>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	629a      	str	r2, [r3, #40]	; 0x28
	LEFT.tim->ARR = 0xFFFF - 1;
 8001a30:	4b56      	ldr	r3, [pc, #344]	; (8001b8c <Encoders_Init+0x2bc>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a38:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable encoder quadrature mode for TIM1 and TIM3
	RIGHT.tim->SMCR &= ~(0b111 << 3*0);
 8001a3a:	4b53      	ldr	r3, [pc, #332]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	4b51      	ldr	r3, [pc, #324]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 0207 	bic.w	r2, r2, #7
 8001a48:	609a      	str	r2, [r3, #8]
	RIGHT.tim->SMCR |=  (0b011 << 3*0);
 8001a4a:	4b4f      	ldr	r3, [pc, #316]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	4b4d      	ldr	r3, [pc, #308]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f042 0203 	orr.w	r2, r2, #3
 8001a58:	609a      	str	r2, [r3, #8]

	LEFT.tim->SMCR &= ~(0b111 << 3*0);
 8001a5a:	4b4c      	ldr	r3, [pc, #304]	; (8001b8c <Encoders_Init+0x2bc>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	4b4a      	ldr	r3, [pc, #296]	; (8001b8c <Encoders_Init+0x2bc>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 0207 	bic.w	r2, r2, #7
 8001a68:	609a      	str	r2, [r3, #8]
	LEFT.tim->SMCR |=  (0b011 << 3*0);
 8001a6a:	4b48      	ldr	r3, [pc, #288]	; (8001b8c <Encoders_Init+0x2bc>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	4b46      	ldr	r3, [pc, #280]	; (8001b8c <Encoders_Init+0x2bc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 0203 	orr.w	r2, r2, #3
 8001a78:	609a      	str	r2, [r3, #8]

	// Set counting direction for TIM1 and TIM3
	RIGHT.tim->CCMR1 &= ~(0b11 << 0 | 0b11 << 8);
 8001a7a:	4b43      	ldr	r3, [pc, #268]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	4a41      	ldr	r2, [pc, #260]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a82:	6812      	ldr	r2, [r2, #0]
 8001a84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a88:	f023 0303 	bic.w	r3, r3, #3
 8001a8c:	6193      	str	r3, [r2, #24]
	RIGHT.tim->CCMR1 |=  (0b01 << 0 | 0b01 << 8);
 8001a8e:	4b3e      	ldr	r3, [pc, #248]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	4a3c      	ldr	r2, [pc, #240]	; (8001b88 <Encoders_Init+0x2b8>)
 8001a96:	6812      	ldr	r2, [r2, #0]
 8001a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6193      	str	r3, [r2, #24]

	LEFT.tim->CCMR1 &= ~(0b11 << 0 | 0b11 << 8);
 8001aa2:	4b3a      	ldr	r3, [pc, #232]	; (8001b8c <Encoders_Init+0x2bc>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a38      	ldr	r2, [pc, #224]	; (8001b8c <Encoders_Init+0x2bc>)
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ab0:	f023 0303 	bic.w	r3, r3, #3
 8001ab4:	6193      	str	r3, [r2, #24]
	LEFT.tim->CCMR1 |=  (0b01 << 0 | 0b01 << 8);
 8001ab6:	4b35      	ldr	r3, [pc, #212]	; (8001b8c <Encoders_Init+0x2bc>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	4a33      	ldr	r2, [pc, #204]	; (8001b8c <Encoders_Init+0x2bc>)
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6193      	str	r3, [r2, #24]

	// Enable counter for TIM1 and TIM3
	RIGHT.tim->CR1 |= (1 << 0);
 8001aca:	4b2f      	ldr	r3, [pc, #188]	; (8001b88 <Encoders_Init+0x2b8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	; (8001b88 <Encoders_Init+0x2b8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
	LEFT.tim->CR1 |= (1 << 0);
 8001ada:	4b2c      	ldr	r3, [pc, #176]	; (8001b8c <Encoders_Init+0x2bc>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	4b2a      	ldr	r3, [pc, #168]	; (8001b8c <Encoders_Init+0x2bc>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f042 0201 	orr.w	r2, r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]

	// Enable immediate update of register on counter
	RIGHT.tim->EGR |= (1 << 0);
 8001aea:	4b27      	ldr	r3, [pc, #156]	; (8001b88 <Encoders_Init+0x2b8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	695a      	ldr	r2, [r3, #20]
 8001af0:	4b25      	ldr	r3, [pc, #148]	; (8001b88 <Encoders_Init+0x2b8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f042 0201 	orr.w	r2, r2, #1
 8001af8:	615a      	str	r2, [r3, #20]
	LEFT.tim->EGR |= (1 << 0);
 8001afa:	4b24      	ldr	r3, [pc, #144]	; (8001b8c <Encoders_Init+0x2bc>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	695a      	ldr	r2, [r3, #20]
 8001b00:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <Encoders_Init+0x2bc>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f042 0201 	orr.w	r2, r2, #1
 8001b08:	615a      	str	r2, [r3, #20]

	inc_mm = (wheel_diameter*M_PI)/PPR;
 8001b0a:	4b21      	ldr	r3, [pc, #132]	; (8001b90 <Encoders_Init+0x2c0>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fcc6 	bl	80004a0 <__aeabi_f2d>
 8001b14:	a312      	add	r3, pc, #72	; (adr r3, 8001b60 <Encoders_Init+0x290>)
 8001b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1a:	f7fe fd19 	bl	8000550 <__aeabi_dmul>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4610      	mov	r0, r2
 8001b24:	4619      	mov	r1, r3
 8001b26:	a310      	add	r3, pc, #64	; (adr r3, 8001b68 <Encoders_Init+0x298>)
 8001b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2c:	f7fe fe3a 	bl	80007a4 <__aeabi_ddiv>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4610      	mov	r0, r2
 8001b36:	4619      	mov	r1, r3
 8001b38:	f7fe ffcc 	bl	8000ad4 <__aeabi_d2f>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	4a15      	ldr	r2, [pc, #84]	; (8001b94 <Encoders_Init+0x2c4>)
 8001b40:	6013      	str	r3, [r2, #0]
	inc_rad = inc_mm/wheel_distance;
 8001b42:	4b14      	ldr	r3, [pc, #80]	; (8001b94 <Encoders_Init+0x2c4>)
 8001b44:	edd3 6a00 	vldr	s13, [r3]
 8001b48:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <Encoders_Init+0x2c8>)
 8001b4a:	ed93 7a00 	vldr	s14, [r3]
 8001b4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b52:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <Encoders_Init+0x2cc>)
 8001b54:	edc3 7a00 	vstr	s15, [r3]
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	f3af 8000 	nop.w
 8001b60:	54442d18 	.word	0x54442d18
 8001b64:	400921fb 	.word	0x400921fb
 8001b68:	00000000 	.word	0x00000000
 8001b6c:	40a11000 	.word	0x40a11000
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40020000 	.word	0x40020000
 8001b78:	2000009c 	.word	0x2000009c
 8001b7c:	200000a4 	.word	0x200000a4
 8001b80:	200000ac 	.word	0x200000ac
 8001b84:	200000b4 	.word	0x200000b4
 8001b88:	200000c0 	.word	0x200000c0
 8001b8c:	200000bc 	.word	0x200000bc
 8001b90:	200000e0 	.word	0x200000e0
 8001b94:	200000e8 	.word	0x200000e8
 8001b98:	200000e4 	.word	0x200000e4
 8001b9c:	200000ec 	.word	0x200000ec

08001ba0 <Read_Encoders>:

// Calculates current position and speeds based on encoder increment readings
sOdom_t* Read_Encoders(){
 8001ba0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ba4:	af00      	add	r7, sp, #0
	last_left_enc  = curr_left_enc;
 8001ba6:	4bae      	ldr	r3, [pc, #696]	; (8001e60 <Read_Encoders+0x2c0>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4aae      	ldr	r2, [pc, #696]	; (8001e64 <Read_Encoders+0x2c4>)
 8001bac:	6013      	str	r3, [r2, #0]
	last_right_enc = curr_right_enc;
 8001bae:	4bae      	ldr	r3, [pc, #696]	; (8001e68 <Read_Encoders+0x2c8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4aae      	ldr	r2, [pc, #696]	; (8001e6c <Read_Encoders+0x2cc>)
 8001bb4:	6013      	str	r3, [r2, #0]

	curr_left_enc  = LEFT.tim->CNT;
 8001bb6:	4bae      	ldr	r3, [pc, #696]	; (8001e70 <Read_Encoders+0x2d0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4ba8      	ldr	r3, [pc, #672]	; (8001e60 <Read_Encoders+0x2c0>)
 8001bc0:	601a      	str	r2, [r3, #0]
	curr_right_enc = RIGHT.tim->CNT;
 8001bc2:	4bac      	ldr	r3, [pc, #688]	; (8001e74 <Read_Encoders+0x2d4>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4ba7      	ldr	r3, [pc, #668]	; (8001e68 <Read_Encoders+0x2c8>)
 8001bcc:	601a      	str	r2, [r3, #0]

	// The delta is calulated from increments from current and last encoder readings and converted to mm
	// The cast to int16_t ensures that a jump from 0 to 65535 and vice versa won't happen
	delta_left  = (int16_t)(curr_left_enc  - last_left_enc)  * inc_mm;
 8001bce:	4ba4      	ldr	r3, [pc, #656]	; (8001e60 <Read_Encoders+0x2c0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	4ba3      	ldr	r3, [pc, #652]	; (8001e64 <Read_Encoders+0x2c4>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	b21b      	sxth	r3, r3
 8001be0:	ee07 3a90 	vmov	s15, r3
 8001be4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001be8:	4ba3      	ldr	r3, [pc, #652]	; (8001e78 <Read_Encoders+0x2d8>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf2:	4ba2      	ldr	r3, [pc, #648]	; (8001e7c <Read_Encoders+0x2dc>)
 8001bf4:	edc3 7a00 	vstr	s15, [r3]
	delta_right = (int16_t)(curr_right_enc - last_right_enc) * inc_mm;
 8001bf8:	4b9b      	ldr	r3, [pc, #620]	; (8001e68 <Read_Encoders+0x2c8>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	4b9b      	ldr	r3, [pc, #620]	; (8001e6c <Read_Encoders+0x2cc>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	b21b      	sxth	r3, r3
 8001c0a:	ee07 3a90 	vmov	s15, r3
 8001c0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c12:	4b99      	ldr	r3, [pc, #612]	; (8001e78 <Read_Encoders+0x2d8>)
 8001c14:	edd3 7a00 	vldr	s15, [r3]
 8001c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1c:	4b98      	ldr	r3, [pc, #608]	; (8001e80 <Read_Encoders+0x2e0>)
 8001c1e:	edc3 7a00 	vstr	s15, [r3]

	// Distance traveled from last encoder reading
	delta_distance = (delta_left + delta_right) / 2;
 8001c22:	4b96      	ldr	r3, [pc, #600]	; (8001e7c <Read_Encoders+0x2dc>)
 8001c24:	ed93 7a00 	vldr	s14, [r3]
 8001c28:	4b95      	ldr	r3, [pc, #596]	; (8001e80 <Read_Encoders+0x2e0>)
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c32:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001c36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c3a:	4b92      	ldr	r3, [pc, #584]	; (8001e84 <Read_Encoders+0x2e4>)
 8001c3c:	edc3 7a00 	vstr	s15, [r3]
	// Change in orientation from last encoder reading
	delta_theta    = (delta_left - delta_right) / wheel_distance;
 8001c40:	4b8e      	ldr	r3, [pc, #568]	; (8001e7c <Read_Encoders+0x2dc>)
 8001c42:	ed93 7a00 	vldr	s14, [r3]
 8001c46:	4b8e      	ldr	r3, [pc, #568]	; (8001e80 <Read_Encoders+0x2e0>)
 8001c48:	edd3 7a00 	vldr	s15, [r3]
 8001c4c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c50:	4b8d      	ldr	r3, [pc, #564]	; (8001e88 <Read_Encoders+0x2e8>)
 8001c52:	ed93 7a00 	vldr	s14, [r3]
 8001c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5a:	4b8c      	ldr	r3, [pc, #560]	; (8001e8c <Read_Encoders+0x2ec>)
 8001c5c:	edc3 7a00 	vstr	s15, [r3]

	// Updated odom data
	odom.x += delta_distance * cos(odom.theta + delta_theta/2);
 8001c60:	4b8b      	ldr	r3, [pc, #556]	; (8001e90 <Read_Encoders+0x2f0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc1b 	bl	80004a0 <__aeabi_f2d>
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	460d      	mov	r5, r1
 8001c6e:	4b85      	ldr	r3, [pc, #532]	; (8001e84 <Read_Encoders+0x2e4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc14 	bl	80004a0 <__aeabi_f2d>
 8001c78:	4680      	mov	r8, r0
 8001c7a:	4689      	mov	r9, r1
 8001c7c:	4b84      	ldr	r3, [pc, #528]	; (8001e90 <Read_Encoders+0x2f0>)
 8001c7e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c82:	4b82      	ldr	r3, [pc, #520]	; (8001e8c <Read_Encoders+0x2ec>)
 8001c84:	edd3 6a00 	vldr	s13, [r3]
 8001c88:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001c8c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c94:	ee17 0a90 	vmov	r0, s15
 8001c98:	f7fe fc02 	bl	80004a0 <__aeabi_f2d>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	ec43 2b10 	vmov	d0, r2, r3
 8001ca4:	f001 fdc0 	bl	8003828 <cos>
 8001ca8:	ec53 2b10 	vmov	r2, r3, d0
 8001cac:	4640      	mov	r0, r8
 8001cae:	4649      	mov	r1, r9
 8001cb0:	f7fe fc4e 	bl	8000550 <__aeabi_dmul>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4620      	mov	r0, r4
 8001cba:	4629      	mov	r1, r5
 8001cbc:	f7fe fa92 	bl	80001e4 <__adddf3>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f7fe ff04 	bl	8000ad4 <__aeabi_d2f>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4a70      	ldr	r2, [pc, #448]	; (8001e90 <Read_Encoders+0x2f0>)
 8001cd0:	6013      	str	r3, [r2, #0]
	odom.y += delta_distance * sin(odom.theta + delta_theta/2);
 8001cd2:	4b6f      	ldr	r3, [pc, #444]	; (8001e90 <Read_Encoders+0x2f0>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7fe fbe2 	bl	80004a0 <__aeabi_f2d>
 8001cdc:	4604      	mov	r4, r0
 8001cde:	460d      	mov	r5, r1
 8001ce0:	4b68      	ldr	r3, [pc, #416]	; (8001e84 <Read_Encoders+0x2e4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe fbdb 	bl	80004a0 <__aeabi_f2d>
 8001cea:	4680      	mov	r8, r0
 8001cec:	4689      	mov	r9, r1
 8001cee:	4b68      	ldr	r3, [pc, #416]	; (8001e90 <Read_Encoders+0x2f0>)
 8001cf0:	ed93 7a02 	vldr	s14, [r3, #8]
 8001cf4:	4b65      	ldr	r3, [pc, #404]	; (8001e8c <Read_Encoders+0x2ec>)
 8001cf6:	edd3 6a00 	vldr	s13, [r3]
 8001cfa:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001cfe:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d06:	ee17 0a90 	vmov	r0, s15
 8001d0a:	f7fe fbc9 	bl	80004a0 <__aeabi_f2d>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	ec43 2b10 	vmov	d0, r2, r3
 8001d16:	f001 fddb 	bl	80038d0 <sin>
 8001d1a:	ec53 2b10 	vmov	r2, r3, d0
 8001d1e:	4640      	mov	r0, r8
 8001d20:	4649      	mov	r1, r9
 8001d22:	f7fe fc15 	bl	8000550 <__aeabi_dmul>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	4629      	mov	r1, r5
 8001d2e:	f7fe fa59 	bl	80001e4 <__adddf3>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	4610      	mov	r0, r2
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f7fe fecb 	bl	8000ad4 <__aeabi_d2f>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	4a53      	ldr	r2, [pc, #332]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d42:	6053      	str	r3, [r2, #4]
	odom.theta += delta_theta;
 8001d44:	4b52      	ldr	r3, [pc, #328]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d46:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d4a:	4b50      	ldr	r3, [pc, #320]	; (8001e8c <Read_Encoders+0x2ec>)
 8001d4c:	edd3 7a00 	vldr	s15, [r3]
 8001d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d54:	4b4e      	ldr	r3, [pc, #312]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d56:	edc3 7a02 	vstr	s15, [r3, #8]
	odom.left_inc += delta_left;
 8001d5a:	4b4d      	ldr	r3, [pc, #308]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d5c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d60:	4b46      	ldr	r3, [pc, #280]	; (8001e7c <Read_Encoders+0x2dc>)
 8001d62:	edd3 7a00 	vldr	s15, [r3]
 8001d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d6a:	4b49      	ldr	r3, [pc, #292]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d6c:	edc3 7a05 	vstr	s15, [r3, #20]
	odom.right_inc += delta_right;
 8001d70:	4b47      	ldr	r3, [pc, #284]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d72:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d76:	4b42      	ldr	r3, [pc, #264]	; (8001e80 <Read_Encoders+0x2e0>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d80:	4b43      	ldr	r3, [pc, #268]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d82:	edc3 7a06 	vstr	s15, [r3, #24]

	if (odom.theta > M_PI)
 8001d86:	4b42      	ldr	r3, [pc, #264]	; (8001e90 <Read_Encoders+0x2f0>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fb88 	bl	80004a0 <__aeabi_f2d>
 8001d90:	a32d      	add	r3, pc, #180	; (adr r3, 8001e48 <Read_Encoders+0x2a8>)
 8001d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d96:	f7fe fe6b 	bl	8000a70 <__aeabi_dcmpgt>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d013      	beq.n	8001dc8 <Read_Encoders+0x228>
		odom.theta -= 2*M_PI;
 8001da0:	4b3b      	ldr	r3, [pc, #236]	; (8001e90 <Read_Encoders+0x2f0>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe fb7b 	bl	80004a0 <__aeabi_f2d>
 8001daa:	a329      	add	r3, pc, #164	; (adr r3, 8001e50 <Read_Encoders+0x2b0>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fa16 	bl	80001e0 <__aeabi_dsub>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f7fe fe8a 	bl	8000ad4 <__aeabi_d2f>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4a33      	ldr	r2, [pc, #204]	; (8001e90 <Read_Encoders+0x2f0>)
 8001dc4:	6093      	str	r3, [r2, #8]
 8001dc6:	e01f      	b.n	8001e08 <Read_Encoders+0x268>
	else if(odom.theta < -M_PI)
 8001dc8:	4b31      	ldr	r3, [pc, #196]	; (8001e90 <Read_Encoders+0x2f0>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fb67 	bl	80004a0 <__aeabi_f2d>
 8001dd2:	a321      	add	r3, pc, #132	; (adr r3, 8001e58 <Read_Encoders+0x2b8>)
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	f7fe fe2c 	bl	8000a34 <__aeabi_dcmplt>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d012      	beq.n	8001e08 <Read_Encoders+0x268>
		odom.theta += 2*M_PI;
 8001de2:	4b2b      	ldr	r3, [pc, #172]	; (8001e90 <Read_Encoders+0x2f0>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fb5a 	bl	80004a0 <__aeabi_f2d>
 8001dec:	a318      	add	r3, pc, #96	; (adr r3, 8001e50 <Read_Encoders+0x2b0>)
 8001dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df2:	f7fe f9f7 	bl	80001e4 <__adddf3>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	4610      	mov	r0, r2
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f7fe fe69 	bl	8000ad4 <__aeabi_d2f>
 8001e02:	4603      	mov	r3, r0
 8001e04:	4a22      	ldr	r2, [pc, #136]	; (8001e90 <Read_Encoders+0x2f0>)
 8001e06:	6093      	str	r3, [r2, #8]

	odom.left_speed  = delta_left / ODOM_TIME * 1000; // mm/s
 8001e08:	4b1c      	ldr	r3, [pc, #112]	; (8001e7c <Read_Encoders+0x2dc>)
 8001e0a:	ed93 7a00 	vldr	s14, [r3]
 8001e0e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001e12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e16:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001e94 <Read_Encoders+0x2f4>
 8001e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	; (8001e90 <Read_Encoders+0x2f0>)
 8001e20:	edc3 7a03 	vstr	s15, [r3, #12]
	odom.right_speed = delta_right / ODOM_TIME * 1000; // mm/s
 8001e24:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <Read_Encoders+0x2e0>)
 8001e26:	ed93 7a00 	vldr	s14, [r3]
 8001e2a:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e32:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001e94 <Read_Encoders+0x2f4>
 8001e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e3a:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <Read_Encoders+0x2f0>)
 8001e3c:	edc3 7a04 	vstr	s15, [r3, #16]

	return &odom;
 8001e40:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <Read_Encoders+0x2f0>)
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e48:	54442d18 	.word	0x54442d18
 8001e4c:	400921fb 	.word	0x400921fb
 8001e50:	54442d18 	.word	0x54442d18
 8001e54:	401921fb 	.word	0x401921fb
 8001e58:	54442d18 	.word	0x54442d18
 8001e5c:	c00921fb 	.word	0xc00921fb
 8001e60:	20000168 	.word	0x20000168
 8001e64:	20000160 	.word	0x20000160
 8001e68:	2000016c 	.word	0x2000016c
 8001e6c:	20000164 	.word	0x20000164
 8001e70:	200000bc 	.word	0x200000bc
 8001e74:	200000c0 	.word	0x200000c0
 8001e78:	200000e8 	.word	0x200000e8
 8001e7c:	20000170 	.word	0x20000170
 8001e80:	20000174 	.word	0x20000174
 8001e84:	20000178 	.word	0x20000178
 8001e88:	200000e4 	.word	0x200000e4
 8001e8c:	2000017c 	.word	0x2000017c
 8001e90:	200000c4 	.word	0x200000c4
 8001e94:	447a0000 	.word	0x447a0000

08001e98 <Reset_Encoders>:

// Resets or initialized odometry data based on input parameter
void Reset_Encoders(sOdom_t* new_odom){
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	last_left_enc  = 0;
 8001ea0:	4b22      	ldr	r3, [pc, #136]	; (8001f2c <Reset_Encoders+0x94>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
	last_right_enc = 0;
 8001ea6:	4b22      	ldr	r3, [pc, #136]	; (8001f30 <Reset_Encoders+0x98>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
	curr_left_enc  = 0;
 8001eac:	4b21      	ldr	r3, [pc, #132]	; (8001f34 <Reset_Encoders+0x9c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
	curr_right_enc = 0;
 8001eb2:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <Reset_Encoders+0xa0>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
	delta_left = 0;
 8001eb8:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <Reset_Encoders+0xa4>)
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
	delta_right = 0;
 8001ec0:	4b1f      	ldr	r3, [pc, #124]	; (8001f40 <Reset_Encoders+0xa8>)
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
	delta_distance = 0;
 8001ec8:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <Reset_Encoders+0xac>)
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
	delta_theta = 0;
 8001ed0:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <Reset_Encoders+0xb0>)
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]

	LEFT.tim->CNT = 0;
 8001ed8:	4b1c      	ldr	r3, [pc, #112]	; (8001f4c <Reset_Encoders+0xb4>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2200      	movs	r2, #0
 8001ede:	625a      	str	r2, [r3, #36]	; 0x24
	RIGHT.tim->CNT = 0;
 8001ee0:	4b1b      	ldr	r3, [pc, #108]	; (8001f50 <Reset_Encoders+0xb8>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	625a      	str	r2, [r3, #36]	; 0x24

	odom.x = new_odom->x;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a19      	ldr	r2, [pc, #100]	; (8001f54 <Reset_Encoders+0xbc>)
 8001eee:	6013      	str	r3, [r2, #0]
	odom.y = new_odom->y;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	4a17      	ldr	r2, [pc, #92]	; (8001f54 <Reset_Encoders+0xbc>)
 8001ef6:	6053      	str	r3, [r2, #4]
	odom.theta = new_odom->theta;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	4a15      	ldr	r2, [pc, #84]	; (8001f54 <Reset_Encoders+0xbc>)
 8001efe:	6093      	str	r3, [r2, #8]
	odom.left_speed = 0;
 8001f00:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <Reset_Encoders+0xbc>)
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	60da      	str	r2, [r3, #12]
	odom.right_speed = 0;
 8001f08:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <Reset_Encoders+0xbc>)
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
	odom.left_inc = 0;
 8001f10:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <Reset_Encoders+0xbc>)
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
	odom.right_inc = 0;
 8001f18:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <Reset_Encoders+0xbc>)
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	20000160 	.word	0x20000160
 8001f30:	20000164 	.word	0x20000164
 8001f34:	20000168 	.word	0x20000168
 8001f38:	2000016c 	.word	0x2000016c
 8001f3c:	20000170 	.word	0x20000170
 8001f40:	20000174 	.word	0x20000174
 8001f44:	20000178 	.word	0x20000178
 8001f48:	2000017c 	.word	0x2000017c
 8001f4c:	200000bc 	.word	0x200000bc
 8001f50:	200000c0 	.word	0x200000c0
 8001f54:	200000c4 	.word	0x200000c4

08001f58 <Config>:

void Config(float diameter, float distance){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001f62:	edc7 0a00 	vstr	s1, [r7]
	wheel_diameter = diameter;
 8001f66:	4a1c      	ldr	r2, [pc, #112]	; (8001fd8 <Config+0x80>)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6013      	str	r3, [r2, #0]
	wheel_distance = distance;
 8001f6c:	4a1b      	ldr	r2, [pc, #108]	; (8001fdc <Config+0x84>)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	6013      	str	r3, [r2, #0]

	inc_mm = (wheel_diameter*M_PI)/PPR;
 8001f72:	4b19      	ldr	r3, [pc, #100]	; (8001fd8 <Config+0x80>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fa92 	bl	80004a0 <__aeabi_f2d>
 8001f7c:	a312      	add	r3, pc, #72	; (adr r3, 8001fc8 <Config+0x70>)
 8001f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f82:	f7fe fae5 	bl	8000550 <__aeabi_dmul>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	a310      	add	r3, pc, #64	; (adr r3, 8001fd0 <Config+0x78>)
 8001f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f94:	f7fe fc06 	bl	80007a4 <__aeabi_ddiv>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f7fe fd98 	bl	8000ad4 <__aeabi_d2f>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	4a0e      	ldr	r2, [pc, #56]	; (8001fe0 <Config+0x88>)
 8001fa8:	6013      	str	r3, [r2, #0]
	inc_rad = inc_mm/wheel_distance;
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <Config+0x88>)
 8001fac:	edd3 6a00 	vldr	s13, [r3]
 8001fb0:	4b0a      	ldr	r3, [pc, #40]	; (8001fdc <Config+0x84>)
 8001fb2:	ed93 7a00 	vldr	s14, [r3]
 8001fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fba:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <Config+0x8c>)
 8001fbc:	edc3 7a00 	vstr	s15, [r3]
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	54442d18 	.word	0x54442d18
 8001fcc:	400921fb 	.word	0x400921fb
 8001fd0:	00000000 	.word	0x00000000
 8001fd4:	40a11000 	.word	0x40a11000
 8001fd8:	200000e0 	.word	0x200000e0
 8001fdc:	200000e4 	.word	0x200000e4
 8001fe0:	200000e8 	.word	0x200000e8
 8001fe4:	200000ec 	.word	0x200000ec

08001fe8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	4b10      	ldr	r3, [pc, #64]	; (8002034 <HAL_MspInit+0x4c>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	4a0f      	ldr	r2, [pc, #60]	; (8002034 <HAL_MspInit+0x4c>)
 8001ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ffe:	4b0d      	ldr	r3, [pc, #52]	; (8002034 <HAL_MspInit+0x4c>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	603b      	str	r3, [r7, #0]
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HAL_MspInit+0x4c>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	4a08      	ldr	r2, [pc, #32]	; (8002034 <HAL_MspInit+0x4c>)
 8002014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002018:	6413      	str	r3, [r2, #64]	; 0x40
 800201a:	4b06      	ldr	r3, [pc, #24]	; (8002034 <HAL_MspInit+0x4c>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002026:	2007      	movs	r0, #7
 8002028:	f000 fdb4 	bl	8002b94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40023800 	.word	0x40023800

08002038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800203c:	e7fe      	b.n	800203c <NMI_Handler+0x4>

0800203e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002042:	e7fe      	b.n	8002042 <HardFault_Handler+0x4>

08002044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002048:	e7fe      	b.n	8002048 <MemManage_Handler+0x4>

0800204a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800204e:	e7fe      	b.n	800204e <BusFault_Handler+0x4>

08002050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002054:	e7fe      	b.n	8002054 <UsageFault_Handler+0x4>

08002056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002056:	b480      	push	{r7}
 8002058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002072:	b480      	push	{r7}
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002084:	f000 fcb4 	bl	80029f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}

0800208c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002090:	4b06      	ldr	r3, [pc, #24]	; (80020ac <SystemInit+0x20>)
 8002092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002096:	4a05      	ldr	r2, [pc, #20]	; (80020ac <SystemInit+0x20>)
 8002098:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800209c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_SetPriorityGrouping>:
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020cc:	4013      	ands	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_EnableIRQ>:
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	2b00      	cmp	r3, #0
 8002108:	db0b      	blt.n	8002122 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	f003 021f 	and.w	r2, r3, #31
 8002110:	4907      	ldr	r1, [pc, #28]	; (8002130 <__NVIC_EnableIRQ+0x38>)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	095b      	lsrs	r3, r3, #5
 8002118:	2001      	movs	r0, #1
 800211a:	fa00 f202 	lsl.w	r2, r0, r2
 800211e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000e100 	.word	0xe000e100

08002134 <__NVIC_SetPriority>:
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	db0a      	blt.n	800215e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	b2da      	uxtb	r2, r3
 800214c:	490c      	ldr	r1, [pc, #48]	; (8002180 <__NVIC_SetPriority+0x4c>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	0112      	lsls	r2, r2, #4
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	440b      	add	r3, r1
 8002158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800215c:	e00a      	b.n	8002174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	b2da      	uxtb	r2, r3
 8002162:	4908      	ldr	r1, [pc, #32]	; (8002184 <__NVIC_SetPriority+0x50>)
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	3b04      	subs	r3, #4
 800216c:	0112      	lsls	r2, r2, #4
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	440b      	add	r3, r1
 8002172:	761a      	strb	r2, [r3, #24]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000e100 	.word	0xe000e100
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <NVIC_EncodePriority>:
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	; 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f1c3 0307 	rsb	r3, r3, #7
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	bf28      	it	cs
 80021a6:	2304      	movcs	r3, #4
 80021a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3304      	adds	r3, #4
 80021ae:	2b06      	cmp	r3, #6
 80021b0:	d902      	bls.n	80021b8 <NVIC_EncodePriority+0x30>
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3b03      	subs	r3, #3
 80021b6:	e000      	b.n	80021ba <NVIC_EncodePriority+0x32>
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	401a      	ands	r2, r3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	43d9      	mvns	r1, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	4313      	orrs	r3, r2
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3724      	adds	r7, #36	; 0x24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <buffer_write>:
	volatile uint8_t head;
	volatile uint8_t tail;
}circular_buff;

static inline void buffer_write(circular_buff* buf, uint8_t x)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
 80021f6:	460b      	mov	r3, r1
 80021f8:	70fb      	strb	r3, [r7, #3]
	buf->buffer[buf->tail] = x;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	7a52      	ldrb	r2, [r2, #9]
 8002202:	b2d2      	uxtb	r2, r2
 8002204:	4413      	add	r3, r2
 8002206:	78fa      	ldrb	r2, [r7, #3]
 8002208:	701a      	strb	r2, [r3, #0]

	if ((buf->tail + 1) >= buf->len)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	7a5b      	ldrb	r3, [r3, #9]
 800220e:	b2db      	uxtb	r3, r3
 8002210:	3301      	adds	r3, #1
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	7812      	ldrb	r2, [r2, #0]
 8002216:	4293      	cmp	r3, r2
 8002218:	db03      	blt.n	8002222 <buffer_write+0x34>
		buf->tail = 0;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	725a      	strb	r2, [r3, #9]
	else
		buf->tail++;
}
 8002220:	e006      	b.n	8002230 <buffer_write+0x42>
		buf->tail++;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	7a5b      	ldrb	r3, [r3, #9]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	3301      	adds	r3, #1
 800222a:	b2da      	uxtb	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	725a      	strb	r2, [r3, #9]
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <buffer_read>:

static inline uint8_t buffer_read(circular_buff* buf)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
	if (buf->head == buf->tail)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7a1b      	ldrb	r3, [r3, #8]
 8002248:	b2da      	uxtb	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	7a5b      	ldrb	r3, [r3, #9]
 800224e:	b2db      	uxtb	r3, r3
 8002250:	429a      	cmp	r2, r3
 8002252:	d101      	bne.n	8002258 <buffer_read+0x1c>
		return '\0';
 8002254:	2300      	movs	r3, #0
 8002256:	e023      	b.n	80022a0 <buffer_read+0x64>

	uint8_t read = buf->buffer[buf->head];
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	7a12      	ldrb	r2, [r2, #8]
 8002260:	b2d2      	uxtb	r2, r2
 8002262:	4413      	add	r3, r2
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	73fb      	strb	r3, [r7, #15]
	buf->buffer[buf->head] = '\0';
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	7a12      	ldrb	r2, [r2, #8]
 8002270:	b2d2      	uxtb	r2, r2
 8002272:	4413      	add	r3, r2
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]

	if ((buf->head + 1) >= buf->len)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	7a1b      	ldrb	r3, [r3, #8]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	3301      	adds	r3, #1
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	7812      	ldrb	r2, [r2, #0]
 8002284:	4293      	cmp	r3, r2
 8002286:	db03      	blt.n	8002290 <buffer_read+0x54>
		buf->head = 0;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	721a      	strb	r2, [r3, #8]
 800228e:	e006      	b.n	800229e <buffer_read+0x62>
	else
		buf->head++;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	7a1b      	ldrb	r3, [r3, #8]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	3301      	adds	r3, #1
 8002298:	b2da      	uxtb	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	721a      	strb	r2, [r3, #8]

	return read;
 800229e:	7bfb      	ldrb	r3, [r7, #15]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <buffer_check>:

static inline uint8_t buffer_check(circular_buff* buf, uint8_t pos)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	70fb      	strb	r3, [r7, #3]
	if (pos > buf->len)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	78fa      	ldrb	r2, [r7, #3]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d904      	bls.n	80022cc <buffer_check+0x20>
		pos = pos - buf->len;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	78fa      	ldrb	r2, [r7, #3]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	70fb      	strb	r3, [r7, #3]

	if ((buf->head == buf->tail) ||
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	7a1b      	ldrb	r3, [r3, #8]
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	7a5b      	ldrb	r3, [r3, #9]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	429a      	cmp	r2, r3
 80022da:	d005      	beq.n	80022e8 <buffer_check+0x3c>
		(pos > buf->tail))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	7a5b      	ldrb	r3, [r3, #9]
 80022e0:	b2db      	uxtb	r3, r3
	if ((buf->head == buf->tail) ||
 80022e2:	78fa      	ldrb	r2, [r7, #3]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d901      	bls.n	80022ec <buffer_check+0x40>
		return '\0';
 80022e8:	2300      	movs	r3, #0
 80022ea:	e006      	b.n	80022fa <buffer_check+0x4e>

	uint8_t read = buf->buffer[pos];
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	4413      	add	r3, r2
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	73fb      	strb	r3, [r7, #15]

	return read;
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
	...

08002308 <USART2_Init>:

uint32_t test =0;

// Initializes USART2 over pins PA2 and PA3 with interrupt handler
void USART2_Init()
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
	uint32_t uartdiv = SystemCoreClock/2 / BAUDRATE;
 800230e:	4b2a      	ldr	r3, [pc, #168]	; (80023b8 <USART2_Init+0xb0>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a2a      	ldr	r2, [pc, #168]	; (80023bc <USART2_Init+0xb4>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	0c5b      	lsrs	r3, r3, #17
 800231a:	607b      	str	r3, [r7, #4]
    uint32_t uart_pri_encoding = NVIC_EncodePriority( 0, 1, 0 );
 800231c:	2200      	movs	r2, #0
 800231e:	2101      	movs	r1, #1
 8002320:	2000      	movs	r0, #0
 8002322:	f7ff ff31 	bl	8002188 <NVIC_EncodePriority>
 8002326:	6038      	str	r0, [r7, #0]

	// Enable clock for port A
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOAEN );
 8002328:	4b25      	ldr	r3, [pc, #148]	; (80023c0 <USART2_Init+0xb8>)
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	4a24      	ldr	r2, [pc, #144]	; (80023c0 <USART2_Init+0xb8>)
 800232e:	f043 0301 	orr.w	r3, r3, #1
 8002332:	6313      	str	r3, [r2, #48]	; 0x30

	// Clock source for USART2
	RCC->APB1ENR |= ( RCC_APB1ENR_USART2EN );
 8002334:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <USART2_Init+0xb8>)
 8002336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002338:	4a21      	ldr	r2, [pc, #132]	; (80023c0 <USART2_Init+0xb8>)
 800233a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800233e:	6413      	str	r3, [r2, #64]	; 0x40

	// PA2-3 AF7
	UART_Port->MODER &= ~(0b11 << 2*TX_Pin | 0b11 << 2*RX_PIN);
 8002340:	4b20      	ldr	r3, [pc, #128]	; (80023c4 <USART2_Init+0xbc>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a1f      	ldr	r2, [pc, #124]	; (80023c4 <USART2_Init+0xbc>)
 8002346:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800234a:	6013      	str	r3, [r2, #0]
	UART_Port->MODER |=  (0b10 << 2*TX_Pin | 0b10 << 2*RX_PIN);
 800234c:	4b1d      	ldr	r3, [pc, #116]	; (80023c4 <USART2_Init+0xbc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a1c      	ldr	r2, [pc, #112]	; (80023c4 <USART2_Init+0xbc>)
 8002352:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002356:	6013      	str	r3, [r2, #0]

	UART_Port->AFR[0] &= ~(0b1111 << 4*TX_Pin | 0b1111 << 4*RX_PIN);
 8002358:	4b1a      	ldr	r3, [pc, #104]	; (80023c4 <USART2_Init+0xbc>)
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	4a19      	ldr	r2, [pc, #100]	; (80023c4 <USART2_Init+0xbc>)
 800235e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002362:	6213      	str	r3, [r2, #32]
	UART_Port->AFR[0] |=  (0b0111 << 4*TX_Pin | 0b0111 << 4*RX_PIN);
 8002364:	4b17      	ldr	r3, [pc, #92]	; (80023c4 <USART2_Init+0xbc>)
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	4a16      	ldr	r2, [pc, #88]	; (80023c4 <USART2_Init+0xbc>)
 800236a:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800236e:	6213      	str	r3, [r2, #32]

    // Setup the NVIC to enable interrupts.
    NVIC_SetPriorityGrouping( 0 );
 8002370:	2000      	movs	r0, #0
 8002372:	f7ff fe9d 	bl	80020b0 <__NVIC_SetPriorityGrouping>
    // UART receive interrupts should be high priority.
    NVIC_SetPriority( USART2_IRQn, uart_pri_encoding );
 8002376:	6839      	ldr	r1, [r7, #0]
 8002378:	2026      	movs	r0, #38	; 0x26
 800237a:	f7ff fedb 	bl	8002134 <__NVIC_SetPriority>
    NVIC_EnableIRQ( USART2_IRQn );
 800237e:	2026      	movs	r0, #38	; 0x26
 8002380:	f7ff feba 	bl	80020f8 <__NVIC_EnableIRQ>

    // Set BaudRate to 115200
    USART2->BRR = ((uartdiv/16) << USART_BRR_DIV_Mantissa_Pos |
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	011a      	lsls	r2, r3, #4
    			  (uartdiv%16) << USART_BRR_DIV_Fraction_Pos);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f003 030f 	and.w	r3, r3, #15
    USART2->BRR = ((uartdiv/16) << USART_BRR_DIV_Mantissa_Pos |
 8002390:	490d      	ldr	r1, [pc, #52]	; (80023c8 <USART2_Init+0xc0>)
 8002392:	4313      	orrs	r3, r2
 8002394:	608b      	str	r3, [r1, #8]

    USART2->CR1 |= (USART_CR1_RE | USART_CR1_TE | USART_CR1_UE | USART_CR1_RXNEIE | USART_CR1_TCIE);
 8002396:	4b0c      	ldr	r3, [pc, #48]	; (80023c8 <USART2_Init+0xc0>)
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	4a0b      	ldr	r2, [pc, #44]	; (80023c8 <USART2_Init+0xc0>)
 800239c:	f443 5301 	orr.w	r3, r3, #8256	; 0x2040
 80023a0:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 80023a4:	60d3      	str	r3, [r2, #12]

	memset(recv, 0, sizeof recv);
 80023a6:	2214      	movs	r2, #20
 80023a8:	2100      	movs	r1, #0
 80023aa:	4808      	ldr	r0, [pc, #32]	; (80023cc <USART2_Init+0xc4>)
 80023ac:	f001 fa0e 	bl	80037cc <memset>

}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	200000f0 	.word	0x200000f0
 80023bc:	91a2b3c5 	.word	0x91a2b3c5
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40020000 	.word	0x40020000
 80023c8:	40004400 	.word	0x40004400
 80023cc:	2000028c 	.word	0x2000028c

080023d0 <USART2_IRQHandler>:

// Interrupt handler for receiving data over UART
void USART2_IRQHandler(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
	// test = USART2->SR;

	// Handles interrupt if a byte was received
	if (USART2->SR & USART_SR_RXNE) {
 80023d4:	4b19      	ldr	r3, [pc, #100]	; (800243c <USART2_IRQHandler+0x6c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0320 	and.w	r3, r3, #32
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d00b      	beq.n	80023f8 <USART2_IRQHandler+0x28>
	  c = USART2->DR;
 80023e0:	4b16      	ldr	r3, [pc, #88]	; (800243c <USART2_IRQHandler+0x6c>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b16      	ldr	r3, [pc, #88]	; (8002440 <USART2_IRQHandler+0x70>)
 80023e8:	701a      	strb	r2, [r3, #0]
	  buffer_write(&in_buf, c);
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <USART2_IRQHandler+0x70>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	4619      	mov	r1, r3
 80023f0:	4814      	ldr	r0, [pc, #80]	; (8002444 <USART2_IRQHandler+0x74>)
 80023f2:	f7ff fefc 	bl	80021ee <buffer_write>
		if (out_buf.head != out_buf.tail){
			send_data = buffer_read(&out_buf);
			USART2->DR = send_data;
		}
	}
}
 80023f6:	e01e      	b.n	8002436 <USART2_IRQHandler+0x66>
	else if (USART2->SR & USART_SR_TC){
 80023f8:	4b10      	ldr	r3, [pc, #64]	; (800243c <USART2_IRQHandler+0x6c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d018      	beq.n	8002436 <USART2_IRQHandler+0x66>
		USART2->SR &= ~(0b1 << USART_SR_TC_Pos);
 8002404:	4b0d      	ldr	r3, [pc, #52]	; (800243c <USART2_IRQHandler+0x6c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0c      	ldr	r2, [pc, #48]	; (800243c <USART2_IRQHandler+0x6c>)
 800240a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800240e:	6013      	str	r3, [r2, #0]
		if (out_buf.head != out_buf.tail){
 8002410:	4b0d      	ldr	r3, [pc, #52]	; (8002448 <USART2_IRQHandler+0x78>)
 8002412:	7a1b      	ldrb	r3, [r3, #8]
 8002414:	b2da      	uxtb	r2, r3
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <USART2_IRQHandler+0x78>)
 8002418:	7a5b      	ldrb	r3, [r3, #9]
 800241a:	b2db      	uxtb	r3, r3
 800241c:	429a      	cmp	r2, r3
 800241e:	d00a      	beq.n	8002436 <USART2_IRQHandler+0x66>
			send_data = buffer_read(&out_buf);
 8002420:	4809      	ldr	r0, [pc, #36]	; (8002448 <USART2_IRQHandler+0x78>)
 8002422:	f7ff ff0b 	bl	800223c <buffer_read>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <USART2_IRQHandler+0x7c>)
 800242c:	701a      	strb	r2, [r3, #0]
			USART2->DR = send_data;
 800242e:	4b07      	ldr	r3, [pc, #28]	; (800244c <USART2_IRQHandler+0x7c>)
 8002430:	781a      	ldrb	r2, [r3, #0]
 8002432:	4b02      	ldr	r3, [pc, #8]	; (800243c <USART2_IRQHandler+0x6c>)
 8002434:	605a      	str	r2, [r3, #4]
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40004400 	.word	0x40004400
 8002440:	200002a1 	.word	0x200002a1
 8002444:	200000f4 	.word	0x200000f4
 8002448:	20000100 	.word	0x20000100
 800244c:	20000289 	.word	0x20000289

08002450 <UART_Interrupt_Init>:

// Configures timer TIM10 with interrupt every 1ms which check input buffer
void UART_Interrupt_Init()
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
	// Lower priority than UART IRQHandler, higher priority than PID
	uint32_t tim11_pri_encoding = NVIC_EncodePriority(0, 1, 1);
 8002456:	2201      	movs	r2, #1
 8002458:	2101      	movs	r1, #1
 800245a:	2000      	movs	r0, #0
 800245c:	f7ff fe94 	bl	8002188 <NVIC_EncodePriority>
 8002460:	6078      	str	r0, [r7, #4]

	// Clock source for TIM11
	RCC->APB2ENR |= ( RCC_APB2ENR_TIM11EN );
 8002462:	4b16      	ldr	r3, [pc, #88]	; (80024bc <UART_Interrupt_Init+0x6c>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	4a15      	ldr	r2, [pc, #84]	; (80024bc <UART_Interrupt_Init+0x6c>)
 8002468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800246c:	6453      	str	r3, [r2, #68]	; 0x44

	// Clock setup for TIM11, 1ms
	UART_Tim->PSC = 2 - 1;
 800246e:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <UART_Interrupt_Init+0x70>)
 8002470:	2201      	movs	r2, #1
 8002472:	629a      	str	r2, [r3, #40]	; 0x28
	UART_Tim->ARR = 42000 - 1;
 8002474:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <UART_Interrupt_Init+0x70>)
 8002476:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800247a:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable immediate update of register on counter
	UART_Tim->EGR |= ( TIM_EGR_UG );
 800247c:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <UART_Interrupt_Init+0x70>)
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	4a0f      	ldr	r2, [pc, #60]	; (80024c0 <UART_Interrupt_Init+0x70>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6153      	str	r3, [r2, #20]

	// Enable interrupts for TIM11
	UART_Tim->DIER |= ( TIM_DIER_UIE );
 8002488:	4b0d      	ldr	r3, [pc, #52]	; (80024c0 <UART_Interrupt_Init+0x70>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4a0c      	ldr	r2, [pc, #48]	; (80024c0 <UART_Interrupt_Init+0x70>)
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	60d3      	str	r3, [r2, #12]

	// Enable counter for TIM11
	UART_Tim->CR1 |= ( TIM_CR1_CEN );
 8002494:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <UART_Interrupt_Init+0x70>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a09      	ldr	r2, [pc, #36]	; (80024c0 <UART_Interrupt_Init+0x70>)
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	6013      	str	r3, [r2, #0]

	// Enable interrupt
	NVIC_SetPriorityGrouping( 0 );
 80024a0:	2000      	movs	r0, #0
 80024a2:	f7ff fe05 	bl	80020b0 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority( TIM1_TRG_COM_TIM11_IRQn, tim11_pri_encoding );
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	201a      	movs	r0, #26
 80024aa:	f7ff fe43 	bl	8002134 <__NVIC_SetPriority>
	NVIC_EnableIRQ( TIM1_TRG_COM_TIM11_IRQn );
 80024ae:	201a      	movs	r0, #26
 80024b0:	f7ff fe22 	bl	80020f8 <__NVIC_EnableIRQ>
}
 80024b4:	bf00      	nop
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40014800 	.word	0x40014800

080024c4 <TIM1_TRG_COM_TIM11_IRQHandler>:

// Checks input buffer for messages from connected device
void TIM1_TRG_COM_TIM11_IRQHandler(void){
 80024c4:	b580      	push	{r7, lr}
 80024c6:	ed2d 8b02 	vpush	{d8}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af00      	add	r7, sp, #0
	uart_interrupt_counter++;
 80024ce:	4b7a      	ldr	r3, [pc, #488]	; (80026b8 <TIM1_TRG_COM_TIM11_IRQHandler+0x1f4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	3301      	adds	r3, #1
 80024d4:	4a78      	ldr	r2, [pc, #480]	; (80026b8 <TIM1_TRG_COM_TIM11_IRQHandler+0x1f4>)
 80024d6:	6013      	str	r3, [r2, #0]

	if (uart_interrupt_counter % UART_TIME == 0 &&
 80024d8:	4b77      	ldr	r3, [pc, #476]	; (80026b8 <TIM1_TRG_COM_TIM11_IRQHandler+0x1f4>)
 80024da:	681b      	ldr	r3, [r3, #0]
		in_buf.head != in_buf.tail)
 80024dc:	4b77      	ldr	r3, [pc, #476]	; (80026bc <TIM1_TRG_COM_TIM11_IRQHandler+0x1f8>)
 80024de:	7a1b      	ldrb	r3, [r3, #8]
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	4b76      	ldr	r3, [pc, #472]	; (80026bc <TIM1_TRG_COM_TIM11_IRQHandler+0x1f8>)
 80024e4:	7a5b      	ldrb	r3, [r3, #9]
 80024e6:	b2db      	uxtb	r3, r3
	if (uart_interrupt_counter % UART_TIME == 0 &&
 80024e8:	429a      	cmp	r2, r3
 80024ea:	f000 80d9 	beq.w	80026a0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1dc>
	{
		Read_Buffer(recv);
 80024ee:	4874      	ldr	r0, [pc, #464]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 80024f0:	f000 f920 	bl	8002734 <Read_Buffer>
		if (*recv != null){
 80024f4:	4b72      	ldr	r3, [pc, #456]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 80024f6:	781a      	ldrb	r2, [r3, #0]
 80024f8:	4b72      	ldr	r3, [pc, #456]	; (80026c4 <TIM1_TRG_COM_TIM11_IRQHandler+0x200>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	f000 80b7 	beq.w	8002670 <TIM1_TRG_COM_TIM11_IRQHandler+0x1ac>
			switch(recv[1]){
 8002502:	4b6f      	ldr	r3, [pc, #444]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 8002504:	785b      	ldrb	r3, [r3, #1]
 8002506:	3b43      	subs	r3, #67	; 0x43
 8002508:	2b10      	cmp	r3, #16
 800250a:	f200 80ad 	bhi.w	8002668 <TIM1_TRG_COM_TIM11_IRQHandler+0x1a4>
 800250e:	a201      	add	r2, pc, #4	; (adr r2, 8002514 <TIM1_TRG_COM_TIM11_IRQHandler+0x50>)
 8002510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002514:	08002639 	.word	0x08002639
 8002518:	08002669 	.word	0x08002669
 800251c:	08002669 	.word	0x08002669
 8002520:	08002669 	.word	0x08002669
 8002524:	08002669 	.word	0x08002669
 8002528:	08002669 	.word	0x08002669
 800252c:	080025dd 	.word	0x080025dd
 8002530:	08002669 	.word	0x08002669
 8002534:	08002669 	.word	0x08002669
 8002538:	08002669 	.word	0x08002669
 800253c:	08002669 	.word	0x08002669
 8002540:	08002669 	.word	0x08002669
 8002544:	08002559 	.word	0x08002559
 8002548:	08002669 	.word	0x08002669
 800254c:	08002669 	.word	0x08002669
 8002550:	08002669 	.word	0x08002669
 8002554:	080025ad 	.word	0x080025ad
			case ODOM_RECEIVE:
				Send_Command(ACK_TRANSMIT, &ack, 4);
 8002558:	2204      	movs	r2, #4
 800255a:	495b      	ldr	r1, [pc, #364]	; (80026c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x204>)
 800255c:	2041      	movs	r0, #65	; 0x41
 800255e:	f000 f95d 	bl	800281c <Send_Command>

				sOdom_t* odom_enc = Read_Encoders();
 8002562:	f7ff fb1d 	bl	8001ba0 <Read_Encoders>
 8002566:	61f8      	str	r0, [r7, #28]

				send_odom_enc[0] = odom_enc->x;
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a57      	ldr	r2, [pc, #348]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 800256e:	6013      	str	r3, [r2, #0]
				send_odom_enc[1] = odom_enc->y;
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4a55      	ldr	r2, [pc, #340]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 8002576:	6053      	str	r3, [r2, #4]
				send_odom_enc[2] = odom_enc->theta;
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	4a53      	ldr	r2, [pc, #332]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 800257e:	6093      	str	r3, [r2, #8]
				send_odom_enc[3] = odom_enc->left_speed;
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	4a51      	ldr	r2, [pc, #324]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 8002586:	60d3      	str	r3, [r2, #12]
				send_odom_enc[4] = odom_enc->right_speed;
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	4a4f      	ldr	r2, [pc, #316]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 800258e:	6113      	str	r3, [r2, #16]
				send_odom_enc[5] = odom_enc->left_inc;
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	4a4d      	ldr	r2, [pc, #308]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 8002596:	6153      	str	r3, [r2, #20]
				send_odom_enc[6] = odom_enc->right_inc;
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a4b      	ldr	r2, [pc, #300]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 800259e:	6193      	str	r3, [r2, #24]

				Send_Command(ODOM_TRANSMIT, send_odom_enc, sizeof(send_odom_enc));
 80025a0:	221c      	movs	r2, #28
 80025a2:	494a      	ldr	r1, [pc, #296]	; (80026cc <TIM1_TRG_COM_TIM11_IRQHandler+0x208>)
 80025a4:	204f      	movs	r0, #79	; 0x4f
 80025a6:	f000 f939 	bl	800281c <Send_Command>
				break;
 80025aa:	e05d      	b.n	8002668 <TIM1_TRG_COM_TIM11_IRQHandler+0x1a4>
			case SPEED_RECEIVE:
				Set_Motor_Speed(Read_Float(recv, 3),  // left speed
 80025ac:	2103      	movs	r1, #3
 80025ae:	4844      	ldr	r0, [pc, #272]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 80025b0:	f000 f892 	bl	80026d8 <Read_Float>
 80025b4:	eeb0 8a40 	vmov.f32	s16, s0
 80025b8:	2107      	movs	r1, #7
 80025ba:	4841      	ldr	r0, [pc, #260]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 80025bc:	f000 f88c 	bl	80026d8 <Read_Float>
 80025c0:	eef0 7a40 	vmov.f32	s15, s0
 80025c4:	eef0 0a67 	vmov.f32	s1, s15
 80025c8:	eeb0 0a48 	vmov.f32	s0, s16
 80025cc:	f7ff f854 	bl	8001678 <Set_Motor_Speed>
								Read_Float(recv, 7)); // right_speed

				// Sends an acknowledge for the received message
				// to the connected device
				Send_Command(ACK_TRANSMIT, &ack, 4);
 80025d0:	2204      	movs	r2, #4
 80025d2:	493d      	ldr	r1, [pc, #244]	; (80026c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x204>)
 80025d4:	2041      	movs	r0, #65	; 0x41
 80025d6:	f000 f921 	bl	800281c <Send_Command>
				break;
 80025da:	e045      	b.n	8002668 <TIM1_TRG_COM_TIM11_IRQHandler+0x1a4>
			case INIT_RECEIVE:
				sOdom_t odom = {
						.x = Read_Float(recv, 3),
 80025dc:	2103      	movs	r1, #3
 80025de:	4838      	ldr	r0, [pc, #224]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 80025e0:	f000 f87a 	bl	80026d8 <Read_Float>
 80025e4:	eef0 7a40 	vmov.f32	s15, s0
				sOdom_t odom = {
 80025e8:	edc7 7a00 	vstr	s15, [r7]
						.y = Read_Float(recv, 7),
 80025ec:	2107      	movs	r1, #7
 80025ee:	4834      	ldr	r0, [pc, #208]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 80025f0:	f000 f872 	bl	80026d8 <Read_Float>
 80025f4:	eef0 7a40 	vmov.f32	s15, s0
				sOdom_t odom = {
 80025f8:	edc7 7a01 	vstr	s15, [r7, #4]
						.theta = Read_Float(recv, 11),
 80025fc:	210b      	movs	r1, #11
 80025fe:	4830      	ldr	r0, [pc, #192]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 8002600:	f000 f86a 	bl	80026d8 <Read_Float>
 8002604:	eef0 7a40 	vmov.f32	s15, s0
				sOdom_t odom = {
 8002608:	edc7 7a02 	vstr	s15, [r7, #8]
 800260c:	f04f 0300 	mov.w	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	f04f 0300 	mov.w	r3, #0
 8002616:	613b      	str	r3, [r7, #16]
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	61bb      	str	r3, [r7, #24]
						.left_speed = 0,
						.right_speed = 0,
						.left_inc = 0,
						.right_inc = 0
				};
				Reset_Encoders(&odom);
 8002624:	463b      	mov	r3, r7
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fc36 	bl	8001e98 <Reset_Encoders>

				// Sends an acknowledge for the received message
				// to the connected device
				Send_Command(ACK_TRANSMIT, &ack, 4);
 800262c:	2204      	movs	r2, #4
 800262e:	4926      	ldr	r1, [pc, #152]	; (80026c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x204>)
 8002630:	2041      	movs	r0, #65	; 0x41
 8002632:	f000 f8f3 	bl	800281c <Send_Command>
				break;
 8002636:	e017      	b.n	8002668 <TIM1_TRG_COM_TIM11_IRQHandler+0x1a4>
			case CONFIG_RECEIVE:
				Config(Read_Float(recv, 3),   // diameter
 8002638:	2103      	movs	r1, #3
 800263a:	4821      	ldr	r0, [pc, #132]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 800263c:	f000 f84c 	bl	80026d8 <Read_Float>
 8002640:	eeb0 8a40 	vmov.f32	s16, s0
 8002644:	2107      	movs	r1, #7
 8002646:	481e      	ldr	r0, [pc, #120]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 8002648:	f000 f846 	bl	80026d8 <Read_Float>
 800264c:	eef0 7a40 	vmov.f32	s15, s0
 8002650:	eef0 0a67 	vmov.f32	s1, s15
 8002654:	eeb0 0a48 	vmov.f32	s0, s16
 8002658:	f7ff fc7e 	bl	8001f58 <Config>
						Read_Float(recv, 7)); // track distance

				// Sends an acknowledge for the received message
				// to the connected device
				Send_Command(ACK_TRANSMIT, &ack, 4);
 800265c:	2204      	movs	r2, #4
 800265e:	491a      	ldr	r1, [pc, #104]	; (80026c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x204>)
 8002660:	2041      	movs	r0, #65	; 0x41
 8002662:	f000 f8db 	bl	800281c <Send_Command>
				break;
 8002666:	bf00      	nop
			}

			// If a valid message was received the counter
			// for reseting the buffer is reset
			bad_msg_counter = 0;
 8002668:	4b19      	ldr	r3, [pc, #100]	; (80026d0 <TIM1_TRG_COM_TIM11_IRQHandler+0x20c>)
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e012      	b.n	8002696 <TIM1_TRG_COM_TIM11_IRQHandler+0x1d2>
		}
		// If the whole message was not received in more than 5ms, discard the buffer
		else if (bad_msg_counter >= 4){
 8002670:	4b17      	ldr	r3, [pc, #92]	; (80026d0 <TIM1_TRG_COM_TIM11_IRQHandler+0x20c>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b03      	cmp	r3, #3
 8002676:	d90e      	bls.n	8002696 <TIM1_TRG_COM_TIM11_IRQHandler+0x1d2>
			while(in_buf.head != in_buf.tail)
 8002678:	e002      	b.n	8002680 <TIM1_TRG_COM_TIM11_IRQHandler+0x1bc>
				buffer_read(&in_buf);
 800267a:	4810      	ldr	r0, [pc, #64]	; (80026bc <TIM1_TRG_COM_TIM11_IRQHandler+0x1f8>)
 800267c:	f7ff fdde 	bl	800223c <buffer_read>
			while(in_buf.head != in_buf.tail)
 8002680:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <TIM1_TRG_COM_TIM11_IRQHandler+0x1f8>)
 8002682:	7a1b      	ldrb	r3, [r3, #8]
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <TIM1_TRG_COM_TIM11_IRQHandler+0x1f8>)
 8002688:	7a5b      	ldrb	r3, [r3, #9]
 800268a:	b2db      	uxtb	r3, r3
 800268c:	429a      	cmp	r2, r3
 800268e:	d1f4      	bne.n	800267a <TIM1_TRG_COM_TIM11_IRQHandler+0x1b6>
			bad_msg_counter = 0;
 8002690:	4b0f      	ldr	r3, [pc, #60]	; (80026d0 <TIM1_TRG_COM_TIM11_IRQHandler+0x20c>)
 8002692:	2200      	movs	r2, #0
 8002694:	701a      	strb	r2, [r3, #0]
		}

		memset(recv, 0, sizeof recv);
 8002696:	2214      	movs	r2, #20
 8002698:	2100      	movs	r1, #0
 800269a:	4809      	ldr	r0, [pc, #36]	; (80026c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x1fc>)
 800269c:	f001 f896 	bl	80037cc <memset>
	}

	// Clears interrupt flag so that other interrupts can work
	UART_Tim->SR &= ~TIM_SR_UIF;
 80026a0:	4b0c      	ldr	r3, [pc, #48]	; (80026d4 <TIM1_TRG_COM_TIM11_IRQHandler+0x210>)
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	4a0b      	ldr	r2, [pc, #44]	; (80026d4 <TIM1_TRG_COM_TIM11_IRQHandler+0x210>)
 80026a6:	f023 0301 	bic.w	r3, r3, #1
 80026aa:	6113      	str	r3, [r2, #16]
}
 80026ac:	bf00      	nop
 80026ae:	3720      	adds	r7, #32
 80026b0:	46bd      	mov	sp, r7
 80026b2:	ecbd 8b02 	vpop	{d8}
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000180 	.word	0x20000180
 80026bc:	200000f4 	.word	0x200000f4
 80026c0:	2000028c 	.word	0x2000028c
 80026c4:	200002a2 	.word	0x200002a2
 80026c8:	2000010c 	.word	0x2000010c
 80026cc:	200002a8 	.word	0x200002a8
 80026d0:	200002a0 	.word	0x200002a0
 80026d4:	40014800 	.word	0x40014800

080026d8 <Read_Float>:


float Read_Float(uint8_t msg[], uint8_t start)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	70fb      	strb	r3, [r7, #3]
	convert_float.u[0] = msg[start];
 80026e4:	78fb      	ldrb	r3, [r7, #3]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	781a      	ldrb	r2, [r3, #0]
 80026ec:	4b10      	ldr	r3, [pc, #64]	; (8002730 <Read_Float+0x58>)
 80026ee:	701a      	strb	r2, [r3, #0]
	convert_float.u[1] = msg[start+1];
 80026f0:	78fb      	ldrb	r3, [r7, #3]
 80026f2:	3301      	adds	r3, #1
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	4413      	add	r3, r2
 80026f8:	781a      	ldrb	r2, [r3, #0]
 80026fa:	4b0d      	ldr	r3, [pc, #52]	; (8002730 <Read_Float+0x58>)
 80026fc:	705a      	strb	r2, [r3, #1]
	convert_float.u[2] = msg[start+2];
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	3302      	adds	r3, #2
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	781a      	ldrb	r2, [r3, #0]
 8002708:	4b09      	ldr	r3, [pc, #36]	; (8002730 <Read_Float+0x58>)
 800270a:	709a      	strb	r2, [r3, #2]
	convert_float.u[3] = msg[start+3];
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	3303      	adds	r3, #3
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	4413      	add	r3, r2
 8002714:	781a      	ldrb	r2, [r3, #0]
 8002716:	4b06      	ldr	r3, [pc, #24]	; (8002730 <Read_Float+0x58>)
 8002718:	70da      	strb	r2, [r3, #3]

	return convert_float.f;
 800271a:	4b05      	ldr	r3, [pc, #20]	; (8002730 <Read_Float+0x58>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	ee07 3a90 	vmov	s15, r3
}
 8002722:	eeb0 0a67 	vmov.f32	s0, s15
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	200002a4 	.word	0x200002a4

08002734 <Read_Buffer>:
	}
}

// Returns a complete message from input buffer if it is valid
void Read_Buffer(uint8_t* recv_data)
{
 8002734:	b590      	push	{r4, r7, lr}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	first = buffer_check(&in_buf, in_buf.head);
 800273c:	4b30      	ldr	r3, [pc, #192]	; (8002800 <Read_Buffer+0xcc>)
 800273e:	7a1b      	ldrb	r3, [r3, #8]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	4619      	mov	r1, r3
 8002744:	482e      	ldr	r0, [pc, #184]	; (8002800 <Read_Buffer+0xcc>)
 8002746:	f7ff fdb1 	bl	80022ac <buffer_check>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	4b2d      	ldr	r3, [pc, #180]	; (8002804 <Read_Buffer+0xd0>)
 8002750:	701a      	strb	r2, [r3, #0]
	code   = buffer_check(&in_buf, in_buf.head+1);
 8002752:	4b2b      	ldr	r3, [pc, #172]	; (8002800 <Read_Buffer+0xcc>)
 8002754:	7a1b      	ldrb	r3, [r3, #8]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	3301      	adds	r3, #1
 800275a:	b2db      	uxtb	r3, r3
 800275c:	4619      	mov	r1, r3
 800275e:	4828      	ldr	r0, [pc, #160]	; (8002800 <Read_Buffer+0xcc>)
 8002760:	f7ff fda4 	bl	80022ac <buffer_check>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	4b27      	ldr	r3, [pc, #156]	; (8002808 <Read_Buffer+0xd4>)
 800276a:	701a      	strb	r2, [r3, #0]
	len   = buffer_check(&in_buf, in_buf.head+2);
 800276c:	4b24      	ldr	r3, [pc, #144]	; (8002800 <Read_Buffer+0xcc>)
 800276e:	7a1b      	ldrb	r3, [r3, #8]
 8002770:	b2db      	uxtb	r3, r3
 8002772:	3302      	adds	r3, #2
 8002774:	b2db      	uxtb	r3, r3
 8002776:	4619      	mov	r1, r3
 8002778:	4821      	ldr	r0, [pc, #132]	; (8002800 <Read_Buffer+0xcc>)
 800277a:	f7ff fd97 	bl	80022ac <buffer_check>
 800277e:	4603      	mov	r3, r0
 8002780:	461a      	mov	r2, r3
 8002782:	4b22      	ldr	r3, [pc, #136]	; (800280c <Read_Buffer+0xd8>)
 8002784:	701a      	strb	r2, [r3, #0]
	last  = buffer_check(&in_buf, in_buf.head+len);
 8002786:	4b1e      	ldr	r3, [pc, #120]	; (8002800 <Read_Buffer+0xcc>)
 8002788:	7a1b      	ldrb	r3, [r3, #8]
 800278a:	b2da      	uxtb	r2, r3
 800278c:	4b1f      	ldr	r3, [pc, #124]	; (800280c <Read_Buffer+0xd8>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4413      	add	r3, r2
 8002792:	b2db      	uxtb	r3, r3
 8002794:	4619      	mov	r1, r3
 8002796:	481a      	ldr	r0, [pc, #104]	; (8002800 <Read_Buffer+0xcc>)
 8002798:	f7ff fd88 	bl	80022ac <buffer_check>
 800279c:	4603      	mov	r3, r0
 800279e:	461a      	mov	r2, r3
 80027a0:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <Read_Buffer+0xdc>)
 80027a2:	701a      	strb	r2, [r3, #0]

	if(first == START &&
 80027a4:	4b17      	ldr	r3, [pc, #92]	; (8002804 <Read_Buffer+0xd0>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2bfa      	cmp	r3, #250	; 0xfa
 80027aa:	d11c      	bne.n	80027e6 <Read_Buffer+0xb2>
	   last == STOP &&
 80027ac:	4b18      	ldr	r3, [pc, #96]	; (8002810 <Read_Buffer+0xdc>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
	if(first == START &&
 80027b0:	2bfb      	cmp	r3, #251	; 0xfb
 80027b2:	d118      	bne.n	80027e6 <Read_Buffer+0xb2>
	   len > 0){
 80027b4:	4b15      	ldr	r3, [pc, #84]	; (800280c <Read_Buffer+0xd8>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
	   last == STOP &&
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d014      	beq.n	80027e6 <Read_Buffer+0xb2>
		for(uint8_t i=0; i<len+2; i++)
 80027bc:	2300      	movs	r3, #0
 80027be:	73fb      	strb	r3, [r7, #15]
 80027c0:	e00a      	b.n	80027d8 <Read_Buffer+0xa4>
			recv_data[i] = buffer_read(&in_buf);
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	18d4      	adds	r4, r2, r3
 80027c8:	480d      	ldr	r0, [pc, #52]	; (8002800 <Read_Buffer+0xcc>)
 80027ca:	f7ff fd37 	bl	800223c <buffer_read>
 80027ce:	4603      	mov	r3, r0
 80027d0:	7023      	strb	r3, [r4, #0]
		for(uint8_t i=0; i<len+2; i++)
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	3301      	adds	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
 80027d8:	4b0c      	ldr	r3, [pc, #48]	; (800280c <Read_Buffer+0xd8>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	1c5a      	adds	r2, r3, #1
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	daee      	bge.n	80027c2 <Read_Buffer+0x8e>
		return;
 80027e4:	e009      	b.n	80027fa <Read_Buffer+0xc6>
	}

	// If the message is not valid null is returned
	// and the counter for reseting the buffer increases
	bad_msg_counter++;
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <Read_Buffer+0xe0>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	3301      	adds	r3, #1
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <Read_Buffer+0xe0>)
 80027f0:	701a      	strb	r2, [r3, #0]
	recv_data[0] = null;
 80027f2:	4b09      	ldr	r3, [pc, #36]	; (8002818 <Read_Buffer+0xe4>)
 80027f4:	781a      	ldrb	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	701a      	strb	r2, [r3, #0]
}
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd90      	pop	{r4, r7, pc}
 8002800:	200000f4 	.word	0x200000f4
 8002804:	20000284 	.word	0x20000284
 8002808:	20000287 	.word	0x20000287
 800280c:	20000285 	.word	0x20000285
 8002810:	20000286 	.word	0x20000286
 8002814:	200002a0 	.word	0x200002a0
 8002818:	200002a2 	.word	0x200002a2

0800281c <Send_Command>:

// Constructs a message and sends it through the output buffer to the connected device
void Send_Command(uint8_t code, float value[], uint8_t len)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	6039      	str	r1, [r7, #0]
 8002826:	71fb      	strb	r3, [r7, #7]
 8002828:	4613      	mov	r3, r2
 800282a:	71bb      	strb	r3, [r7, #6]
	buffer_write(&out_buf, START);
 800282c:	21fa      	movs	r1, #250	; 0xfa
 800282e:	482d      	ldr	r0, [pc, #180]	; (80028e4 <Send_Command+0xc8>)
 8002830:	f7ff fcdd 	bl	80021ee <buffer_write>
	buffer_write(&out_buf, code);
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	4619      	mov	r1, r3
 8002838:	482a      	ldr	r0, [pc, #168]	; (80028e4 <Send_Command+0xc8>)
 800283a:	f7ff fcd8 	bl	80021ee <buffer_write>
	buffer_write(&out_buf, len+3);
 800283e:	79bb      	ldrb	r3, [r7, #6]
 8002840:	3303      	adds	r3, #3
 8002842:	b2db      	uxtb	r3, r3
 8002844:	4619      	mov	r1, r3
 8002846:	4827      	ldr	r0, [pc, #156]	; (80028e4 <Send_Command+0xc8>)
 8002848:	f7ff fcd1 	bl	80021ee <buffer_write>

	size = sizeof(value[0]);
 800284c:	4b26      	ldr	r3, [pc, #152]	; (80028e8 <Send_Command+0xcc>)
 800284e:	2204      	movs	r2, #4
 8002850:	701a      	strb	r2, [r3, #0]

	for(uint8_t i=0; i<len/size; i++){
 8002852:	2300      	movs	r3, #0
 8002854:	73fb      	strb	r3, [r7, #15]
 8002856:	e021      	b.n	800289c <Send_Command+0x80>
		convert_float.f = value[i];
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	4413      	add	r3, r2
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a22      	ldr	r2, [pc, #136]	; (80028ec <Send_Command+0xd0>)
 8002864:	6013      	str	r3, [r2, #0]

		buffer_write(&out_buf, convert_float.u[0]);
 8002866:	4b21      	ldr	r3, [pc, #132]	; (80028ec <Send_Command+0xd0>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	4619      	mov	r1, r3
 800286c:	481d      	ldr	r0, [pc, #116]	; (80028e4 <Send_Command+0xc8>)
 800286e:	f7ff fcbe 	bl	80021ee <buffer_write>
		buffer_write(&out_buf, convert_float.u[1]);
 8002872:	4b1e      	ldr	r3, [pc, #120]	; (80028ec <Send_Command+0xd0>)
 8002874:	785b      	ldrb	r3, [r3, #1]
 8002876:	4619      	mov	r1, r3
 8002878:	481a      	ldr	r0, [pc, #104]	; (80028e4 <Send_Command+0xc8>)
 800287a:	f7ff fcb8 	bl	80021ee <buffer_write>
		buffer_write(&out_buf, convert_float.u[2]);
 800287e:	4b1b      	ldr	r3, [pc, #108]	; (80028ec <Send_Command+0xd0>)
 8002880:	789b      	ldrb	r3, [r3, #2]
 8002882:	4619      	mov	r1, r3
 8002884:	4817      	ldr	r0, [pc, #92]	; (80028e4 <Send_Command+0xc8>)
 8002886:	f7ff fcb2 	bl	80021ee <buffer_write>
		buffer_write(&out_buf, convert_float.u[3]);
 800288a:	4b18      	ldr	r3, [pc, #96]	; (80028ec <Send_Command+0xd0>)
 800288c:	78db      	ldrb	r3, [r3, #3]
 800288e:	4619      	mov	r1, r3
 8002890:	4814      	ldr	r0, [pc, #80]	; (80028e4 <Send_Command+0xc8>)
 8002892:	f7ff fcac 	bl	80021ee <buffer_write>
	for(uint8_t i=0; i<len/size; i++){
 8002896:	7bfb      	ldrb	r3, [r7, #15]
 8002898:	3301      	adds	r3, #1
 800289a:	73fb      	strb	r3, [r7, #15]
 800289c:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <Send_Command+0xcc>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	79ba      	ldrb	r2, [r7, #6]
 80028a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	7bfa      	ldrb	r2, [r7, #15]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d3d4      	bcc.n	8002858 <Send_Command+0x3c>
	}

	buffer_write(&out_buf, STOP);
 80028ae:	21fb      	movs	r1, #251	; 0xfb
 80028b0:	480c      	ldr	r0, [pc, #48]	; (80028e4 <Send_Command+0xc8>)
 80028b2:	f7ff fc9c 	bl	80021ee <buffer_write>

	// First byte needs to be sent manually to start the USART interrupt transmission
	send_data = buffer_read(&out_buf);
 80028b6:	480b      	ldr	r0, [pc, #44]	; (80028e4 <Send_Command+0xc8>)
 80028b8:	f7ff fcc0 	bl	800223c <buffer_read>
 80028bc:	4603      	mov	r3, r0
 80028be:	461a      	mov	r2, r3
 80028c0:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <Send_Command+0xd4>)
 80028c2:	701a      	strb	r2, [r3, #0]
	while(!(USART2->SR & USART_SR_TXE));
 80028c4:	bf00      	nop
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <Send_Command+0xd8>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f9      	beq.n	80028c6 <Send_Command+0xaa>
	USART2->DR = send_data;
 80028d2:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <Send_Command+0xd4>)
 80028d4:	781a      	ldrb	r2, [r3, #0]
 80028d6:	4b07      	ldr	r3, [pc, #28]	; (80028f4 <Send_Command+0xd8>)
 80028d8:	605a      	str	r2, [r3, #4]
}
 80028da:	bf00      	nop
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	20000100 	.word	0x20000100
 80028e8:	20000288 	.word	0x20000288
 80028ec:	200002a4 	.word	0x200002a4
 80028f0:	20000289 	.word	0x20000289
 80028f4:	40004400 	.word	0x40004400

080028f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002930 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028fc:	f7ff fbc6 	bl	800208c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002900:	480c      	ldr	r0, [pc, #48]	; (8002934 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002902:	490d      	ldr	r1, [pc, #52]	; (8002938 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002904:	4a0d      	ldr	r2, [pc, #52]	; (800293c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002908:	e002      	b.n	8002910 <LoopCopyDataInit>

0800290a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800290a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800290c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290e:	3304      	adds	r3, #4

08002910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002914:	d3f9      	bcc.n	800290a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002916:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002918:	4c0a      	ldr	r4, [pc, #40]	; (8002944 <LoopFillZerobss+0x22>)
  movs r3, #0
 800291a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800291c:	e001      	b.n	8002922 <LoopFillZerobss>

0800291e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002920:	3204      	adds	r2, #4

08002922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002924:	d3fb      	bcc.n	800291e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002926:	f000 ff59 	bl	80037dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800292a:	f7fe faa1 	bl	8000e70 <main>
  bx  lr    
 800292e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002930:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002938:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 800293c:	08004b60 	.word	0x08004b60
  ldr r2, =_sbss
 8002940:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8002944:	200002c8 	.word	0x200002c8

08002948 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002948:	e7fe      	b.n	8002948 <ADC_IRQHandler>
	...

0800294c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002950:	4b0e      	ldr	r3, [pc, #56]	; (800298c <HAL_Init+0x40>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a0d      	ldr	r2, [pc, #52]	; (800298c <HAL_Init+0x40>)
 8002956:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800295a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_Init+0x40>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a0a      	ldr	r2, [pc, #40]	; (800298c <HAL_Init+0x40>)
 8002962:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002966:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002968:	4b08      	ldr	r3, [pc, #32]	; (800298c <HAL_Init+0x40>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a07      	ldr	r2, [pc, #28]	; (800298c <HAL_Init+0x40>)
 800296e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002972:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002974:	2003      	movs	r0, #3
 8002976:	f000 f90d 	bl	8002b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800297a:	2000      	movs	r0, #0
 800297c:	f000 f808 	bl	8002990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002980:	f7ff fb32 	bl	8001fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40023c00 	.word	0x40023c00

08002990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002998:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <HAL_InitTick+0x54>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <HAL_InitTick+0x58>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	4619      	mov	r1, r3
 80029a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80029aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 f917 	bl	8002be2 <HAL_SYSTICK_Config>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e00e      	b.n	80029dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b0f      	cmp	r3, #15
 80029c2:	d80a      	bhi.n	80029da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029c4:	2200      	movs	r2, #0
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029cc:	f000 f8ed 	bl	8002baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d0:	4a06      	ldr	r2, [pc, #24]	; (80029ec <HAL_InitTick+0x5c>)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	e000      	b.n	80029dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3708      	adds	r7, #8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	200000f0 	.word	0x200000f0
 80029e8:	20000114 	.word	0x20000114
 80029ec:	20000110 	.word	0x20000110

080029f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029f4:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <HAL_IncTick+0x20>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	461a      	mov	r2, r3
 80029fa:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <HAL_IncTick+0x24>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4413      	add	r3, r2
 8002a00:	4a04      	ldr	r2, [pc, #16]	; (8002a14 <HAL_IncTick+0x24>)
 8002a02:	6013      	str	r3, [r2, #0]
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20000114 	.word	0x20000114
 8002a14:	200002c4 	.word	0x200002c4

08002a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a1c:	4b03      	ldr	r3, [pc, #12]	; (8002a2c <HAL_GetTick+0x14>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	200002c4 	.word	0x200002c4

08002a30 <__NVIC_SetPriorityGrouping>:
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a40:	4b0c      	ldr	r3, [pc, #48]	; (8002a74 <__NVIC_SetPriorityGrouping+0x44>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a62:	4a04      	ldr	r2, [pc, #16]	; (8002a74 <__NVIC_SetPriorityGrouping+0x44>)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	60d3      	str	r3, [r2, #12]
}
 8002a68:	bf00      	nop
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <__NVIC_GetPriorityGrouping>:
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a7c:	4b04      	ldr	r3, [pc, #16]	; (8002a90 <__NVIC_GetPriorityGrouping+0x18>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	0a1b      	lsrs	r3, r3, #8
 8002a82:	f003 0307 	and.w	r3, r3, #7
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <__NVIC_SetPriority>:
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	6039      	str	r1, [r7, #0]
 8002a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	db0a      	blt.n	8002abe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	490c      	ldr	r1, [pc, #48]	; (8002ae0 <__NVIC_SetPriority+0x4c>)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002abc:	e00a      	b.n	8002ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	4908      	ldr	r1, [pc, #32]	; (8002ae4 <__NVIC_SetPriority+0x50>)
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	3b04      	subs	r3, #4
 8002acc:	0112      	lsls	r2, r2, #4
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	761a      	strb	r2, [r3, #24]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000e100 	.word	0xe000e100
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <NVIC_EncodePriority>:
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b089      	sub	sp, #36	; 0x24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	f1c3 0307 	rsb	r3, r3, #7
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	bf28      	it	cs
 8002b06:	2304      	movcs	r3, #4
 8002b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	2b06      	cmp	r3, #6
 8002b10:	d902      	bls.n	8002b18 <NVIC_EncodePriority+0x30>
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3b03      	subs	r3, #3
 8002b16:	e000      	b.n	8002b1a <NVIC_EncodePriority+0x32>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43da      	mvns	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3a:	43d9      	mvns	r1, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b40:	4313      	orrs	r3, r2
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3724      	adds	r7, #36	; 0x24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
	...

08002b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b60:	d301      	bcc.n	8002b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b62:	2301      	movs	r3, #1
 8002b64:	e00f      	b.n	8002b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b66:	4a0a      	ldr	r2, [pc, #40]	; (8002b90 <SysTick_Config+0x40>)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b6e:	210f      	movs	r1, #15
 8002b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b74:	f7ff ff8e 	bl	8002a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b78:	4b05      	ldr	r3, [pc, #20]	; (8002b90 <SysTick_Config+0x40>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b7e:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <SysTick_Config+0x40>)
 8002b80:	2207      	movs	r2, #7
 8002b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	e000e010 	.word	0xe000e010

08002b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f7ff ff47 	bl	8002a30 <__NVIC_SetPriorityGrouping>
}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bbc:	f7ff ff5c 	bl	8002a78 <__NVIC_GetPriorityGrouping>
 8002bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	68b9      	ldr	r1, [r7, #8]
 8002bc6:	6978      	ldr	r0, [r7, #20]
 8002bc8:	f7ff ff8e 	bl	8002ae8 <NVIC_EncodePriority>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff ff5d 	bl	8002a94 <__NVIC_SetPriority>
}
 8002bda:	bf00      	nop
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7ff ffb0 	bl	8002b50 <SysTick_Config>
 8002bf0:	4603      	mov	r3, r0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	; 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
 8002c16:	e159      	b.n	8002ecc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c18:	2201      	movs	r2, #1
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	f040 8148 	bne.w	8002ec6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d005      	beq.n	8002c4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d130      	bne.n	8002cb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	2203      	movs	r2, #3
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4013      	ands	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c84:	2201      	movs	r2, #1
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4013      	ands	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	091b      	lsrs	r3, r3, #4
 8002c9a:	f003 0201 	and.w	r2, r3, #1
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f003 0303 	and.w	r3, r3, #3
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d017      	beq.n	8002cec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d123      	bne.n	8002d40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	08da      	lsrs	r2, r3, #3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	3208      	adds	r2, #8
 8002d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	f003 0307 	and.w	r3, r3, #7
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	220f      	movs	r2, #15
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	691a      	ldr	r2, [r3, #16]
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	08da      	lsrs	r2, r3, #3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	3208      	adds	r2, #8
 8002d3a:	69b9      	ldr	r1, [r7, #24]
 8002d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4013      	ands	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 0203 	and.w	r2, r3, #3
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80a2 	beq.w	8002ec6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	4b57      	ldr	r3, [pc, #348]	; (8002ee4 <HAL_GPIO_Init+0x2e8>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	4a56      	ldr	r2, [pc, #344]	; (8002ee4 <HAL_GPIO_Init+0x2e8>)
 8002d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d90:	6453      	str	r3, [r2, #68]	; 0x44
 8002d92:	4b54      	ldr	r3, [pc, #336]	; (8002ee4 <HAL_GPIO_Init+0x2e8>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d9e:	4a52      	ldr	r2, [pc, #328]	; (8002ee8 <HAL_GPIO_Init+0x2ec>)
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	089b      	lsrs	r3, r3, #2
 8002da4:	3302      	adds	r3, #2
 8002da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	220f      	movs	r2, #15
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a49      	ldr	r2, [pc, #292]	; (8002eec <HAL_GPIO_Init+0x2f0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d019      	beq.n	8002dfe <HAL_GPIO_Init+0x202>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a48      	ldr	r2, [pc, #288]	; (8002ef0 <HAL_GPIO_Init+0x2f4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d013      	beq.n	8002dfa <HAL_GPIO_Init+0x1fe>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a47      	ldr	r2, [pc, #284]	; (8002ef4 <HAL_GPIO_Init+0x2f8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d00d      	beq.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a46      	ldr	r2, [pc, #280]	; (8002ef8 <HAL_GPIO_Init+0x2fc>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d007      	beq.n	8002df2 <HAL_GPIO_Init+0x1f6>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a45      	ldr	r2, [pc, #276]	; (8002efc <HAL_GPIO_Init+0x300>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d101      	bne.n	8002dee <HAL_GPIO_Init+0x1f2>
 8002dea:	2304      	movs	r3, #4
 8002dec:	e008      	b.n	8002e00 <HAL_GPIO_Init+0x204>
 8002dee:	2307      	movs	r3, #7
 8002df0:	e006      	b.n	8002e00 <HAL_GPIO_Init+0x204>
 8002df2:	2303      	movs	r3, #3
 8002df4:	e004      	b.n	8002e00 <HAL_GPIO_Init+0x204>
 8002df6:	2302      	movs	r3, #2
 8002df8:	e002      	b.n	8002e00 <HAL_GPIO_Init+0x204>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e000      	b.n	8002e00 <HAL_GPIO_Init+0x204>
 8002dfe:	2300      	movs	r3, #0
 8002e00:	69fa      	ldr	r2, [r7, #28]
 8002e02:	f002 0203 	and.w	r2, r2, #3
 8002e06:	0092      	lsls	r2, r2, #2
 8002e08:	4093      	lsls	r3, r2
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e10:	4935      	ldr	r1, [pc, #212]	; (8002ee8 <HAL_GPIO_Init+0x2ec>)
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	089b      	lsrs	r3, r3, #2
 8002e16:	3302      	adds	r3, #2
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e1e:	4b38      	ldr	r3, [pc, #224]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	43db      	mvns	r3, r3
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e42:	4a2f      	ldr	r2, [pc, #188]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e48:	4b2d      	ldr	r3, [pc, #180]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e6c:	4a24      	ldr	r2, [pc, #144]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e72:	4b23      	ldr	r3, [pc, #140]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e96:	4a1a      	ldr	r2, [pc, #104]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e9c:	4b18      	ldr	r3, [pc, #96]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ec0:	4a0f      	ldr	r2, [pc, #60]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	61fb      	str	r3, [r7, #28]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	2b0f      	cmp	r3, #15
 8002ed0:	f67f aea2 	bls.w	8002c18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	bf00      	nop
 8002ed8:	3724      	adds	r7, #36	; 0x24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40013800 	.word	0x40013800
 8002eec:	40020000 	.word	0x40020000
 8002ef0:	40020400 	.word	0x40020400
 8002ef4:	40020800 	.word	0x40020800
 8002ef8:	40020c00 	.word	0x40020c00
 8002efc:	40021000 	.word	0x40021000
 8002f00:	40013c00 	.word	0x40013c00

08002f04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e267      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d075      	beq.n	800300e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f22:	4b88      	ldr	r3, [pc, #544]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d00c      	beq.n	8002f48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f2e:	4b85      	ldr	r3, [pc, #532]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f36:	2b08      	cmp	r3, #8
 8002f38:	d112      	bne.n	8002f60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f3a:	4b82      	ldr	r3, [pc, #520]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f46:	d10b      	bne.n	8002f60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f48:	4b7e      	ldr	r3, [pc, #504]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d05b      	beq.n	800300c <HAL_RCC_OscConfig+0x108>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d157      	bne.n	800300c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e242      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f68:	d106      	bne.n	8002f78 <HAL_RCC_OscConfig+0x74>
 8002f6a:	4b76      	ldr	r3, [pc, #472]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a75      	ldr	r2, [pc, #468]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	e01d      	b.n	8002fb4 <HAL_RCC_OscConfig+0xb0>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x98>
 8002f82:	4b70      	ldr	r3, [pc, #448]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a6f      	ldr	r2, [pc, #444]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	4b6d      	ldr	r3, [pc, #436]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a6c      	ldr	r2, [pc, #432]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	e00b      	b.n	8002fb4 <HAL_RCC_OscConfig+0xb0>
 8002f9c:	4b69      	ldr	r3, [pc, #420]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a68      	ldr	r2, [pc, #416]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002fa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fa6:	6013      	str	r3, [r2, #0]
 8002fa8:	4b66      	ldr	r3, [pc, #408]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a65      	ldr	r2, [pc, #404]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d013      	beq.n	8002fe4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbc:	f7ff fd2c 	bl	8002a18 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fc4:	f7ff fd28 	bl	8002a18 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b64      	cmp	r3, #100	; 0x64
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e207      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd6:	4b5b      	ldr	r3, [pc, #364]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0f0      	beq.n	8002fc4 <HAL_RCC_OscConfig+0xc0>
 8002fe2:	e014      	b.n	800300e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe4:	f7ff fd18 	bl	8002a18 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fec:	f7ff fd14 	bl	8002a18 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b64      	cmp	r3, #100	; 0x64
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e1f3      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ffe:	4b51      	ldr	r3, [pc, #324]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f0      	bne.n	8002fec <HAL_RCC_OscConfig+0xe8>
 800300a:	e000      	b.n	800300e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800300c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d063      	beq.n	80030e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800301a:	4b4a      	ldr	r3, [pc, #296]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 030c 	and.w	r3, r3, #12
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00b      	beq.n	800303e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003026:	4b47      	ldr	r3, [pc, #284]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800302e:	2b08      	cmp	r3, #8
 8003030:	d11c      	bne.n	800306c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003032:	4b44      	ldr	r3, [pc, #272]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d116      	bne.n	800306c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303e:	4b41      	ldr	r3, [pc, #260]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d005      	beq.n	8003056 <HAL_RCC_OscConfig+0x152>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d001      	beq.n	8003056 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e1c7      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003056:	4b3b      	ldr	r3, [pc, #236]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	4937      	ldr	r1, [pc, #220]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306a:	e03a      	b.n	80030e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d020      	beq.n	80030b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003074:	4b34      	ldr	r3, [pc, #208]	; (8003148 <HAL_RCC_OscConfig+0x244>)
 8003076:	2201      	movs	r2, #1
 8003078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307a:	f7ff fccd 	bl	8002a18 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003082:	f7ff fcc9 	bl	8002a18 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e1a8      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003094:	4b2b      	ldr	r3, [pc, #172]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0f0      	beq.n	8003082 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a0:	4b28      	ldr	r3, [pc, #160]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	4925      	ldr	r1, [pc, #148]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	600b      	str	r3, [r1, #0]
 80030b4:	e015      	b.n	80030e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030b6:	4b24      	ldr	r3, [pc, #144]	; (8003148 <HAL_RCC_OscConfig+0x244>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030bc:	f7ff fcac 	bl	8002a18 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030c4:	f7ff fca8 	bl	8002a18 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e187      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030d6:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d036      	beq.n	800315c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d016      	beq.n	8003124 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030f6:	4b15      	ldr	r3, [pc, #84]	; (800314c <HAL_RCC_OscConfig+0x248>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fc:	f7ff fc8c 	bl	8002a18 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003104:	f7ff fc88 	bl	8002a18 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e167      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003116:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <HAL_RCC_OscConfig+0x240>)
 8003118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0f0      	beq.n	8003104 <HAL_RCC_OscConfig+0x200>
 8003122:	e01b      	b.n	800315c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003124:	4b09      	ldr	r3, [pc, #36]	; (800314c <HAL_RCC_OscConfig+0x248>)
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800312a:	f7ff fc75 	bl	8002a18 <HAL_GetTick>
 800312e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003130:	e00e      	b.n	8003150 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003132:	f7ff fc71 	bl	8002a18 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d907      	bls.n	8003150 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e150      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
 8003144:	40023800 	.word	0x40023800
 8003148:	42470000 	.word	0x42470000
 800314c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003150:	4b88      	ldr	r3, [pc, #544]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003152:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1ea      	bne.n	8003132 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 8097 	beq.w	8003298 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800316a:	2300      	movs	r3, #0
 800316c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800316e:	4b81      	ldr	r3, [pc, #516]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10f      	bne.n	800319a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	4b7d      	ldr	r3, [pc, #500]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	4a7c      	ldr	r2, [pc, #496]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003188:	6413      	str	r3, [r2, #64]	; 0x40
 800318a:	4b7a      	ldr	r3, [pc, #488]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003196:	2301      	movs	r3, #1
 8003198:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319a:	4b77      	ldr	r3, [pc, #476]	; (8003378 <HAL_RCC_OscConfig+0x474>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d118      	bne.n	80031d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a6:	4b74      	ldr	r3, [pc, #464]	; (8003378 <HAL_RCC_OscConfig+0x474>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a73      	ldr	r2, [pc, #460]	; (8003378 <HAL_RCC_OscConfig+0x474>)
 80031ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031b2:	f7ff fc31 	bl	8002a18 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b8:	e008      	b.n	80031cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ba:	f7ff fc2d 	bl	8002a18 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e10c      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031cc:	4b6a      	ldr	r3, [pc, #424]	; (8003378 <HAL_RCC_OscConfig+0x474>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d0f0      	beq.n	80031ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d106      	bne.n	80031ee <HAL_RCC_OscConfig+0x2ea>
 80031e0:	4b64      	ldr	r3, [pc, #400]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 80031e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e4:	4a63      	ldr	r2, [pc, #396]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6713      	str	r3, [r2, #112]	; 0x70
 80031ec:	e01c      	b.n	8003228 <HAL_RCC_OscConfig+0x324>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	2b05      	cmp	r3, #5
 80031f4:	d10c      	bne.n	8003210 <HAL_RCC_OscConfig+0x30c>
 80031f6:	4b5f      	ldr	r3, [pc, #380]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 80031f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031fa:	4a5e      	ldr	r2, [pc, #376]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 80031fc:	f043 0304 	orr.w	r3, r3, #4
 8003200:	6713      	str	r3, [r2, #112]	; 0x70
 8003202:	4b5c      	ldr	r3, [pc, #368]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003206:	4a5b      	ldr	r2, [pc, #364]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	6713      	str	r3, [r2, #112]	; 0x70
 800320e:	e00b      	b.n	8003228 <HAL_RCC_OscConfig+0x324>
 8003210:	4b58      	ldr	r3, [pc, #352]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003214:	4a57      	ldr	r2, [pc, #348]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003216:	f023 0301 	bic.w	r3, r3, #1
 800321a:	6713      	str	r3, [r2, #112]	; 0x70
 800321c:	4b55      	ldr	r3, [pc, #340]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 800321e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003220:	4a54      	ldr	r2, [pc, #336]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003222:	f023 0304 	bic.w	r3, r3, #4
 8003226:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d015      	beq.n	800325c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003230:	f7ff fbf2 	bl	8002a18 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003236:	e00a      	b.n	800324e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003238:	f7ff fbee 	bl	8002a18 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	f241 3288 	movw	r2, #5000	; 0x1388
 8003246:	4293      	cmp	r3, r2
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e0cb      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324e:	4b49      	ldr	r3, [pc, #292]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0ee      	beq.n	8003238 <HAL_RCC_OscConfig+0x334>
 800325a:	e014      	b.n	8003286 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325c:	f7ff fbdc 	bl	8002a18 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003262:	e00a      	b.n	800327a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f7ff fbd8 	bl	8002a18 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e0b5      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800327a:	4b3e      	ldr	r3, [pc, #248]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1ee      	bne.n	8003264 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003286:	7dfb      	ldrb	r3, [r7, #23]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d105      	bne.n	8003298 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328c:	4b39      	ldr	r3, [pc, #228]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	4a38      	ldr	r2, [pc, #224]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003292:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003296:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 80a1 	beq.w	80033e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032a2:	4b34      	ldr	r3, [pc, #208]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b08      	cmp	r3, #8
 80032ac:	d05c      	beq.n	8003368 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d141      	bne.n	800333a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b6:	4b31      	ldr	r3, [pc, #196]	; (800337c <HAL_RCC_OscConfig+0x478>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032bc:	f7ff fbac 	bl	8002a18 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032c4:	f7ff fba8 	bl	8002a18 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e087      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d6:	4b27      	ldr	r3, [pc, #156]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69da      	ldr	r2, [r3, #28]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	019b      	lsls	r3, r3, #6
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f8:	085b      	lsrs	r3, r3, #1
 80032fa:	3b01      	subs	r3, #1
 80032fc:	041b      	lsls	r3, r3, #16
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003304:	061b      	lsls	r3, r3, #24
 8003306:	491b      	ldr	r1, [pc, #108]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 8003308:	4313      	orrs	r3, r2
 800330a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800330c:	4b1b      	ldr	r3, [pc, #108]	; (800337c <HAL_RCC_OscConfig+0x478>)
 800330e:	2201      	movs	r2, #1
 8003310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003312:	f7ff fb81 	bl	8002a18 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800331a:	f7ff fb7d 	bl	8002a18 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e05c      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800332c:	4b11      	ldr	r3, [pc, #68]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x416>
 8003338:	e054      	b.n	80033e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800333a:	4b10      	ldr	r3, [pc, #64]	; (800337c <HAL_RCC_OscConfig+0x478>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003340:	f7ff fb6a 	bl	8002a18 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003348:	f7ff fb66 	bl	8002a18 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e045      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800335a:	4b06      	ldr	r3, [pc, #24]	; (8003374 <HAL_RCC_OscConfig+0x470>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f0      	bne.n	8003348 <HAL_RCC_OscConfig+0x444>
 8003366:	e03d      	b.n	80033e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d107      	bne.n	8003380 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e038      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
 8003374:	40023800 	.word	0x40023800
 8003378:	40007000 	.word	0x40007000
 800337c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003380:	4b1b      	ldr	r3, [pc, #108]	; (80033f0 <HAL_RCC_OscConfig+0x4ec>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d028      	beq.n	80033e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003398:	429a      	cmp	r2, r3
 800339a:	d121      	bne.n	80033e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d11a      	bne.n	80033e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033b0:	4013      	ands	r3, r2
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d111      	bne.n	80033e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	085b      	lsrs	r3, r3, #1
 80033c8:	3b01      	subs	r3, #1
 80033ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d107      	bne.n	80033e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033dc:	429a      	cmp	r2, r3
 80033de:	d001      	beq.n	80033e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e000      	b.n	80033e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40023800 	.word	0x40023800

080033f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0cc      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003408:	4b68      	ldr	r3, [pc, #416]	; (80035ac <HAL_RCC_ClockConfig+0x1b8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	429a      	cmp	r2, r3
 8003414:	d90c      	bls.n	8003430 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003416:	4b65      	ldr	r3, [pc, #404]	; (80035ac <HAL_RCC_ClockConfig+0x1b8>)
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	b2d2      	uxtb	r2, r2
 800341c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800341e:	4b63      	ldr	r3, [pc, #396]	; (80035ac <HAL_RCC_ClockConfig+0x1b8>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	429a      	cmp	r2, r3
 800342a:	d001      	beq.n	8003430 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0b8      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d020      	beq.n	800347e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003448:	4b59      	ldr	r3, [pc, #356]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	4a58      	ldr	r2, [pc, #352]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003452:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0308 	and.w	r3, r3, #8
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003460:	4b53      	ldr	r3, [pc, #332]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4a52      	ldr	r2, [pc, #328]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003466:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800346a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800346c:	4b50      	ldr	r3, [pc, #320]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	494d      	ldr	r1, [pc, #308]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 800347a:	4313      	orrs	r3, r2
 800347c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d044      	beq.n	8003514 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003492:	4b47      	ldr	r3, [pc, #284]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d119      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e07f      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d003      	beq.n	80034b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034ae:	2b03      	cmp	r3, #3
 80034b0:	d107      	bne.n	80034c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034b2:	4b3f      	ldr	r3, [pc, #252]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d109      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e06f      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034c2:	4b3b      	ldr	r3, [pc, #236]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e067      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034d2:	4b37      	ldr	r3, [pc, #220]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f023 0203 	bic.w	r2, r3, #3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	4934      	ldr	r1, [pc, #208]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034e4:	f7ff fa98 	bl	8002a18 <HAL_GetTick>
 80034e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ea:	e00a      	b.n	8003502 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034ec:	f7ff fa94 	bl	8002a18 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e04f      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003502:	4b2b      	ldr	r3, [pc, #172]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 020c 	and.w	r2, r3, #12
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	429a      	cmp	r2, r3
 8003512:	d1eb      	bne.n	80034ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003514:	4b25      	ldr	r3, [pc, #148]	; (80035ac <HAL_RCC_ClockConfig+0x1b8>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d20c      	bcs.n	800353c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003522:	4b22      	ldr	r3, [pc, #136]	; (80035ac <HAL_RCC_ClockConfig+0x1b8>)
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800352a:	4b20      	ldr	r3, [pc, #128]	; (80035ac <HAL_RCC_ClockConfig+0x1b8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d001      	beq.n	800353c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e032      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d008      	beq.n	800355a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003548:	4b19      	ldr	r3, [pc, #100]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4916      	ldr	r1, [pc, #88]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003556:	4313      	orrs	r3, r2
 8003558:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003566:	4b12      	ldr	r3, [pc, #72]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	490e      	ldr	r1, [pc, #56]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003576:	4313      	orrs	r3, r2
 8003578:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800357a:	f000 f821 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 800357e:	4602      	mov	r2, r0
 8003580:	4b0b      	ldr	r3, [pc, #44]	; (80035b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	490a      	ldr	r1, [pc, #40]	; (80035b4 <HAL_RCC_ClockConfig+0x1c0>)
 800358c:	5ccb      	ldrb	r3, [r1, r3]
 800358e:	fa22 f303 	lsr.w	r3, r2, r3
 8003592:	4a09      	ldr	r2, [pc, #36]	; (80035b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003596:	4b09      	ldr	r3, [pc, #36]	; (80035bc <HAL_RCC_ClockConfig+0x1c8>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff f9f8 	bl	8002990 <HAL_InitTick>

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40023c00 	.word	0x40023c00
 80035b0:	40023800 	.word	0x40023800
 80035b4:	08004968 	.word	0x08004968
 80035b8:	200000f0 	.word	0x200000f0
 80035bc:	20000110 	.word	0x20000110

080035c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c4:	b094      	sub	sp, #80	; 0x50
 80035c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	647b      	str	r3, [r7, #68]	; 0x44
 80035cc:	2300      	movs	r3, #0
 80035ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035d0:	2300      	movs	r3, #0
 80035d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035d8:	4b79      	ldr	r3, [pc, #484]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 030c 	and.w	r3, r3, #12
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	d00d      	beq.n	8003600 <HAL_RCC_GetSysClockFreq+0x40>
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	f200 80e1 	bhi.w	80037ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <HAL_RCC_GetSysClockFreq+0x34>
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	d003      	beq.n	80035fa <HAL_RCC_GetSysClockFreq+0x3a>
 80035f2:	e0db      	b.n	80037ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035f4:	4b73      	ldr	r3, [pc, #460]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80035f6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80035f8:	e0db      	b.n	80037b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035fa:	4b73      	ldr	r3, [pc, #460]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80035fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035fe:	e0d8      	b.n	80037b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003600:	4b6f      	ldr	r3, [pc, #444]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003608:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800360a:	4b6d      	ldr	r3, [pc, #436]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d063      	beq.n	80036de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003616:	4b6a      	ldr	r3, [pc, #424]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	099b      	lsrs	r3, r3, #6
 800361c:	2200      	movs	r2, #0
 800361e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003620:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003628:	633b      	str	r3, [r7, #48]	; 0x30
 800362a:	2300      	movs	r3, #0
 800362c:	637b      	str	r3, [r7, #52]	; 0x34
 800362e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003632:	4622      	mov	r2, r4
 8003634:	462b      	mov	r3, r5
 8003636:	f04f 0000 	mov.w	r0, #0
 800363a:	f04f 0100 	mov.w	r1, #0
 800363e:	0159      	lsls	r1, r3, #5
 8003640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003644:	0150      	lsls	r0, r2, #5
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4621      	mov	r1, r4
 800364c:	1a51      	subs	r1, r2, r1
 800364e:	6139      	str	r1, [r7, #16]
 8003650:	4629      	mov	r1, r5
 8003652:	eb63 0301 	sbc.w	r3, r3, r1
 8003656:	617b      	str	r3, [r7, #20]
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003664:	4659      	mov	r1, fp
 8003666:	018b      	lsls	r3, r1, #6
 8003668:	4651      	mov	r1, sl
 800366a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800366e:	4651      	mov	r1, sl
 8003670:	018a      	lsls	r2, r1, #6
 8003672:	4651      	mov	r1, sl
 8003674:	ebb2 0801 	subs.w	r8, r2, r1
 8003678:	4659      	mov	r1, fp
 800367a:	eb63 0901 	sbc.w	r9, r3, r1
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800368a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800368e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003692:	4690      	mov	r8, r2
 8003694:	4699      	mov	r9, r3
 8003696:	4623      	mov	r3, r4
 8003698:	eb18 0303 	adds.w	r3, r8, r3
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	462b      	mov	r3, r5
 80036a0:	eb49 0303 	adc.w	r3, r9, r3
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	f04f 0200 	mov.w	r2, #0
 80036aa:	f04f 0300 	mov.w	r3, #0
 80036ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036b2:	4629      	mov	r1, r5
 80036b4:	024b      	lsls	r3, r1, #9
 80036b6:	4621      	mov	r1, r4
 80036b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036bc:	4621      	mov	r1, r4
 80036be:	024a      	lsls	r2, r1, #9
 80036c0:	4610      	mov	r0, r2
 80036c2:	4619      	mov	r1, r3
 80036c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036c6:	2200      	movs	r2, #0
 80036c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80036ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036d0:	f7fd fa50 	bl	8000b74 <__aeabi_uldivmod>
 80036d4:	4602      	mov	r2, r0
 80036d6:	460b      	mov	r3, r1
 80036d8:	4613      	mov	r3, r2
 80036da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036dc:	e058      	b.n	8003790 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036de:	4b38      	ldr	r3, [pc, #224]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	099b      	lsrs	r3, r3, #6
 80036e4:	2200      	movs	r2, #0
 80036e6:	4618      	mov	r0, r3
 80036e8:	4611      	mov	r1, r2
 80036ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036ee:	623b      	str	r3, [r7, #32]
 80036f0:	2300      	movs	r3, #0
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24
 80036f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036f8:	4642      	mov	r2, r8
 80036fa:	464b      	mov	r3, r9
 80036fc:	f04f 0000 	mov.w	r0, #0
 8003700:	f04f 0100 	mov.w	r1, #0
 8003704:	0159      	lsls	r1, r3, #5
 8003706:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800370a:	0150      	lsls	r0, r2, #5
 800370c:	4602      	mov	r2, r0
 800370e:	460b      	mov	r3, r1
 8003710:	4641      	mov	r1, r8
 8003712:	ebb2 0a01 	subs.w	sl, r2, r1
 8003716:	4649      	mov	r1, r9
 8003718:	eb63 0b01 	sbc.w	fp, r3, r1
 800371c:	f04f 0200 	mov.w	r2, #0
 8003720:	f04f 0300 	mov.w	r3, #0
 8003724:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003728:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800372c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003730:	ebb2 040a 	subs.w	r4, r2, sl
 8003734:	eb63 050b 	sbc.w	r5, r3, fp
 8003738:	f04f 0200 	mov.w	r2, #0
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	00eb      	lsls	r3, r5, #3
 8003742:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003746:	00e2      	lsls	r2, r4, #3
 8003748:	4614      	mov	r4, r2
 800374a:	461d      	mov	r5, r3
 800374c:	4643      	mov	r3, r8
 800374e:	18e3      	adds	r3, r4, r3
 8003750:	603b      	str	r3, [r7, #0]
 8003752:	464b      	mov	r3, r9
 8003754:	eb45 0303 	adc.w	r3, r5, r3
 8003758:	607b      	str	r3, [r7, #4]
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	f04f 0300 	mov.w	r3, #0
 8003762:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003766:	4629      	mov	r1, r5
 8003768:	028b      	lsls	r3, r1, #10
 800376a:	4621      	mov	r1, r4
 800376c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003770:	4621      	mov	r1, r4
 8003772:	028a      	lsls	r2, r1, #10
 8003774:	4610      	mov	r0, r2
 8003776:	4619      	mov	r1, r3
 8003778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800377a:	2200      	movs	r2, #0
 800377c:	61bb      	str	r3, [r7, #24]
 800377e:	61fa      	str	r2, [r7, #28]
 8003780:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003784:	f7fd f9f6 	bl	8000b74 <__aeabi_uldivmod>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4613      	mov	r3, r2
 800378e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003790:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	0c1b      	lsrs	r3, r3, #16
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	3301      	adds	r3, #1
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80037a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80037a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037aa:	e002      	b.n	80037b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037ac:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80037ae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3750      	adds	r7, #80	; 0x50
 80037b8:	46bd      	mov	sp, r7
 80037ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037be:	bf00      	nop
 80037c0:	40023800 	.word	0x40023800
 80037c4:	00f42400 	.word	0x00f42400
 80037c8:	007a1200 	.word	0x007a1200

080037cc <memset>:
 80037cc:	4402      	add	r2, r0
 80037ce:	4603      	mov	r3, r0
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d100      	bne.n	80037d6 <memset+0xa>
 80037d4:	4770      	bx	lr
 80037d6:	f803 1b01 	strb.w	r1, [r3], #1
 80037da:	e7f9      	b.n	80037d0 <memset+0x4>

080037dc <__libc_init_array>:
 80037dc:	b570      	push	{r4, r5, r6, lr}
 80037de:	4d0d      	ldr	r5, [pc, #52]	; (8003814 <__libc_init_array+0x38>)
 80037e0:	4c0d      	ldr	r4, [pc, #52]	; (8003818 <__libc_init_array+0x3c>)
 80037e2:	1b64      	subs	r4, r4, r5
 80037e4:	10a4      	asrs	r4, r4, #2
 80037e6:	2600      	movs	r6, #0
 80037e8:	42a6      	cmp	r6, r4
 80037ea:	d109      	bne.n	8003800 <__libc_init_array+0x24>
 80037ec:	4d0b      	ldr	r5, [pc, #44]	; (800381c <__libc_init_array+0x40>)
 80037ee:	4c0c      	ldr	r4, [pc, #48]	; (8003820 <__libc_init_array+0x44>)
 80037f0:	f001 f8ae 	bl	8004950 <_init>
 80037f4:	1b64      	subs	r4, r4, r5
 80037f6:	10a4      	asrs	r4, r4, #2
 80037f8:	2600      	movs	r6, #0
 80037fa:	42a6      	cmp	r6, r4
 80037fc:	d105      	bne.n	800380a <__libc_init_array+0x2e>
 80037fe:	bd70      	pop	{r4, r5, r6, pc}
 8003800:	f855 3b04 	ldr.w	r3, [r5], #4
 8003804:	4798      	blx	r3
 8003806:	3601      	adds	r6, #1
 8003808:	e7ee      	b.n	80037e8 <__libc_init_array+0xc>
 800380a:	f855 3b04 	ldr.w	r3, [r5], #4
 800380e:	4798      	blx	r3
 8003810:	3601      	adds	r6, #1
 8003812:	e7f2      	b.n	80037fa <__libc_init_array+0x1e>
 8003814:	08004b58 	.word	0x08004b58
 8003818:	08004b58 	.word	0x08004b58
 800381c:	08004b58 	.word	0x08004b58
 8003820:	08004b5c 	.word	0x08004b5c
 8003824:	00000000 	.word	0x00000000

08003828 <cos>:
 8003828:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800382a:	ec53 2b10 	vmov	r2, r3, d0
 800382e:	4826      	ldr	r0, [pc, #152]	; (80038c8 <cos+0xa0>)
 8003830:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003834:	4281      	cmp	r1, r0
 8003836:	dc06      	bgt.n	8003846 <cos+0x1e>
 8003838:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80038c0 <cos+0x98>
 800383c:	b005      	add	sp, #20
 800383e:	f85d eb04 	ldr.w	lr, [sp], #4
 8003842:	f000 b89d 	b.w	8003980 <__kernel_cos>
 8003846:	4821      	ldr	r0, [pc, #132]	; (80038cc <cos+0xa4>)
 8003848:	4281      	cmp	r1, r0
 800384a:	dd09      	ble.n	8003860 <cos+0x38>
 800384c:	ee10 0a10 	vmov	r0, s0
 8003850:	4619      	mov	r1, r3
 8003852:	f7fc fcc5 	bl	80001e0 <__aeabi_dsub>
 8003856:	ec41 0b10 	vmov	d0, r0, r1
 800385a:	b005      	add	sp, #20
 800385c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003860:	4668      	mov	r0, sp
 8003862:	f000 fa15 	bl	8003c90 <__ieee754_rem_pio2>
 8003866:	f000 0003 	and.w	r0, r0, #3
 800386a:	2801      	cmp	r0, #1
 800386c:	d00b      	beq.n	8003886 <cos+0x5e>
 800386e:	2802      	cmp	r0, #2
 8003870:	d016      	beq.n	80038a0 <cos+0x78>
 8003872:	b9e0      	cbnz	r0, 80038ae <cos+0x86>
 8003874:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003878:	ed9d 0b00 	vldr	d0, [sp]
 800387c:	f000 f880 	bl	8003980 <__kernel_cos>
 8003880:	ec51 0b10 	vmov	r0, r1, d0
 8003884:	e7e7      	b.n	8003856 <cos+0x2e>
 8003886:	ed9d 1b02 	vldr	d1, [sp, #8]
 800388a:	ed9d 0b00 	vldr	d0, [sp]
 800388e:	f000 f93f 	bl	8003b10 <__kernel_sin>
 8003892:	ec53 2b10 	vmov	r2, r3, d0
 8003896:	ee10 0a10 	vmov	r0, s0
 800389a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800389e:	e7da      	b.n	8003856 <cos+0x2e>
 80038a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80038a4:	ed9d 0b00 	vldr	d0, [sp]
 80038a8:	f000 f86a 	bl	8003980 <__kernel_cos>
 80038ac:	e7f1      	b.n	8003892 <cos+0x6a>
 80038ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80038b2:	ed9d 0b00 	vldr	d0, [sp]
 80038b6:	2001      	movs	r0, #1
 80038b8:	f000 f92a 	bl	8003b10 <__kernel_sin>
 80038bc:	e7e0      	b.n	8003880 <cos+0x58>
 80038be:	bf00      	nop
	...
 80038c8:	3fe921fb 	.word	0x3fe921fb
 80038cc:	7fefffff 	.word	0x7fefffff

080038d0 <sin>:
 80038d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80038d2:	ec53 2b10 	vmov	r2, r3, d0
 80038d6:	4828      	ldr	r0, [pc, #160]	; (8003978 <sin+0xa8>)
 80038d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80038dc:	4281      	cmp	r1, r0
 80038de:	dc07      	bgt.n	80038f0 <sin+0x20>
 80038e0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8003970 <sin+0xa0>
 80038e4:	2000      	movs	r0, #0
 80038e6:	b005      	add	sp, #20
 80038e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80038ec:	f000 b910 	b.w	8003b10 <__kernel_sin>
 80038f0:	4822      	ldr	r0, [pc, #136]	; (800397c <sin+0xac>)
 80038f2:	4281      	cmp	r1, r0
 80038f4:	dd09      	ble.n	800390a <sin+0x3a>
 80038f6:	ee10 0a10 	vmov	r0, s0
 80038fa:	4619      	mov	r1, r3
 80038fc:	f7fc fc70 	bl	80001e0 <__aeabi_dsub>
 8003900:	ec41 0b10 	vmov	d0, r0, r1
 8003904:	b005      	add	sp, #20
 8003906:	f85d fb04 	ldr.w	pc, [sp], #4
 800390a:	4668      	mov	r0, sp
 800390c:	f000 f9c0 	bl	8003c90 <__ieee754_rem_pio2>
 8003910:	f000 0003 	and.w	r0, r0, #3
 8003914:	2801      	cmp	r0, #1
 8003916:	d00c      	beq.n	8003932 <sin+0x62>
 8003918:	2802      	cmp	r0, #2
 800391a:	d011      	beq.n	8003940 <sin+0x70>
 800391c:	b9f0      	cbnz	r0, 800395c <sin+0x8c>
 800391e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003922:	ed9d 0b00 	vldr	d0, [sp]
 8003926:	2001      	movs	r0, #1
 8003928:	f000 f8f2 	bl	8003b10 <__kernel_sin>
 800392c:	ec51 0b10 	vmov	r0, r1, d0
 8003930:	e7e6      	b.n	8003900 <sin+0x30>
 8003932:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003936:	ed9d 0b00 	vldr	d0, [sp]
 800393a:	f000 f821 	bl	8003980 <__kernel_cos>
 800393e:	e7f5      	b.n	800392c <sin+0x5c>
 8003940:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003944:	ed9d 0b00 	vldr	d0, [sp]
 8003948:	2001      	movs	r0, #1
 800394a:	f000 f8e1 	bl	8003b10 <__kernel_sin>
 800394e:	ec53 2b10 	vmov	r2, r3, d0
 8003952:	ee10 0a10 	vmov	r0, s0
 8003956:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800395a:	e7d1      	b.n	8003900 <sin+0x30>
 800395c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003960:	ed9d 0b00 	vldr	d0, [sp]
 8003964:	f000 f80c 	bl	8003980 <__kernel_cos>
 8003968:	e7f1      	b.n	800394e <sin+0x7e>
 800396a:	bf00      	nop
 800396c:	f3af 8000 	nop.w
	...
 8003978:	3fe921fb 	.word	0x3fe921fb
 800397c:	7fefffff 	.word	0x7fefffff

08003980 <__kernel_cos>:
 8003980:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003984:	ec57 6b10 	vmov	r6, r7, d0
 8003988:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800398c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8003990:	ed8d 1b00 	vstr	d1, [sp]
 8003994:	da07      	bge.n	80039a6 <__kernel_cos+0x26>
 8003996:	ee10 0a10 	vmov	r0, s0
 800399a:	4639      	mov	r1, r7
 800399c:	f7fd f872 	bl	8000a84 <__aeabi_d2iz>
 80039a0:	2800      	cmp	r0, #0
 80039a2:	f000 8088 	beq.w	8003ab6 <__kernel_cos+0x136>
 80039a6:	4632      	mov	r2, r6
 80039a8:	463b      	mov	r3, r7
 80039aa:	4630      	mov	r0, r6
 80039ac:	4639      	mov	r1, r7
 80039ae:	f7fc fdcf 	bl	8000550 <__aeabi_dmul>
 80039b2:	4b51      	ldr	r3, [pc, #324]	; (8003af8 <__kernel_cos+0x178>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	4604      	mov	r4, r0
 80039b8:	460d      	mov	r5, r1
 80039ba:	f7fc fdc9 	bl	8000550 <__aeabi_dmul>
 80039be:	a340      	add	r3, pc, #256	; (adr r3, 8003ac0 <__kernel_cos+0x140>)
 80039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c4:	4682      	mov	sl, r0
 80039c6:	468b      	mov	fp, r1
 80039c8:	4620      	mov	r0, r4
 80039ca:	4629      	mov	r1, r5
 80039cc:	f7fc fdc0 	bl	8000550 <__aeabi_dmul>
 80039d0:	a33d      	add	r3, pc, #244	; (adr r3, 8003ac8 <__kernel_cos+0x148>)
 80039d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d6:	f7fc fc05 	bl	80001e4 <__adddf3>
 80039da:	4622      	mov	r2, r4
 80039dc:	462b      	mov	r3, r5
 80039de:	f7fc fdb7 	bl	8000550 <__aeabi_dmul>
 80039e2:	a33b      	add	r3, pc, #236	; (adr r3, 8003ad0 <__kernel_cos+0x150>)
 80039e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e8:	f7fc fbfa 	bl	80001e0 <__aeabi_dsub>
 80039ec:	4622      	mov	r2, r4
 80039ee:	462b      	mov	r3, r5
 80039f0:	f7fc fdae 	bl	8000550 <__aeabi_dmul>
 80039f4:	a338      	add	r3, pc, #224	; (adr r3, 8003ad8 <__kernel_cos+0x158>)
 80039f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fa:	f7fc fbf3 	bl	80001e4 <__adddf3>
 80039fe:	4622      	mov	r2, r4
 8003a00:	462b      	mov	r3, r5
 8003a02:	f7fc fda5 	bl	8000550 <__aeabi_dmul>
 8003a06:	a336      	add	r3, pc, #216	; (adr r3, 8003ae0 <__kernel_cos+0x160>)
 8003a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0c:	f7fc fbe8 	bl	80001e0 <__aeabi_dsub>
 8003a10:	4622      	mov	r2, r4
 8003a12:	462b      	mov	r3, r5
 8003a14:	f7fc fd9c 	bl	8000550 <__aeabi_dmul>
 8003a18:	a333      	add	r3, pc, #204	; (adr r3, 8003ae8 <__kernel_cos+0x168>)
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	f7fc fbe1 	bl	80001e4 <__adddf3>
 8003a22:	4622      	mov	r2, r4
 8003a24:	462b      	mov	r3, r5
 8003a26:	f7fc fd93 	bl	8000550 <__aeabi_dmul>
 8003a2a:	4622      	mov	r2, r4
 8003a2c:	462b      	mov	r3, r5
 8003a2e:	f7fc fd8f 	bl	8000550 <__aeabi_dmul>
 8003a32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a36:	4604      	mov	r4, r0
 8003a38:	460d      	mov	r5, r1
 8003a3a:	4630      	mov	r0, r6
 8003a3c:	4639      	mov	r1, r7
 8003a3e:	f7fc fd87 	bl	8000550 <__aeabi_dmul>
 8003a42:	460b      	mov	r3, r1
 8003a44:	4602      	mov	r2, r0
 8003a46:	4629      	mov	r1, r5
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f7fc fbc9 	bl	80001e0 <__aeabi_dsub>
 8003a4e:	4b2b      	ldr	r3, [pc, #172]	; (8003afc <__kernel_cos+0x17c>)
 8003a50:	4598      	cmp	r8, r3
 8003a52:	4606      	mov	r6, r0
 8003a54:	460f      	mov	r7, r1
 8003a56:	dc10      	bgt.n	8003a7a <__kernel_cos+0xfa>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4650      	mov	r0, sl
 8003a5e:	4659      	mov	r1, fp
 8003a60:	f7fc fbbe 	bl	80001e0 <__aeabi_dsub>
 8003a64:	460b      	mov	r3, r1
 8003a66:	4926      	ldr	r1, [pc, #152]	; (8003b00 <__kernel_cos+0x180>)
 8003a68:	4602      	mov	r2, r0
 8003a6a:	2000      	movs	r0, #0
 8003a6c:	f7fc fbb8 	bl	80001e0 <__aeabi_dsub>
 8003a70:	ec41 0b10 	vmov	d0, r0, r1
 8003a74:	b003      	add	sp, #12
 8003a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a7a:	4b22      	ldr	r3, [pc, #136]	; (8003b04 <__kernel_cos+0x184>)
 8003a7c:	4920      	ldr	r1, [pc, #128]	; (8003b00 <__kernel_cos+0x180>)
 8003a7e:	4598      	cmp	r8, r3
 8003a80:	bfcc      	ite	gt
 8003a82:	4d21      	ldrgt	r5, [pc, #132]	; (8003b08 <__kernel_cos+0x188>)
 8003a84:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8003a88:	2400      	movs	r4, #0
 8003a8a:	4622      	mov	r2, r4
 8003a8c:	462b      	mov	r3, r5
 8003a8e:	2000      	movs	r0, #0
 8003a90:	f7fc fba6 	bl	80001e0 <__aeabi_dsub>
 8003a94:	4622      	mov	r2, r4
 8003a96:	4680      	mov	r8, r0
 8003a98:	4689      	mov	r9, r1
 8003a9a:	462b      	mov	r3, r5
 8003a9c:	4650      	mov	r0, sl
 8003a9e:	4659      	mov	r1, fp
 8003aa0:	f7fc fb9e 	bl	80001e0 <__aeabi_dsub>
 8003aa4:	4632      	mov	r2, r6
 8003aa6:	463b      	mov	r3, r7
 8003aa8:	f7fc fb9a 	bl	80001e0 <__aeabi_dsub>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4640      	mov	r0, r8
 8003ab2:	4649      	mov	r1, r9
 8003ab4:	e7da      	b.n	8003a6c <__kernel_cos+0xec>
 8003ab6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8003af0 <__kernel_cos+0x170>
 8003aba:	e7db      	b.n	8003a74 <__kernel_cos+0xf4>
 8003abc:	f3af 8000 	nop.w
 8003ac0:	be8838d4 	.word	0xbe8838d4
 8003ac4:	bda8fae9 	.word	0xbda8fae9
 8003ac8:	bdb4b1c4 	.word	0xbdb4b1c4
 8003acc:	3e21ee9e 	.word	0x3e21ee9e
 8003ad0:	809c52ad 	.word	0x809c52ad
 8003ad4:	3e927e4f 	.word	0x3e927e4f
 8003ad8:	19cb1590 	.word	0x19cb1590
 8003adc:	3efa01a0 	.word	0x3efa01a0
 8003ae0:	16c15177 	.word	0x16c15177
 8003ae4:	3f56c16c 	.word	0x3f56c16c
 8003ae8:	5555554c 	.word	0x5555554c
 8003aec:	3fa55555 	.word	0x3fa55555
 8003af0:	00000000 	.word	0x00000000
 8003af4:	3ff00000 	.word	0x3ff00000
 8003af8:	3fe00000 	.word	0x3fe00000
 8003afc:	3fd33332 	.word	0x3fd33332
 8003b00:	3ff00000 	.word	0x3ff00000
 8003b04:	3fe90000 	.word	0x3fe90000
 8003b08:	3fd20000 	.word	0x3fd20000
 8003b0c:	00000000 	.word	0x00000000

08003b10 <__kernel_sin>:
 8003b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b14:	ed2d 8b04 	vpush	{d8-d9}
 8003b18:	eeb0 8a41 	vmov.f32	s16, s2
 8003b1c:	eef0 8a61 	vmov.f32	s17, s3
 8003b20:	ec55 4b10 	vmov	r4, r5, d0
 8003b24:	b083      	sub	sp, #12
 8003b26:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003b2a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8003b2e:	9001      	str	r0, [sp, #4]
 8003b30:	da06      	bge.n	8003b40 <__kernel_sin+0x30>
 8003b32:	ee10 0a10 	vmov	r0, s0
 8003b36:	4629      	mov	r1, r5
 8003b38:	f7fc ffa4 	bl	8000a84 <__aeabi_d2iz>
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	d051      	beq.n	8003be4 <__kernel_sin+0xd4>
 8003b40:	4622      	mov	r2, r4
 8003b42:	462b      	mov	r3, r5
 8003b44:	4620      	mov	r0, r4
 8003b46:	4629      	mov	r1, r5
 8003b48:	f7fc fd02 	bl	8000550 <__aeabi_dmul>
 8003b4c:	4682      	mov	sl, r0
 8003b4e:	468b      	mov	fp, r1
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4620      	mov	r0, r4
 8003b56:	4629      	mov	r1, r5
 8003b58:	f7fc fcfa 	bl	8000550 <__aeabi_dmul>
 8003b5c:	a341      	add	r3, pc, #260	; (adr r3, 8003c64 <__kernel_sin+0x154>)
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	4680      	mov	r8, r0
 8003b64:	4689      	mov	r9, r1
 8003b66:	4650      	mov	r0, sl
 8003b68:	4659      	mov	r1, fp
 8003b6a:	f7fc fcf1 	bl	8000550 <__aeabi_dmul>
 8003b6e:	a33f      	add	r3, pc, #252	; (adr r3, 8003c6c <__kernel_sin+0x15c>)
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	f7fc fb34 	bl	80001e0 <__aeabi_dsub>
 8003b78:	4652      	mov	r2, sl
 8003b7a:	465b      	mov	r3, fp
 8003b7c:	f7fc fce8 	bl	8000550 <__aeabi_dmul>
 8003b80:	a33c      	add	r3, pc, #240	; (adr r3, 8003c74 <__kernel_sin+0x164>)
 8003b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b86:	f7fc fb2d 	bl	80001e4 <__adddf3>
 8003b8a:	4652      	mov	r2, sl
 8003b8c:	465b      	mov	r3, fp
 8003b8e:	f7fc fcdf 	bl	8000550 <__aeabi_dmul>
 8003b92:	a33a      	add	r3, pc, #232	; (adr r3, 8003c7c <__kernel_sin+0x16c>)
 8003b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b98:	f7fc fb22 	bl	80001e0 <__aeabi_dsub>
 8003b9c:	4652      	mov	r2, sl
 8003b9e:	465b      	mov	r3, fp
 8003ba0:	f7fc fcd6 	bl	8000550 <__aeabi_dmul>
 8003ba4:	a337      	add	r3, pc, #220	; (adr r3, 8003c84 <__kernel_sin+0x174>)
 8003ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003baa:	f7fc fb1b 	bl	80001e4 <__adddf3>
 8003bae:	9b01      	ldr	r3, [sp, #4]
 8003bb0:	4606      	mov	r6, r0
 8003bb2:	460f      	mov	r7, r1
 8003bb4:	b9eb      	cbnz	r3, 8003bf2 <__kernel_sin+0xe2>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4650      	mov	r0, sl
 8003bbc:	4659      	mov	r1, fp
 8003bbe:	f7fc fcc7 	bl	8000550 <__aeabi_dmul>
 8003bc2:	a325      	add	r3, pc, #148	; (adr r3, 8003c58 <__kernel_sin+0x148>)
 8003bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc8:	f7fc fb0a 	bl	80001e0 <__aeabi_dsub>
 8003bcc:	4642      	mov	r2, r8
 8003bce:	464b      	mov	r3, r9
 8003bd0:	f7fc fcbe 	bl	8000550 <__aeabi_dmul>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4620      	mov	r0, r4
 8003bda:	4629      	mov	r1, r5
 8003bdc:	f7fc fb02 	bl	80001e4 <__adddf3>
 8003be0:	4604      	mov	r4, r0
 8003be2:	460d      	mov	r5, r1
 8003be4:	ec45 4b10 	vmov	d0, r4, r5
 8003be8:	b003      	add	sp, #12
 8003bea:	ecbd 8b04 	vpop	{d8-d9}
 8003bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <__kernel_sin+0x150>)
 8003bf4:	ec51 0b18 	vmov	r0, r1, d8
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f7fc fca9 	bl	8000550 <__aeabi_dmul>
 8003bfe:	4632      	mov	r2, r6
 8003c00:	ec41 0b19 	vmov	d9, r0, r1
 8003c04:	463b      	mov	r3, r7
 8003c06:	4640      	mov	r0, r8
 8003c08:	4649      	mov	r1, r9
 8003c0a:	f7fc fca1 	bl	8000550 <__aeabi_dmul>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	ec51 0b19 	vmov	r0, r1, d9
 8003c16:	f7fc fae3 	bl	80001e0 <__aeabi_dsub>
 8003c1a:	4652      	mov	r2, sl
 8003c1c:	465b      	mov	r3, fp
 8003c1e:	f7fc fc97 	bl	8000550 <__aeabi_dmul>
 8003c22:	ec53 2b18 	vmov	r2, r3, d8
 8003c26:	f7fc fadb 	bl	80001e0 <__aeabi_dsub>
 8003c2a:	a30b      	add	r3, pc, #44	; (adr r3, 8003c58 <__kernel_sin+0x148>)
 8003c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c30:	4606      	mov	r6, r0
 8003c32:	460f      	mov	r7, r1
 8003c34:	4640      	mov	r0, r8
 8003c36:	4649      	mov	r1, r9
 8003c38:	f7fc fc8a 	bl	8000550 <__aeabi_dmul>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4630      	mov	r0, r6
 8003c42:	4639      	mov	r1, r7
 8003c44:	f7fc face 	bl	80001e4 <__adddf3>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4620      	mov	r0, r4
 8003c4e:	4629      	mov	r1, r5
 8003c50:	f7fc fac6 	bl	80001e0 <__aeabi_dsub>
 8003c54:	e7c4      	b.n	8003be0 <__kernel_sin+0xd0>
 8003c56:	bf00      	nop
 8003c58:	55555549 	.word	0x55555549
 8003c5c:	3fc55555 	.word	0x3fc55555
 8003c60:	3fe00000 	.word	0x3fe00000
 8003c64:	5acfd57c 	.word	0x5acfd57c
 8003c68:	3de5d93a 	.word	0x3de5d93a
 8003c6c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003c70:	3e5ae5e6 	.word	0x3e5ae5e6
 8003c74:	57b1fe7d 	.word	0x57b1fe7d
 8003c78:	3ec71de3 	.word	0x3ec71de3
 8003c7c:	19c161d5 	.word	0x19c161d5
 8003c80:	3f2a01a0 	.word	0x3f2a01a0
 8003c84:	1110f8a6 	.word	0x1110f8a6
 8003c88:	3f811111 	.word	0x3f811111
 8003c8c:	00000000 	.word	0x00000000

08003c90 <__ieee754_rem_pio2>:
 8003c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c94:	ed2d 8b02 	vpush	{d8}
 8003c98:	ec55 4b10 	vmov	r4, r5, d0
 8003c9c:	4bca      	ldr	r3, [pc, #808]	; (8003fc8 <__ieee754_rem_pio2+0x338>)
 8003c9e:	b08b      	sub	sp, #44	; 0x2c
 8003ca0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8003ca4:	4598      	cmp	r8, r3
 8003ca6:	4682      	mov	sl, r0
 8003ca8:	9502      	str	r5, [sp, #8]
 8003caa:	dc08      	bgt.n	8003cbe <__ieee754_rem_pio2+0x2e>
 8003cac:	2200      	movs	r2, #0
 8003cae:	2300      	movs	r3, #0
 8003cb0:	ed80 0b00 	vstr	d0, [r0]
 8003cb4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003cb8:	f04f 0b00 	mov.w	fp, #0
 8003cbc:	e028      	b.n	8003d10 <__ieee754_rem_pio2+0x80>
 8003cbe:	4bc3      	ldr	r3, [pc, #780]	; (8003fcc <__ieee754_rem_pio2+0x33c>)
 8003cc0:	4598      	cmp	r8, r3
 8003cc2:	dc78      	bgt.n	8003db6 <__ieee754_rem_pio2+0x126>
 8003cc4:	9b02      	ldr	r3, [sp, #8]
 8003cc6:	4ec2      	ldr	r6, [pc, #776]	; (8003fd0 <__ieee754_rem_pio2+0x340>)
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	ee10 0a10 	vmov	r0, s0
 8003cce:	a3b0      	add	r3, pc, #704	; (adr r3, 8003f90 <__ieee754_rem_pio2+0x300>)
 8003cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd4:	4629      	mov	r1, r5
 8003cd6:	dd39      	ble.n	8003d4c <__ieee754_rem_pio2+0xbc>
 8003cd8:	f7fc fa82 	bl	80001e0 <__aeabi_dsub>
 8003cdc:	45b0      	cmp	r8, r6
 8003cde:	4604      	mov	r4, r0
 8003ce0:	460d      	mov	r5, r1
 8003ce2:	d01b      	beq.n	8003d1c <__ieee754_rem_pio2+0x8c>
 8003ce4:	a3ac      	add	r3, pc, #688	; (adr r3, 8003f98 <__ieee754_rem_pio2+0x308>)
 8003ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cea:	f7fc fa79 	bl	80001e0 <__aeabi_dsub>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	e9ca 2300 	strd	r2, r3, [sl]
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	4629      	mov	r1, r5
 8003cfa:	f7fc fa71 	bl	80001e0 <__aeabi_dsub>
 8003cfe:	a3a6      	add	r3, pc, #664	; (adr r3, 8003f98 <__ieee754_rem_pio2+0x308>)
 8003d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d04:	f7fc fa6c 	bl	80001e0 <__aeabi_dsub>
 8003d08:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003d0c:	f04f 0b01 	mov.w	fp, #1
 8003d10:	4658      	mov	r0, fp
 8003d12:	b00b      	add	sp, #44	; 0x2c
 8003d14:	ecbd 8b02 	vpop	{d8}
 8003d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d1c:	a3a0      	add	r3, pc, #640	; (adr r3, 8003fa0 <__ieee754_rem_pio2+0x310>)
 8003d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d22:	f7fc fa5d 	bl	80001e0 <__aeabi_dsub>
 8003d26:	a3a0      	add	r3, pc, #640	; (adr r3, 8003fa8 <__ieee754_rem_pio2+0x318>)
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	4604      	mov	r4, r0
 8003d2e:	460d      	mov	r5, r1
 8003d30:	f7fc fa56 	bl	80001e0 <__aeabi_dsub>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	e9ca 2300 	strd	r2, r3, [sl]
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	4629      	mov	r1, r5
 8003d40:	f7fc fa4e 	bl	80001e0 <__aeabi_dsub>
 8003d44:	a398      	add	r3, pc, #608	; (adr r3, 8003fa8 <__ieee754_rem_pio2+0x318>)
 8003d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4a:	e7db      	b.n	8003d04 <__ieee754_rem_pio2+0x74>
 8003d4c:	f7fc fa4a 	bl	80001e4 <__adddf3>
 8003d50:	45b0      	cmp	r8, r6
 8003d52:	4604      	mov	r4, r0
 8003d54:	460d      	mov	r5, r1
 8003d56:	d016      	beq.n	8003d86 <__ieee754_rem_pio2+0xf6>
 8003d58:	a38f      	add	r3, pc, #572	; (adr r3, 8003f98 <__ieee754_rem_pio2+0x308>)
 8003d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5e:	f7fc fa41 	bl	80001e4 <__adddf3>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	e9ca 2300 	strd	r2, r3, [sl]
 8003d6a:	4620      	mov	r0, r4
 8003d6c:	4629      	mov	r1, r5
 8003d6e:	f7fc fa37 	bl	80001e0 <__aeabi_dsub>
 8003d72:	a389      	add	r3, pc, #548	; (adr r3, 8003f98 <__ieee754_rem_pio2+0x308>)
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f7fc fa34 	bl	80001e4 <__adddf3>
 8003d7c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8003d80:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003d84:	e7c4      	b.n	8003d10 <__ieee754_rem_pio2+0x80>
 8003d86:	a386      	add	r3, pc, #536	; (adr r3, 8003fa0 <__ieee754_rem_pio2+0x310>)
 8003d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8c:	f7fc fa2a 	bl	80001e4 <__adddf3>
 8003d90:	a385      	add	r3, pc, #532	; (adr r3, 8003fa8 <__ieee754_rem_pio2+0x318>)
 8003d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d96:	4604      	mov	r4, r0
 8003d98:	460d      	mov	r5, r1
 8003d9a:	f7fc fa23 	bl	80001e4 <__adddf3>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	e9ca 2300 	strd	r2, r3, [sl]
 8003da6:	4620      	mov	r0, r4
 8003da8:	4629      	mov	r1, r5
 8003daa:	f7fc fa19 	bl	80001e0 <__aeabi_dsub>
 8003dae:	a37e      	add	r3, pc, #504	; (adr r3, 8003fa8 <__ieee754_rem_pio2+0x318>)
 8003db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db4:	e7e0      	b.n	8003d78 <__ieee754_rem_pio2+0xe8>
 8003db6:	4b87      	ldr	r3, [pc, #540]	; (8003fd4 <__ieee754_rem_pio2+0x344>)
 8003db8:	4598      	cmp	r8, r3
 8003dba:	f300 80d8 	bgt.w	8003f6e <__ieee754_rem_pio2+0x2de>
 8003dbe:	f000 f96d 	bl	800409c <fabs>
 8003dc2:	ec55 4b10 	vmov	r4, r5, d0
 8003dc6:	ee10 0a10 	vmov	r0, s0
 8003dca:	a379      	add	r3, pc, #484	; (adr r3, 8003fb0 <__ieee754_rem_pio2+0x320>)
 8003dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd0:	4629      	mov	r1, r5
 8003dd2:	f7fc fbbd 	bl	8000550 <__aeabi_dmul>
 8003dd6:	4b80      	ldr	r3, [pc, #512]	; (8003fd8 <__ieee754_rem_pio2+0x348>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f7fc fa03 	bl	80001e4 <__adddf3>
 8003dde:	f7fc fe51 	bl	8000a84 <__aeabi_d2iz>
 8003de2:	4683      	mov	fp, r0
 8003de4:	f7fc fb4a 	bl	800047c <__aeabi_i2d>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	ec43 2b18 	vmov	d8, r2, r3
 8003df0:	a367      	add	r3, pc, #412	; (adr r3, 8003f90 <__ieee754_rem_pio2+0x300>)
 8003df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df6:	f7fc fbab 	bl	8000550 <__aeabi_dmul>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	4620      	mov	r0, r4
 8003e00:	4629      	mov	r1, r5
 8003e02:	f7fc f9ed 	bl	80001e0 <__aeabi_dsub>
 8003e06:	a364      	add	r3, pc, #400	; (adr r3, 8003f98 <__ieee754_rem_pio2+0x308>)
 8003e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0c:	4606      	mov	r6, r0
 8003e0e:	460f      	mov	r7, r1
 8003e10:	ec51 0b18 	vmov	r0, r1, d8
 8003e14:	f7fc fb9c 	bl	8000550 <__aeabi_dmul>
 8003e18:	f1bb 0f1f 	cmp.w	fp, #31
 8003e1c:	4604      	mov	r4, r0
 8003e1e:	460d      	mov	r5, r1
 8003e20:	dc0d      	bgt.n	8003e3e <__ieee754_rem_pio2+0x1ae>
 8003e22:	4b6e      	ldr	r3, [pc, #440]	; (8003fdc <__ieee754_rem_pio2+0x34c>)
 8003e24:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8003e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e2c:	4543      	cmp	r3, r8
 8003e2e:	d006      	beq.n	8003e3e <__ieee754_rem_pio2+0x1ae>
 8003e30:	4622      	mov	r2, r4
 8003e32:	462b      	mov	r3, r5
 8003e34:	4630      	mov	r0, r6
 8003e36:	4639      	mov	r1, r7
 8003e38:	f7fc f9d2 	bl	80001e0 <__aeabi_dsub>
 8003e3c:	e00e      	b.n	8003e5c <__ieee754_rem_pio2+0x1cc>
 8003e3e:	462b      	mov	r3, r5
 8003e40:	4622      	mov	r2, r4
 8003e42:	4630      	mov	r0, r6
 8003e44:	4639      	mov	r1, r7
 8003e46:	f7fc f9cb 	bl	80001e0 <__aeabi_dsub>
 8003e4a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003e4e:	9303      	str	r3, [sp, #12]
 8003e50:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003e54:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003e58:	2b10      	cmp	r3, #16
 8003e5a:	dc02      	bgt.n	8003e62 <__ieee754_rem_pio2+0x1d2>
 8003e5c:	e9ca 0100 	strd	r0, r1, [sl]
 8003e60:	e039      	b.n	8003ed6 <__ieee754_rem_pio2+0x246>
 8003e62:	a34f      	add	r3, pc, #316	; (adr r3, 8003fa0 <__ieee754_rem_pio2+0x310>)
 8003e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e68:	ec51 0b18 	vmov	r0, r1, d8
 8003e6c:	f7fc fb70 	bl	8000550 <__aeabi_dmul>
 8003e70:	4604      	mov	r4, r0
 8003e72:	460d      	mov	r5, r1
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	4630      	mov	r0, r6
 8003e7a:	4639      	mov	r1, r7
 8003e7c:	f7fc f9b0 	bl	80001e0 <__aeabi_dsub>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4680      	mov	r8, r0
 8003e86:	4689      	mov	r9, r1
 8003e88:	4630      	mov	r0, r6
 8003e8a:	4639      	mov	r1, r7
 8003e8c:	f7fc f9a8 	bl	80001e0 <__aeabi_dsub>
 8003e90:	4622      	mov	r2, r4
 8003e92:	462b      	mov	r3, r5
 8003e94:	f7fc f9a4 	bl	80001e0 <__aeabi_dsub>
 8003e98:	a343      	add	r3, pc, #268	; (adr r3, 8003fa8 <__ieee754_rem_pio2+0x318>)
 8003e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9e:	4604      	mov	r4, r0
 8003ea0:	460d      	mov	r5, r1
 8003ea2:	ec51 0b18 	vmov	r0, r1, d8
 8003ea6:	f7fc fb53 	bl	8000550 <__aeabi_dmul>
 8003eaa:	4622      	mov	r2, r4
 8003eac:	462b      	mov	r3, r5
 8003eae:	f7fc f997 	bl	80001e0 <__aeabi_dsub>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4604      	mov	r4, r0
 8003eb8:	460d      	mov	r5, r1
 8003eba:	4640      	mov	r0, r8
 8003ebc:	4649      	mov	r1, r9
 8003ebe:	f7fc f98f 	bl	80001e0 <__aeabi_dsub>
 8003ec2:	9a03      	ldr	r2, [sp, #12]
 8003ec4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b31      	cmp	r3, #49	; 0x31
 8003ecc:	dc24      	bgt.n	8003f18 <__ieee754_rem_pio2+0x288>
 8003ece:	e9ca 0100 	strd	r0, r1, [sl]
 8003ed2:	4646      	mov	r6, r8
 8003ed4:	464f      	mov	r7, r9
 8003ed6:	e9da 8900 	ldrd	r8, r9, [sl]
 8003eda:	4630      	mov	r0, r6
 8003edc:	4642      	mov	r2, r8
 8003ede:	464b      	mov	r3, r9
 8003ee0:	4639      	mov	r1, r7
 8003ee2:	f7fc f97d 	bl	80001e0 <__aeabi_dsub>
 8003ee6:	462b      	mov	r3, r5
 8003ee8:	4622      	mov	r2, r4
 8003eea:	f7fc f979 	bl	80001e0 <__aeabi_dsub>
 8003eee:	9b02      	ldr	r3, [sp, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003ef6:	f6bf af0b 	bge.w	8003d10 <__ieee754_rem_pio2+0x80>
 8003efa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003efe:	f8ca 3004 	str.w	r3, [sl, #4]
 8003f02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003f06:	f8ca 8000 	str.w	r8, [sl]
 8003f0a:	f8ca 0008 	str.w	r0, [sl, #8]
 8003f0e:	f8ca 300c 	str.w	r3, [sl, #12]
 8003f12:	f1cb 0b00 	rsb	fp, fp, #0
 8003f16:	e6fb      	b.n	8003d10 <__ieee754_rem_pio2+0x80>
 8003f18:	a327      	add	r3, pc, #156	; (adr r3, 8003fb8 <__ieee754_rem_pio2+0x328>)
 8003f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1e:	ec51 0b18 	vmov	r0, r1, d8
 8003f22:	f7fc fb15 	bl	8000550 <__aeabi_dmul>
 8003f26:	4604      	mov	r4, r0
 8003f28:	460d      	mov	r5, r1
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4640      	mov	r0, r8
 8003f30:	4649      	mov	r1, r9
 8003f32:	f7fc f955 	bl	80001e0 <__aeabi_dsub>
 8003f36:	4602      	mov	r2, r0
 8003f38:	460b      	mov	r3, r1
 8003f3a:	4606      	mov	r6, r0
 8003f3c:	460f      	mov	r7, r1
 8003f3e:	4640      	mov	r0, r8
 8003f40:	4649      	mov	r1, r9
 8003f42:	f7fc f94d 	bl	80001e0 <__aeabi_dsub>
 8003f46:	4622      	mov	r2, r4
 8003f48:	462b      	mov	r3, r5
 8003f4a:	f7fc f949 	bl	80001e0 <__aeabi_dsub>
 8003f4e:	a31c      	add	r3, pc, #112	; (adr r3, 8003fc0 <__ieee754_rem_pio2+0x330>)
 8003f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f54:	4604      	mov	r4, r0
 8003f56:	460d      	mov	r5, r1
 8003f58:	ec51 0b18 	vmov	r0, r1, d8
 8003f5c:	f7fc faf8 	bl	8000550 <__aeabi_dmul>
 8003f60:	4622      	mov	r2, r4
 8003f62:	462b      	mov	r3, r5
 8003f64:	f7fc f93c 	bl	80001e0 <__aeabi_dsub>
 8003f68:	4604      	mov	r4, r0
 8003f6a:	460d      	mov	r5, r1
 8003f6c:	e760      	b.n	8003e30 <__ieee754_rem_pio2+0x1a0>
 8003f6e:	4b1c      	ldr	r3, [pc, #112]	; (8003fe0 <__ieee754_rem_pio2+0x350>)
 8003f70:	4598      	cmp	r8, r3
 8003f72:	dd37      	ble.n	8003fe4 <__ieee754_rem_pio2+0x354>
 8003f74:	ee10 2a10 	vmov	r2, s0
 8003f78:	462b      	mov	r3, r5
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	4629      	mov	r1, r5
 8003f7e:	f7fc f92f 	bl	80001e0 <__aeabi_dsub>
 8003f82:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003f86:	e9ca 0100 	strd	r0, r1, [sl]
 8003f8a:	e695      	b.n	8003cb8 <__ieee754_rem_pio2+0x28>
 8003f8c:	f3af 8000 	nop.w
 8003f90:	54400000 	.word	0x54400000
 8003f94:	3ff921fb 	.word	0x3ff921fb
 8003f98:	1a626331 	.word	0x1a626331
 8003f9c:	3dd0b461 	.word	0x3dd0b461
 8003fa0:	1a600000 	.word	0x1a600000
 8003fa4:	3dd0b461 	.word	0x3dd0b461
 8003fa8:	2e037073 	.word	0x2e037073
 8003fac:	3ba3198a 	.word	0x3ba3198a
 8003fb0:	6dc9c883 	.word	0x6dc9c883
 8003fb4:	3fe45f30 	.word	0x3fe45f30
 8003fb8:	2e000000 	.word	0x2e000000
 8003fbc:	3ba3198a 	.word	0x3ba3198a
 8003fc0:	252049c1 	.word	0x252049c1
 8003fc4:	397b839a 	.word	0x397b839a
 8003fc8:	3fe921fb 	.word	0x3fe921fb
 8003fcc:	4002d97b 	.word	0x4002d97b
 8003fd0:	3ff921fb 	.word	0x3ff921fb
 8003fd4:	413921fb 	.word	0x413921fb
 8003fd8:	3fe00000 	.word	0x3fe00000
 8003fdc:	08004978 	.word	0x08004978
 8003fe0:	7fefffff 	.word	0x7fefffff
 8003fe4:	ea4f 5628 	mov.w	r6, r8, asr #20
 8003fe8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8003fec:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8003ff0:	4620      	mov	r0, r4
 8003ff2:	460d      	mov	r5, r1
 8003ff4:	f7fc fd46 	bl	8000a84 <__aeabi_d2iz>
 8003ff8:	f7fc fa40 	bl	800047c <__aeabi_i2d>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4620      	mov	r0, r4
 8004002:	4629      	mov	r1, r5
 8004004:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004008:	f7fc f8ea 	bl	80001e0 <__aeabi_dsub>
 800400c:	4b21      	ldr	r3, [pc, #132]	; (8004094 <__ieee754_rem_pio2+0x404>)
 800400e:	2200      	movs	r2, #0
 8004010:	f7fc fa9e 	bl	8000550 <__aeabi_dmul>
 8004014:	460d      	mov	r5, r1
 8004016:	4604      	mov	r4, r0
 8004018:	f7fc fd34 	bl	8000a84 <__aeabi_d2iz>
 800401c:	f7fc fa2e 	bl	800047c <__aeabi_i2d>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4620      	mov	r0, r4
 8004026:	4629      	mov	r1, r5
 8004028:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800402c:	f7fc f8d8 	bl	80001e0 <__aeabi_dsub>
 8004030:	4b18      	ldr	r3, [pc, #96]	; (8004094 <__ieee754_rem_pio2+0x404>)
 8004032:	2200      	movs	r2, #0
 8004034:	f7fc fa8c 	bl	8000550 <__aeabi_dmul>
 8004038:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800403c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8004040:	2703      	movs	r7, #3
 8004042:	2400      	movs	r4, #0
 8004044:	2500      	movs	r5, #0
 8004046:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800404a:	4622      	mov	r2, r4
 800404c:	462b      	mov	r3, r5
 800404e:	46b9      	mov	r9, r7
 8004050:	3f01      	subs	r7, #1
 8004052:	f7fc fce5 	bl	8000a20 <__aeabi_dcmpeq>
 8004056:	2800      	cmp	r0, #0
 8004058:	d1f5      	bne.n	8004046 <__ieee754_rem_pio2+0x3b6>
 800405a:	4b0f      	ldr	r3, [pc, #60]	; (8004098 <__ieee754_rem_pio2+0x408>)
 800405c:	9301      	str	r3, [sp, #4]
 800405e:	2302      	movs	r3, #2
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	4632      	mov	r2, r6
 8004064:	464b      	mov	r3, r9
 8004066:	4651      	mov	r1, sl
 8004068:	a804      	add	r0, sp, #16
 800406a:	f000 f821 	bl	80040b0 <__kernel_rem_pio2>
 800406e:	9b02      	ldr	r3, [sp, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	4683      	mov	fp, r0
 8004074:	f6bf ae4c 	bge.w	8003d10 <__ieee754_rem_pio2+0x80>
 8004078:	e9da 2100 	ldrd	r2, r1, [sl]
 800407c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004080:	e9ca 2300 	strd	r2, r3, [sl]
 8004084:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8004088:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800408c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8004090:	e73f      	b.n	8003f12 <__ieee754_rem_pio2+0x282>
 8004092:	bf00      	nop
 8004094:	41700000 	.word	0x41700000
 8004098:	080049f8 	.word	0x080049f8

0800409c <fabs>:
 800409c:	ec51 0b10 	vmov	r0, r1, d0
 80040a0:	ee10 2a10 	vmov	r2, s0
 80040a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80040a8:	ec43 2b10 	vmov	d0, r2, r3
 80040ac:	4770      	bx	lr
	...

080040b0 <__kernel_rem_pio2>:
 80040b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b4:	ed2d 8b02 	vpush	{d8}
 80040b8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80040bc:	f112 0f14 	cmn.w	r2, #20
 80040c0:	9306      	str	r3, [sp, #24]
 80040c2:	9104      	str	r1, [sp, #16]
 80040c4:	4bc2      	ldr	r3, [pc, #776]	; (80043d0 <__kernel_rem_pio2+0x320>)
 80040c6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80040c8:	9009      	str	r0, [sp, #36]	; 0x24
 80040ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	9b06      	ldr	r3, [sp, #24]
 80040d2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80040d6:	bfa8      	it	ge
 80040d8:	1ed4      	subge	r4, r2, #3
 80040da:	9305      	str	r3, [sp, #20]
 80040dc:	bfb2      	itee	lt
 80040de:	2400      	movlt	r4, #0
 80040e0:	2318      	movge	r3, #24
 80040e2:	fb94 f4f3 	sdivge	r4, r4, r3
 80040e6:	f06f 0317 	mvn.w	r3, #23
 80040ea:	fb04 3303 	mla	r3, r4, r3, r3
 80040ee:	eb03 0a02 	add.w	sl, r3, r2
 80040f2:	9b00      	ldr	r3, [sp, #0]
 80040f4:	9a05      	ldr	r2, [sp, #20]
 80040f6:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80043c0 <__kernel_rem_pio2+0x310>
 80040fa:	eb03 0802 	add.w	r8, r3, r2
 80040fe:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004100:	1aa7      	subs	r7, r4, r2
 8004102:	ae20      	add	r6, sp, #128	; 0x80
 8004104:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004108:	2500      	movs	r5, #0
 800410a:	4545      	cmp	r5, r8
 800410c:	dd13      	ble.n	8004136 <__kernel_rem_pio2+0x86>
 800410e:	9b06      	ldr	r3, [sp, #24]
 8004110:	aa20      	add	r2, sp, #128	; 0x80
 8004112:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004116:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800411a:	f04f 0800 	mov.w	r8, #0
 800411e:	9b00      	ldr	r3, [sp, #0]
 8004120:	4598      	cmp	r8, r3
 8004122:	dc31      	bgt.n	8004188 <__kernel_rem_pio2+0xd8>
 8004124:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80043c0 <__kernel_rem_pio2+0x310>
 8004128:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800412c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004130:	462f      	mov	r7, r5
 8004132:	2600      	movs	r6, #0
 8004134:	e01b      	b.n	800416e <__kernel_rem_pio2+0xbe>
 8004136:	42ef      	cmn	r7, r5
 8004138:	d407      	bmi.n	800414a <__kernel_rem_pio2+0x9a>
 800413a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800413e:	f7fc f99d 	bl	800047c <__aeabi_i2d>
 8004142:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004146:	3501      	adds	r5, #1
 8004148:	e7df      	b.n	800410a <__kernel_rem_pio2+0x5a>
 800414a:	ec51 0b18 	vmov	r0, r1, d8
 800414e:	e7f8      	b.n	8004142 <__kernel_rem_pio2+0x92>
 8004150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004154:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004158:	f7fc f9fa 	bl	8000550 <__aeabi_dmul>
 800415c:	4602      	mov	r2, r0
 800415e:	460b      	mov	r3, r1
 8004160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004164:	f7fc f83e 	bl	80001e4 <__adddf3>
 8004168:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800416c:	3601      	adds	r6, #1
 800416e:	9b05      	ldr	r3, [sp, #20]
 8004170:	429e      	cmp	r6, r3
 8004172:	f1a7 0708 	sub.w	r7, r7, #8
 8004176:	ddeb      	ble.n	8004150 <__kernel_rem_pio2+0xa0>
 8004178:	ed9d 7b02 	vldr	d7, [sp, #8]
 800417c:	f108 0801 	add.w	r8, r8, #1
 8004180:	ecab 7b02 	vstmia	fp!, {d7}
 8004184:	3508      	adds	r5, #8
 8004186:	e7ca      	b.n	800411e <__kernel_rem_pio2+0x6e>
 8004188:	9b00      	ldr	r3, [sp, #0]
 800418a:	aa0c      	add	r2, sp, #48	; 0x30
 800418c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004190:	930b      	str	r3, [sp, #44]	; 0x2c
 8004192:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004194:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004198:	9c00      	ldr	r4, [sp, #0]
 800419a:	930a      	str	r3, [sp, #40]	; 0x28
 800419c:	00e3      	lsls	r3, r4, #3
 800419e:	9308      	str	r3, [sp, #32]
 80041a0:	ab98      	add	r3, sp, #608	; 0x260
 80041a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80041a6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80041aa:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80041ae:	ab70      	add	r3, sp, #448	; 0x1c0
 80041b0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80041b4:	46c3      	mov	fp, r8
 80041b6:	46a1      	mov	r9, r4
 80041b8:	f1b9 0f00 	cmp.w	r9, #0
 80041bc:	f1a5 0508 	sub.w	r5, r5, #8
 80041c0:	dc77      	bgt.n	80042b2 <__kernel_rem_pio2+0x202>
 80041c2:	ec47 6b10 	vmov	d0, r6, r7
 80041c6:	4650      	mov	r0, sl
 80041c8:	f000 fac2 	bl	8004750 <scalbn>
 80041cc:	ec57 6b10 	vmov	r6, r7, d0
 80041d0:	2200      	movs	r2, #0
 80041d2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80041d6:	ee10 0a10 	vmov	r0, s0
 80041da:	4639      	mov	r1, r7
 80041dc:	f7fc f9b8 	bl	8000550 <__aeabi_dmul>
 80041e0:	ec41 0b10 	vmov	d0, r0, r1
 80041e4:	f000 fb34 	bl	8004850 <floor>
 80041e8:	4b7a      	ldr	r3, [pc, #488]	; (80043d4 <__kernel_rem_pio2+0x324>)
 80041ea:	ec51 0b10 	vmov	r0, r1, d0
 80041ee:	2200      	movs	r2, #0
 80041f0:	f7fc f9ae 	bl	8000550 <__aeabi_dmul>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	4630      	mov	r0, r6
 80041fa:	4639      	mov	r1, r7
 80041fc:	f7fb fff0 	bl	80001e0 <__aeabi_dsub>
 8004200:	460f      	mov	r7, r1
 8004202:	4606      	mov	r6, r0
 8004204:	f7fc fc3e 	bl	8000a84 <__aeabi_d2iz>
 8004208:	9002      	str	r0, [sp, #8]
 800420a:	f7fc f937 	bl	800047c <__aeabi_i2d>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4630      	mov	r0, r6
 8004214:	4639      	mov	r1, r7
 8004216:	f7fb ffe3 	bl	80001e0 <__aeabi_dsub>
 800421a:	f1ba 0f00 	cmp.w	sl, #0
 800421e:	4606      	mov	r6, r0
 8004220:	460f      	mov	r7, r1
 8004222:	dd6d      	ble.n	8004300 <__kernel_rem_pio2+0x250>
 8004224:	1e61      	subs	r1, r4, #1
 8004226:	ab0c      	add	r3, sp, #48	; 0x30
 8004228:	9d02      	ldr	r5, [sp, #8]
 800422a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800422e:	f1ca 0018 	rsb	r0, sl, #24
 8004232:	fa43 f200 	asr.w	r2, r3, r0
 8004236:	4415      	add	r5, r2
 8004238:	4082      	lsls	r2, r0
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	aa0c      	add	r2, sp, #48	; 0x30
 800423e:	9502      	str	r5, [sp, #8]
 8004240:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004244:	f1ca 0217 	rsb	r2, sl, #23
 8004248:	fa43 fb02 	asr.w	fp, r3, r2
 800424c:	f1bb 0f00 	cmp.w	fp, #0
 8004250:	dd65      	ble.n	800431e <__kernel_rem_pio2+0x26e>
 8004252:	9b02      	ldr	r3, [sp, #8]
 8004254:	2200      	movs	r2, #0
 8004256:	3301      	adds	r3, #1
 8004258:	9302      	str	r3, [sp, #8]
 800425a:	4615      	mov	r5, r2
 800425c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004260:	4294      	cmp	r4, r2
 8004262:	f300 809f 	bgt.w	80043a4 <__kernel_rem_pio2+0x2f4>
 8004266:	f1ba 0f00 	cmp.w	sl, #0
 800426a:	dd07      	ble.n	800427c <__kernel_rem_pio2+0x1cc>
 800426c:	f1ba 0f01 	cmp.w	sl, #1
 8004270:	f000 80c1 	beq.w	80043f6 <__kernel_rem_pio2+0x346>
 8004274:	f1ba 0f02 	cmp.w	sl, #2
 8004278:	f000 80c7 	beq.w	800440a <__kernel_rem_pio2+0x35a>
 800427c:	f1bb 0f02 	cmp.w	fp, #2
 8004280:	d14d      	bne.n	800431e <__kernel_rem_pio2+0x26e>
 8004282:	4632      	mov	r2, r6
 8004284:	463b      	mov	r3, r7
 8004286:	4954      	ldr	r1, [pc, #336]	; (80043d8 <__kernel_rem_pio2+0x328>)
 8004288:	2000      	movs	r0, #0
 800428a:	f7fb ffa9 	bl	80001e0 <__aeabi_dsub>
 800428e:	4606      	mov	r6, r0
 8004290:	460f      	mov	r7, r1
 8004292:	2d00      	cmp	r5, #0
 8004294:	d043      	beq.n	800431e <__kernel_rem_pio2+0x26e>
 8004296:	4650      	mov	r0, sl
 8004298:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80043c8 <__kernel_rem_pio2+0x318>
 800429c:	f000 fa58 	bl	8004750 <scalbn>
 80042a0:	4630      	mov	r0, r6
 80042a2:	4639      	mov	r1, r7
 80042a4:	ec53 2b10 	vmov	r2, r3, d0
 80042a8:	f7fb ff9a 	bl	80001e0 <__aeabi_dsub>
 80042ac:	4606      	mov	r6, r0
 80042ae:	460f      	mov	r7, r1
 80042b0:	e035      	b.n	800431e <__kernel_rem_pio2+0x26e>
 80042b2:	4b4a      	ldr	r3, [pc, #296]	; (80043dc <__kernel_rem_pio2+0x32c>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	4630      	mov	r0, r6
 80042b8:	4639      	mov	r1, r7
 80042ba:	f7fc f949 	bl	8000550 <__aeabi_dmul>
 80042be:	f7fc fbe1 	bl	8000a84 <__aeabi_d2iz>
 80042c2:	f7fc f8db 	bl	800047c <__aeabi_i2d>
 80042c6:	4602      	mov	r2, r0
 80042c8:	460b      	mov	r3, r1
 80042ca:	ec43 2b18 	vmov	d8, r2, r3
 80042ce:	4b44      	ldr	r3, [pc, #272]	; (80043e0 <__kernel_rem_pio2+0x330>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	f7fc f93d 	bl	8000550 <__aeabi_dmul>
 80042d6:	4602      	mov	r2, r0
 80042d8:	460b      	mov	r3, r1
 80042da:	4630      	mov	r0, r6
 80042dc:	4639      	mov	r1, r7
 80042de:	f7fb ff7f 	bl	80001e0 <__aeabi_dsub>
 80042e2:	f7fc fbcf 	bl	8000a84 <__aeabi_d2iz>
 80042e6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042ea:	f84b 0b04 	str.w	r0, [fp], #4
 80042ee:	ec51 0b18 	vmov	r0, r1, d8
 80042f2:	f7fb ff77 	bl	80001e4 <__adddf3>
 80042f6:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80042fa:	4606      	mov	r6, r0
 80042fc:	460f      	mov	r7, r1
 80042fe:	e75b      	b.n	80041b8 <__kernel_rem_pio2+0x108>
 8004300:	d106      	bne.n	8004310 <__kernel_rem_pio2+0x260>
 8004302:	1e63      	subs	r3, r4, #1
 8004304:	aa0c      	add	r2, sp, #48	; 0x30
 8004306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800430a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800430e:	e79d      	b.n	800424c <__kernel_rem_pio2+0x19c>
 8004310:	4b34      	ldr	r3, [pc, #208]	; (80043e4 <__kernel_rem_pio2+0x334>)
 8004312:	2200      	movs	r2, #0
 8004314:	f7fc fba2 	bl	8000a5c <__aeabi_dcmpge>
 8004318:	2800      	cmp	r0, #0
 800431a:	d140      	bne.n	800439e <__kernel_rem_pio2+0x2ee>
 800431c:	4683      	mov	fp, r0
 800431e:	2200      	movs	r2, #0
 8004320:	2300      	movs	r3, #0
 8004322:	4630      	mov	r0, r6
 8004324:	4639      	mov	r1, r7
 8004326:	f7fc fb7b 	bl	8000a20 <__aeabi_dcmpeq>
 800432a:	2800      	cmp	r0, #0
 800432c:	f000 80c1 	beq.w	80044b2 <__kernel_rem_pio2+0x402>
 8004330:	1e65      	subs	r5, r4, #1
 8004332:	462b      	mov	r3, r5
 8004334:	2200      	movs	r2, #0
 8004336:	9900      	ldr	r1, [sp, #0]
 8004338:	428b      	cmp	r3, r1
 800433a:	da6d      	bge.n	8004418 <__kernel_rem_pio2+0x368>
 800433c:	2a00      	cmp	r2, #0
 800433e:	f000 808a 	beq.w	8004456 <__kernel_rem_pio2+0x3a6>
 8004342:	ab0c      	add	r3, sp, #48	; 0x30
 8004344:	f1aa 0a18 	sub.w	sl, sl, #24
 8004348:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800434c:	2b00      	cmp	r3, #0
 800434e:	f000 80ae 	beq.w	80044ae <__kernel_rem_pio2+0x3fe>
 8004352:	4650      	mov	r0, sl
 8004354:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80043c8 <__kernel_rem_pio2+0x318>
 8004358:	f000 f9fa 	bl	8004750 <scalbn>
 800435c:	1c6b      	adds	r3, r5, #1
 800435e:	00da      	lsls	r2, r3, #3
 8004360:	9205      	str	r2, [sp, #20]
 8004362:	ec57 6b10 	vmov	r6, r7, d0
 8004366:	aa70      	add	r2, sp, #448	; 0x1c0
 8004368:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80043dc <__kernel_rem_pio2+0x32c>
 800436c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8004370:	462c      	mov	r4, r5
 8004372:	f04f 0800 	mov.w	r8, #0
 8004376:	2c00      	cmp	r4, #0
 8004378:	f280 80d4 	bge.w	8004524 <__kernel_rem_pio2+0x474>
 800437c:	462c      	mov	r4, r5
 800437e:	2c00      	cmp	r4, #0
 8004380:	f2c0 8102 	blt.w	8004588 <__kernel_rem_pio2+0x4d8>
 8004384:	4b18      	ldr	r3, [pc, #96]	; (80043e8 <__kernel_rem_pio2+0x338>)
 8004386:	461e      	mov	r6, r3
 8004388:	ab70      	add	r3, sp, #448	; 0x1c0
 800438a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800438e:	1b2b      	subs	r3, r5, r4
 8004390:	f04f 0900 	mov.w	r9, #0
 8004394:	f04f 0a00 	mov.w	sl, #0
 8004398:	2700      	movs	r7, #0
 800439a:	9306      	str	r3, [sp, #24]
 800439c:	e0e6      	b.n	800456c <__kernel_rem_pio2+0x4bc>
 800439e:	f04f 0b02 	mov.w	fp, #2
 80043a2:	e756      	b.n	8004252 <__kernel_rem_pio2+0x1a2>
 80043a4:	f8d8 3000 	ldr.w	r3, [r8]
 80043a8:	bb05      	cbnz	r5, 80043ec <__kernel_rem_pio2+0x33c>
 80043aa:	b123      	cbz	r3, 80043b6 <__kernel_rem_pio2+0x306>
 80043ac:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80043b0:	f8c8 3000 	str.w	r3, [r8]
 80043b4:	2301      	movs	r3, #1
 80043b6:	3201      	adds	r2, #1
 80043b8:	f108 0804 	add.w	r8, r8, #4
 80043bc:	461d      	mov	r5, r3
 80043be:	e74f      	b.n	8004260 <__kernel_rem_pio2+0x1b0>
	...
 80043cc:	3ff00000 	.word	0x3ff00000
 80043d0:	08004b40 	.word	0x08004b40
 80043d4:	40200000 	.word	0x40200000
 80043d8:	3ff00000 	.word	0x3ff00000
 80043dc:	3e700000 	.word	0x3e700000
 80043e0:	41700000 	.word	0x41700000
 80043e4:	3fe00000 	.word	0x3fe00000
 80043e8:	08004b00 	.word	0x08004b00
 80043ec:	1acb      	subs	r3, r1, r3
 80043ee:	f8c8 3000 	str.w	r3, [r8]
 80043f2:	462b      	mov	r3, r5
 80043f4:	e7df      	b.n	80043b6 <__kernel_rem_pio2+0x306>
 80043f6:	1e62      	subs	r2, r4, #1
 80043f8:	ab0c      	add	r3, sp, #48	; 0x30
 80043fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043fe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004402:	a90c      	add	r1, sp, #48	; 0x30
 8004404:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004408:	e738      	b.n	800427c <__kernel_rem_pio2+0x1cc>
 800440a:	1e62      	subs	r2, r4, #1
 800440c:	ab0c      	add	r3, sp, #48	; 0x30
 800440e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004412:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004416:	e7f4      	b.n	8004402 <__kernel_rem_pio2+0x352>
 8004418:	a90c      	add	r1, sp, #48	; 0x30
 800441a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800441e:	3b01      	subs	r3, #1
 8004420:	430a      	orrs	r2, r1
 8004422:	e788      	b.n	8004336 <__kernel_rem_pio2+0x286>
 8004424:	3301      	adds	r3, #1
 8004426:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800442a:	2900      	cmp	r1, #0
 800442c:	d0fa      	beq.n	8004424 <__kernel_rem_pio2+0x374>
 800442e:	9a08      	ldr	r2, [sp, #32]
 8004430:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8004434:	446a      	add	r2, sp
 8004436:	3a98      	subs	r2, #152	; 0x98
 8004438:	9208      	str	r2, [sp, #32]
 800443a:	9a06      	ldr	r2, [sp, #24]
 800443c:	a920      	add	r1, sp, #128	; 0x80
 800443e:	18a2      	adds	r2, r4, r2
 8004440:	18e3      	adds	r3, r4, r3
 8004442:	f104 0801 	add.w	r8, r4, #1
 8004446:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800444a:	9302      	str	r3, [sp, #8]
 800444c:	9b02      	ldr	r3, [sp, #8]
 800444e:	4543      	cmp	r3, r8
 8004450:	da04      	bge.n	800445c <__kernel_rem_pio2+0x3ac>
 8004452:	461c      	mov	r4, r3
 8004454:	e6a2      	b.n	800419c <__kernel_rem_pio2+0xec>
 8004456:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004458:	2301      	movs	r3, #1
 800445a:	e7e4      	b.n	8004426 <__kernel_rem_pio2+0x376>
 800445c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800445e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004462:	f7fc f80b 	bl	800047c <__aeabi_i2d>
 8004466:	e8e5 0102 	strd	r0, r1, [r5], #8
 800446a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800446c:	46ab      	mov	fp, r5
 800446e:	461c      	mov	r4, r3
 8004470:	f04f 0900 	mov.w	r9, #0
 8004474:	2600      	movs	r6, #0
 8004476:	2700      	movs	r7, #0
 8004478:	9b05      	ldr	r3, [sp, #20]
 800447a:	4599      	cmp	r9, r3
 800447c:	dd06      	ble.n	800448c <__kernel_rem_pio2+0x3dc>
 800447e:	9b08      	ldr	r3, [sp, #32]
 8004480:	e8e3 6702 	strd	r6, r7, [r3], #8
 8004484:	f108 0801 	add.w	r8, r8, #1
 8004488:	9308      	str	r3, [sp, #32]
 800448a:	e7df      	b.n	800444c <__kernel_rem_pio2+0x39c>
 800448c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8004490:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8004494:	f7fc f85c 	bl	8000550 <__aeabi_dmul>
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4630      	mov	r0, r6
 800449e:	4639      	mov	r1, r7
 80044a0:	f7fb fea0 	bl	80001e4 <__adddf3>
 80044a4:	f109 0901 	add.w	r9, r9, #1
 80044a8:	4606      	mov	r6, r0
 80044aa:	460f      	mov	r7, r1
 80044ac:	e7e4      	b.n	8004478 <__kernel_rem_pio2+0x3c8>
 80044ae:	3d01      	subs	r5, #1
 80044b0:	e747      	b.n	8004342 <__kernel_rem_pio2+0x292>
 80044b2:	ec47 6b10 	vmov	d0, r6, r7
 80044b6:	f1ca 0000 	rsb	r0, sl, #0
 80044ba:	f000 f949 	bl	8004750 <scalbn>
 80044be:	ec57 6b10 	vmov	r6, r7, d0
 80044c2:	4ba0      	ldr	r3, [pc, #640]	; (8004744 <__kernel_rem_pio2+0x694>)
 80044c4:	ee10 0a10 	vmov	r0, s0
 80044c8:	2200      	movs	r2, #0
 80044ca:	4639      	mov	r1, r7
 80044cc:	f7fc fac6 	bl	8000a5c <__aeabi_dcmpge>
 80044d0:	b1f8      	cbz	r0, 8004512 <__kernel_rem_pio2+0x462>
 80044d2:	4b9d      	ldr	r3, [pc, #628]	; (8004748 <__kernel_rem_pio2+0x698>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	4630      	mov	r0, r6
 80044d8:	4639      	mov	r1, r7
 80044da:	f7fc f839 	bl	8000550 <__aeabi_dmul>
 80044de:	f7fc fad1 	bl	8000a84 <__aeabi_d2iz>
 80044e2:	4680      	mov	r8, r0
 80044e4:	f7fb ffca 	bl	800047c <__aeabi_i2d>
 80044e8:	4b96      	ldr	r3, [pc, #600]	; (8004744 <__kernel_rem_pio2+0x694>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	f7fc f830 	bl	8000550 <__aeabi_dmul>
 80044f0:	460b      	mov	r3, r1
 80044f2:	4602      	mov	r2, r0
 80044f4:	4639      	mov	r1, r7
 80044f6:	4630      	mov	r0, r6
 80044f8:	f7fb fe72 	bl	80001e0 <__aeabi_dsub>
 80044fc:	f7fc fac2 	bl	8000a84 <__aeabi_d2iz>
 8004500:	1c65      	adds	r5, r4, #1
 8004502:	ab0c      	add	r3, sp, #48	; 0x30
 8004504:	f10a 0a18 	add.w	sl, sl, #24
 8004508:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800450c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8004510:	e71f      	b.n	8004352 <__kernel_rem_pio2+0x2a2>
 8004512:	4630      	mov	r0, r6
 8004514:	4639      	mov	r1, r7
 8004516:	f7fc fab5 	bl	8000a84 <__aeabi_d2iz>
 800451a:	ab0c      	add	r3, sp, #48	; 0x30
 800451c:	4625      	mov	r5, r4
 800451e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004522:	e716      	b.n	8004352 <__kernel_rem_pio2+0x2a2>
 8004524:	ab0c      	add	r3, sp, #48	; 0x30
 8004526:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800452a:	f7fb ffa7 	bl	800047c <__aeabi_i2d>
 800452e:	4632      	mov	r2, r6
 8004530:	463b      	mov	r3, r7
 8004532:	f7fc f80d 	bl	8000550 <__aeabi_dmul>
 8004536:	4642      	mov	r2, r8
 8004538:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800453c:	464b      	mov	r3, r9
 800453e:	4630      	mov	r0, r6
 8004540:	4639      	mov	r1, r7
 8004542:	f7fc f805 	bl	8000550 <__aeabi_dmul>
 8004546:	3c01      	subs	r4, #1
 8004548:	4606      	mov	r6, r0
 800454a:	460f      	mov	r7, r1
 800454c:	e713      	b.n	8004376 <__kernel_rem_pio2+0x2c6>
 800454e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004552:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8004556:	f7fb fffb 	bl	8000550 <__aeabi_dmul>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4648      	mov	r0, r9
 8004560:	4651      	mov	r1, sl
 8004562:	f7fb fe3f 	bl	80001e4 <__adddf3>
 8004566:	3701      	adds	r7, #1
 8004568:	4681      	mov	r9, r0
 800456a:	468a      	mov	sl, r1
 800456c:	9b00      	ldr	r3, [sp, #0]
 800456e:	429f      	cmp	r7, r3
 8004570:	dc02      	bgt.n	8004578 <__kernel_rem_pio2+0x4c8>
 8004572:	9b06      	ldr	r3, [sp, #24]
 8004574:	429f      	cmp	r7, r3
 8004576:	ddea      	ble.n	800454e <__kernel_rem_pio2+0x49e>
 8004578:	9a06      	ldr	r2, [sp, #24]
 800457a:	ab48      	add	r3, sp, #288	; 0x120
 800457c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8004580:	e9c6 9a00 	strd	r9, sl, [r6]
 8004584:	3c01      	subs	r4, #1
 8004586:	e6fa      	b.n	800437e <__kernel_rem_pio2+0x2ce>
 8004588:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800458a:	2b02      	cmp	r3, #2
 800458c:	dc0b      	bgt.n	80045a6 <__kernel_rem_pio2+0x4f6>
 800458e:	2b00      	cmp	r3, #0
 8004590:	dc39      	bgt.n	8004606 <__kernel_rem_pio2+0x556>
 8004592:	d05d      	beq.n	8004650 <__kernel_rem_pio2+0x5a0>
 8004594:	9b02      	ldr	r3, [sp, #8]
 8004596:	f003 0007 	and.w	r0, r3, #7
 800459a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800459e:	ecbd 8b02 	vpop	{d8}
 80045a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d1f3      	bne.n	8004594 <__kernel_rem_pio2+0x4e4>
 80045ac:	9b05      	ldr	r3, [sp, #20]
 80045ae:	9500      	str	r5, [sp, #0]
 80045b0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80045b4:	eb0d 0403 	add.w	r4, sp, r3
 80045b8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80045bc:	46a2      	mov	sl, r4
 80045be:	9b00      	ldr	r3, [sp, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f1aa 0a08 	sub.w	sl, sl, #8
 80045c6:	dc69      	bgt.n	800469c <__kernel_rem_pio2+0x5ec>
 80045c8:	46aa      	mov	sl, r5
 80045ca:	f1ba 0f01 	cmp.w	sl, #1
 80045ce:	f1a4 0408 	sub.w	r4, r4, #8
 80045d2:	f300 8083 	bgt.w	80046dc <__kernel_rem_pio2+0x62c>
 80045d6:	9c05      	ldr	r4, [sp, #20]
 80045d8:	ab48      	add	r3, sp, #288	; 0x120
 80045da:	441c      	add	r4, r3
 80045dc:	2000      	movs	r0, #0
 80045de:	2100      	movs	r1, #0
 80045e0:	2d01      	cmp	r5, #1
 80045e2:	f300 809a 	bgt.w	800471a <__kernel_rem_pio2+0x66a>
 80045e6:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80045ea:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80045ee:	f1bb 0f00 	cmp.w	fp, #0
 80045f2:	f040 8098 	bne.w	8004726 <__kernel_rem_pio2+0x676>
 80045f6:	9b04      	ldr	r3, [sp, #16]
 80045f8:	e9c3 7800 	strd	r7, r8, [r3]
 80045fc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004600:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004604:	e7c6      	b.n	8004594 <__kernel_rem_pio2+0x4e4>
 8004606:	9e05      	ldr	r6, [sp, #20]
 8004608:	ab48      	add	r3, sp, #288	; 0x120
 800460a:	441e      	add	r6, r3
 800460c:	462c      	mov	r4, r5
 800460e:	2000      	movs	r0, #0
 8004610:	2100      	movs	r1, #0
 8004612:	2c00      	cmp	r4, #0
 8004614:	da33      	bge.n	800467e <__kernel_rem_pio2+0x5ce>
 8004616:	f1bb 0f00 	cmp.w	fp, #0
 800461a:	d036      	beq.n	800468a <__kernel_rem_pio2+0x5da>
 800461c:	4602      	mov	r2, r0
 800461e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004622:	9c04      	ldr	r4, [sp, #16]
 8004624:	e9c4 2300 	strd	r2, r3, [r4]
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004630:	f7fb fdd6 	bl	80001e0 <__aeabi_dsub>
 8004634:	ae4a      	add	r6, sp, #296	; 0x128
 8004636:	2401      	movs	r4, #1
 8004638:	42a5      	cmp	r5, r4
 800463a:	da29      	bge.n	8004690 <__kernel_rem_pio2+0x5e0>
 800463c:	f1bb 0f00 	cmp.w	fp, #0
 8004640:	d002      	beq.n	8004648 <__kernel_rem_pio2+0x598>
 8004642:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004646:	4619      	mov	r1, r3
 8004648:	9b04      	ldr	r3, [sp, #16]
 800464a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800464e:	e7a1      	b.n	8004594 <__kernel_rem_pio2+0x4e4>
 8004650:	9c05      	ldr	r4, [sp, #20]
 8004652:	ab48      	add	r3, sp, #288	; 0x120
 8004654:	441c      	add	r4, r3
 8004656:	2000      	movs	r0, #0
 8004658:	2100      	movs	r1, #0
 800465a:	2d00      	cmp	r5, #0
 800465c:	da09      	bge.n	8004672 <__kernel_rem_pio2+0x5c2>
 800465e:	f1bb 0f00 	cmp.w	fp, #0
 8004662:	d002      	beq.n	800466a <__kernel_rem_pio2+0x5ba>
 8004664:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004668:	4619      	mov	r1, r3
 800466a:	9b04      	ldr	r3, [sp, #16]
 800466c:	e9c3 0100 	strd	r0, r1, [r3]
 8004670:	e790      	b.n	8004594 <__kernel_rem_pio2+0x4e4>
 8004672:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004676:	f7fb fdb5 	bl	80001e4 <__adddf3>
 800467a:	3d01      	subs	r5, #1
 800467c:	e7ed      	b.n	800465a <__kernel_rem_pio2+0x5aa>
 800467e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8004682:	f7fb fdaf 	bl	80001e4 <__adddf3>
 8004686:	3c01      	subs	r4, #1
 8004688:	e7c3      	b.n	8004612 <__kernel_rem_pio2+0x562>
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	e7c8      	b.n	8004622 <__kernel_rem_pio2+0x572>
 8004690:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8004694:	f7fb fda6 	bl	80001e4 <__adddf3>
 8004698:	3401      	adds	r4, #1
 800469a:	e7cd      	b.n	8004638 <__kernel_rem_pio2+0x588>
 800469c:	e9da 8900 	ldrd	r8, r9, [sl]
 80046a0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80046a4:	9b00      	ldr	r3, [sp, #0]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	4632      	mov	r2, r6
 80046ac:	463b      	mov	r3, r7
 80046ae:	4640      	mov	r0, r8
 80046b0:	4649      	mov	r1, r9
 80046b2:	f7fb fd97 	bl	80001e4 <__adddf3>
 80046b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4640      	mov	r0, r8
 80046c0:	4649      	mov	r1, r9
 80046c2:	f7fb fd8d 	bl	80001e0 <__aeabi_dsub>
 80046c6:	4632      	mov	r2, r6
 80046c8:	463b      	mov	r3, r7
 80046ca:	f7fb fd8b 	bl	80001e4 <__adddf3>
 80046ce:	ed9d 7b06 	vldr	d7, [sp, #24]
 80046d2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80046d6:	ed8a 7b00 	vstr	d7, [sl]
 80046da:	e770      	b.n	80045be <__kernel_rem_pio2+0x50e>
 80046dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80046e0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80046e4:	4640      	mov	r0, r8
 80046e6:	4632      	mov	r2, r6
 80046e8:	463b      	mov	r3, r7
 80046ea:	4649      	mov	r1, r9
 80046ec:	f7fb fd7a 	bl	80001e4 <__adddf3>
 80046f0:	e9cd 0100 	strd	r0, r1, [sp]
 80046f4:	4602      	mov	r2, r0
 80046f6:	460b      	mov	r3, r1
 80046f8:	4640      	mov	r0, r8
 80046fa:	4649      	mov	r1, r9
 80046fc:	f7fb fd70 	bl	80001e0 <__aeabi_dsub>
 8004700:	4632      	mov	r2, r6
 8004702:	463b      	mov	r3, r7
 8004704:	f7fb fd6e 	bl	80001e4 <__adddf3>
 8004708:	ed9d 7b00 	vldr	d7, [sp]
 800470c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004710:	ed84 7b00 	vstr	d7, [r4]
 8004714:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004718:	e757      	b.n	80045ca <__kernel_rem_pio2+0x51a>
 800471a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800471e:	f7fb fd61 	bl	80001e4 <__adddf3>
 8004722:	3d01      	subs	r5, #1
 8004724:	e75c      	b.n	80045e0 <__kernel_rem_pio2+0x530>
 8004726:	9b04      	ldr	r3, [sp, #16]
 8004728:	9a04      	ldr	r2, [sp, #16]
 800472a:	601f      	str	r7, [r3, #0]
 800472c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8004730:	605c      	str	r4, [r3, #4]
 8004732:	609d      	str	r5, [r3, #8]
 8004734:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004738:	60d3      	str	r3, [r2, #12]
 800473a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800473e:	6110      	str	r0, [r2, #16]
 8004740:	6153      	str	r3, [r2, #20]
 8004742:	e727      	b.n	8004594 <__kernel_rem_pio2+0x4e4>
 8004744:	41700000 	.word	0x41700000
 8004748:	3e700000 	.word	0x3e700000
 800474c:	00000000 	.word	0x00000000

08004750 <scalbn>:
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	ec55 4b10 	vmov	r4, r5, d0
 8004756:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800475a:	4606      	mov	r6, r0
 800475c:	462b      	mov	r3, r5
 800475e:	b999      	cbnz	r1, 8004788 <scalbn+0x38>
 8004760:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004764:	4323      	orrs	r3, r4
 8004766:	d03f      	beq.n	80047e8 <scalbn+0x98>
 8004768:	4b35      	ldr	r3, [pc, #212]	; (8004840 <scalbn+0xf0>)
 800476a:	4629      	mov	r1, r5
 800476c:	ee10 0a10 	vmov	r0, s0
 8004770:	2200      	movs	r2, #0
 8004772:	f7fb feed 	bl	8000550 <__aeabi_dmul>
 8004776:	4b33      	ldr	r3, [pc, #204]	; (8004844 <scalbn+0xf4>)
 8004778:	429e      	cmp	r6, r3
 800477a:	4604      	mov	r4, r0
 800477c:	460d      	mov	r5, r1
 800477e:	da10      	bge.n	80047a2 <scalbn+0x52>
 8004780:	a327      	add	r3, pc, #156	; (adr r3, 8004820 <scalbn+0xd0>)
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	e01f      	b.n	80047c8 <scalbn+0x78>
 8004788:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800478c:	4291      	cmp	r1, r2
 800478e:	d10c      	bne.n	80047aa <scalbn+0x5a>
 8004790:	ee10 2a10 	vmov	r2, s0
 8004794:	4620      	mov	r0, r4
 8004796:	4629      	mov	r1, r5
 8004798:	f7fb fd24 	bl	80001e4 <__adddf3>
 800479c:	4604      	mov	r4, r0
 800479e:	460d      	mov	r5, r1
 80047a0:	e022      	b.n	80047e8 <scalbn+0x98>
 80047a2:	460b      	mov	r3, r1
 80047a4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80047a8:	3936      	subs	r1, #54	; 0x36
 80047aa:	f24c 3250 	movw	r2, #50000	; 0xc350
 80047ae:	4296      	cmp	r6, r2
 80047b0:	dd0d      	ble.n	80047ce <scalbn+0x7e>
 80047b2:	2d00      	cmp	r5, #0
 80047b4:	a11c      	add	r1, pc, #112	; (adr r1, 8004828 <scalbn+0xd8>)
 80047b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047ba:	da02      	bge.n	80047c2 <scalbn+0x72>
 80047bc:	a11c      	add	r1, pc, #112	; (adr r1, 8004830 <scalbn+0xe0>)
 80047be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047c2:	a319      	add	r3, pc, #100	; (adr r3, 8004828 <scalbn+0xd8>)
 80047c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c8:	f7fb fec2 	bl	8000550 <__aeabi_dmul>
 80047cc:	e7e6      	b.n	800479c <scalbn+0x4c>
 80047ce:	1872      	adds	r2, r6, r1
 80047d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80047d4:	428a      	cmp	r2, r1
 80047d6:	dcec      	bgt.n	80047b2 <scalbn+0x62>
 80047d8:	2a00      	cmp	r2, #0
 80047da:	dd08      	ble.n	80047ee <scalbn+0x9e>
 80047dc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80047e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80047e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80047e8:	ec45 4b10 	vmov	d0, r4, r5
 80047ec:	bd70      	pop	{r4, r5, r6, pc}
 80047ee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80047f2:	da08      	bge.n	8004806 <scalbn+0xb6>
 80047f4:	2d00      	cmp	r5, #0
 80047f6:	a10a      	add	r1, pc, #40	; (adr r1, 8004820 <scalbn+0xd0>)
 80047f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047fc:	dac0      	bge.n	8004780 <scalbn+0x30>
 80047fe:	a10e      	add	r1, pc, #56	; (adr r1, 8004838 <scalbn+0xe8>)
 8004800:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004804:	e7bc      	b.n	8004780 <scalbn+0x30>
 8004806:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800480a:	3236      	adds	r2, #54	; 0x36
 800480c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004810:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004814:	4620      	mov	r0, r4
 8004816:	4b0c      	ldr	r3, [pc, #48]	; (8004848 <scalbn+0xf8>)
 8004818:	2200      	movs	r2, #0
 800481a:	e7d5      	b.n	80047c8 <scalbn+0x78>
 800481c:	f3af 8000 	nop.w
 8004820:	c2f8f359 	.word	0xc2f8f359
 8004824:	01a56e1f 	.word	0x01a56e1f
 8004828:	8800759c 	.word	0x8800759c
 800482c:	7e37e43c 	.word	0x7e37e43c
 8004830:	8800759c 	.word	0x8800759c
 8004834:	fe37e43c 	.word	0xfe37e43c
 8004838:	c2f8f359 	.word	0xc2f8f359
 800483c:	81a56e1f 	.word	0x81a56e1f
 8004840:	43500000 	.word	0x43500000
 8004844:	ffff3cb0 	.word	0xffff3cb0
 8004848:	3c900000 	.word	0x3c900000
 800484c:	00000000 	.word	0x00000000

08004850 <floor>:
 8004850:	ec51 0b10 	vmov	r0, r1, d0
 8004854:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800485c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8004860:	2e13      	cmp	r6, #19
 8004862:	ee10 5a10 	vmov	r5, s0
 8004866:	ee10 8a10 	vmov	r8, s0
 800486a:	460c      	mov	r4, r1
 800486c:	dc31      	bgt.n	80048d2 <floor+0x82>
 800486e:	2e00      	cmp	r6, #0
 8004870:	da14      	bge.n	800489c <floor+0x4c>
 8004872:	a333      	add	r3, pc, #204	; (adr r3, 8004940 <floor+0xf0>)
 8004874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004878:	f7fb fcb4 	bl	80001e4 <__adddf3>
 800487c:	2200      	movs	r2, #0
 800487e:	2300      	movs	r3, #0
 8004880:	f7fc f8f6 	bl	8000a70 <__aeabi_dcmpgt>
 8004884:	b138      	cbz	r0, 8004896 <floor+0x46>
 8004886:	2c00      	cmp	r4, #0
 8004888:	da53      	bge.n	8004932 <floor+0xe2>
 800488a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800488e:	4325      	orrs	r5, r4
 8004890:	d052      	beq.n	8004938 <floor+0xe8>
 8004892:	4c2d      	ldr	r4, [pc, #180]	; (8004948 <floor+0xf8>)
 8004894:	2500      	movs	r5, #0
 8004896:	4621      	mov	r1, r4
 8004898:	4628      	mov	r0, r5
 800489a:	e024      	b.n	80048e6 <floor+0x96>
 800489c:	4f2b      	ldr	r7, [pc, #172]	; (800494c <floor+0xfc>)
 800489e:	4137      	asrs	r7, r6
 80048a0:	ea01 0307 	and.w	r3, r1, r7
 80048a4:	4303      	orrs	r3, r0
 80048a6:	d01e      	beq.n	80048e6 <floor+0x96>
 80048a8:	a325      	add	r3, pc, #148	; (adr r3, 8004940 <floor+0xf0>)
 80048aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ae:	f7fb fc99 	bl	80001e4 <__adddf3>
 80048b2:	2200      	movs	r2, #0
 80048b4:	2300      	movs	r3, #0
 80048b6:	f7fc f8db 	bl	8000a70 <__aeabi_dcmpgt>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	d0eb      	beq.n	8004896 <floor+0x46>
 80048be:	2c00      	cmp	r4, #0
 80048c0:	bfbe      	ittt	lt
 80048c2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80048c6:	4133      	asrlt	r3, r6
 80048c8:	18e4      	addlt	r4, r4, r3
 80048ca:	ea24 0407 	bic.w	r4, r4, r7
 80048ce:	2500      	movs	r5, #0
 80048d0:	e7e1      	b.n	8004896 <floor+0x46>
 80048d2:	2e33      	cmp	r6, #51	; 0x33
 80048d4:	dd0b      	ble.n	80048ee <floor+0x9e>
 80048d6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80048da:	d104      	bne.n	80048e6 <floor+0x96>
 80048dc:	ee10 2a10 	vmov	r2, s0
 80048e0:	460b      	mov	r3, r1
 80048e2:	f7fb fc7f 	bl	80001e4 <__adddf3>
 80048e6:	ec41 0b10 	vmov	d0, r0, r1
 80048ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048ee:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 80048f2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80048f6:	40df      	lsrs	r7, r3
 80048f8:	4238      	tst	r0, r7
 80048fa:	d0f4      	beq.n	80048e6 <floor+0x96>
 80048fc:	a310      	add	r3, pc, #64	; (adr r3, 8004940 <floor+0xf0>)
 80048fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004902:	f7fb fc6f 	bl	80001e4 <__adddf3>
 8004906:	2200      	movs	r2, #0
 8004908:	2300      	movs	r3, #0
 800490a:	f7fc f8b1 	bl	8000a70 <__aeabi_dcmpgt>
 800490e:	2800      	cmp	r0, #0
 8004910:	d0c1      	beq.n	8004896 <floor+0x46>
 8004912:	2c00      	cmp	r4, #0
 8004914:	da0a      	bge.n	800492c <floor+0xdc>
 8004916:	2e14      	cmp	r6, #20
 8004918:	d101      	bne.n	800491e <floor+0xce>
 800491a:	3401      	adds	r4, #1
 800491c:	e006      	b.n	800492c <floor+0xdc>
 800491e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004922:	2301      	movs	r3, #1
 8004924:	40b3      	lsls	r3, r6
 8004926:	441d      	add	r5, r3
 8004928:	45a8      	cmp	r8, r5
 800492a:	d8f6      	bhi.n	800491a <floor+0xca>
 800492c:	ea25 0507 	bic.w	r5, r5, r7
 8004930:	e7b1      	b.n	8004896 <floor+0x46>
 8004932:	2500      	movs	r5, #0
 8004934:	462c      	mov	r4, r5
 8004936:	e7ae      	b.n	8004896 <floor+0x46>
 8004938:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800493c:	e7ab      	b.n	8004896 <floor+0x46>
 800493e:	bf00      	nop
 8004940:	8800759c 	.word	0x8800759c
 8004944:	7e37e43c 	.word	0x7e37e43c
 8004948:	bff00000 	.word	0xbff00000
 800494c:	000fffff 	.word	0x000fffff

08004950 <_init>:
 8004950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004952:	bf00      	nop
 8004954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004956:	bc08      	pop	{r3}
 8004958:	469e      	mov	lr, r3
 800495a:	4770      	bx	lr

0800495c <_fini>:
 800495c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800495e:	bf00      	nop
 8004960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004962:	bc08      	pop	{r3}
 8004964:	469e      	mov	lr, r3
 8004966:	4770      	bx	lr
