
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v
# synth_design -part xc7z020clg484-3 -top fpu_mul -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fpu_mul -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39642 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 25.895 ; free physical = 252373 ; free virtual = 314953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpu_mul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:4]
INFO: [Synth 8-6157] synthesizing module 'except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:548]
INFO: [Synth 8-4471] merging register 'fracta_00_reg' into 'infa_f_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:644]
INFO: [Synth 8-4471] merging register 'fractb_00_reg' into 'infb_f_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:647]
WARNING: [Synth 8-6014] Unused sequential element fracta_00_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:644]
WARNING: [Synth 8-6014] Unused sequential element fractb_00_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:647]
INFO: [Synth 8-6155] done synthesizing module 'except' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:548]
INFO: [Synth 8-6157] synthesizing module 'pre_norm_fmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:430]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:533]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:533]
INFO: [Synth 8-6155] done synthesizing module 'pre_norm_fmul' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:430]
INFO: [Synth 8-6157] synthesizing module 'mul_r2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:416]
INFO: [Synth 8-6155] done synthesizing module 'mul_r2' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:416]
INFO: [Synth 8-6157] synthesizing module 'post_norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:663]
INFO: [Synth 8-6157] synthesizing module 'pri_encoder' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1366]
INFO: [Synth 8-6155] done synthesizing module 'pri_encoder' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1366]
INFO: [Synth 8-6157] synthesizing module 'b_right_shifter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1296]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1309]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1307]
INFO: [Synth 8-6155] done synthesizing module 'b_right_shifter' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1296]
INFO: [Synth 8-6157] synthesizing module 'b_left_shifter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1228]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1241]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'b_left_shifter' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1228]
INFO: [Synth 8-6157] synthesizing module 'b_left_shifter_new' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1153]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1166]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1164]
INFO: [Synth 8-6155] done synthesizing module 'b_left_shifter_new' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1153]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1007]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1007]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1015]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1015]
INFO: [Synth 8-6155] done synthesizing module 'post_norm' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:663]
WARNING: [Synth 8-6014] Unused sequential element opa_r1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:212]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.305 ; gain = 80.660 ; free physical = 252070 ; free virtual = 314655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.305 ; gain = 80.660 ; free physical = 252015 ; free virtual = 314600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.305 ; gain = 88.660 ; free physical = 252013 ; free virtual = 314598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:495]
INFO: [Synth 8-5545] ROM "fi_ldz_r0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fi_ldz_r0" won't be mapped to RAM because address size (47) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fi_ldz_r0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:967]
INFO: [Synth 8-5544] ROM "exp_i2f0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2i_emin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'fi_ldz_r0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1372]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1310]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1242]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:1167]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.332 ; gain = 125.688 ; free physical = 251829 ; free virtual = 314415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 11    
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 33    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  48 Input      1 Bit        Muxes := 1     
	  50 Input      1 Bit        Muxes := 2     
	  58 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpu_mul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module except 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module pre_norm_fmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mul_r2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module pri_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	  48 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  48 Input      1 Bit        Muxes := 1     
Module b_right_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	  50 Input      1 Bit        Muxes := 1     
Module b_left_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	  50 Input      1 Bit        Muxes := 1     
Module b_left_shifter_new 
Detailed RTL Component Info : 
+---Muxes : 
	  58 Input      1 Bit        Muxes := 1     
Module post_norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 26    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod_reg' and it is trimmed from '48' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:427]
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod1_reg' and it is trimmed from '48' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:424]
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod_reg' and it is trimmed from '48' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v:427]
DSP Report: Generating DSP u5/prod1_reg, operation Mode is: (A*B)'.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: Generating DSP u5/prod_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register u5/prod_reg is absorbed into DSP u5/prod_reg.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fpu_op_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_op_reg[2]' (FD) to 'fpu_op_reg[0]'
INFO: [Synth 8-3886] merging instance 'fpu_op_reg[0]' (FD) to 'rmode_r1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rmode_r1_reg[0]' (FD) to 'rmode_r1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_op_r1_reg[1]' (FD) to 'fpu_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_op_r1_reg[2]' (FD) to 'rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_op_r1_reg[0]' (FD) to 'rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rmode_r2_reg[0]' (FD) to 'rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rmode_r2_reg[1]' (FD) to 'rmode_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_op_r2_reg[2]' (FD) to 'rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_op_r2_reg[0]' (FD) to 'rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'rmode_r3_reg[0]' (FD) to 'rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_op_r3_reg[2]' (FD) to 'fpu_op_r3_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fpu_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_op_r2_reg[1]' (FD) to 'fpu_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'rmode_r3_reg[1]' (FD) to 'rmode_r1_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fpu_op_reg[1] )
INFO: [Synth 8-3886] merging instance 'sign_reg' (FD) to 'sign_mul_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_op_r3_reg[1]' (FD) to 'fpu_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_op_r3_reg[0]' (FD) to 'rmode_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'opa_nan_r_reg' (FD) to 'rmode_r1_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fpu_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'rmode_r1_reg[1]' (FD) to 'div_by_zero_o1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_by_zero_o1_reg)
INFO: [Synth 8-3886] merging instance 'div_by_zero_reg' (FD) to 'div_by_zero_o1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_by_zero_o1_reg)
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[55]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[54]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[53]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[52]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[51]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[50]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[49]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[48]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[47]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[46]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[45]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[44]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[43]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[42]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[41]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[40]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[39]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[38]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[37]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[36]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[35]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[34]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[33]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[32]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[31]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[30]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[29]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[28]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[27]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[26]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[25]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[24]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[23]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[22]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[21]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[20]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[19]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[18]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[17]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[16]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[15]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[14]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[13]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[12]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[11]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[10]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[9]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[8]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[7]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[6]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[5]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[4]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[3]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[2]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[1]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[0]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (fi_ldz_r0_reg[5]) is unused and will be removed from module pri_encoder.
WARNING: [Synth 8-3332] Sequential element (fi_ldz_r0_reg[4]) is unused and will be removed from module pri_encoder.
WARNING: [Synth 8-3332] Sequential element (fi_ldz_r0_reg[3]) is unused and will be removed from module pri_encoder.
WARNING: [Synth 8-3332] Sequential element (fi_ldz_r0_reg[2]) is unused and will be removed from module pri_encoder.
WARNING: [Synth 8-3332] Sequential element (fi_ldz_r0_reg[1]) is unused and will be removed from module pri_encoder.
WARNING: [Synth 8-3332] Sequential element (fi_ldz_r0_reg[0]) is unused and will be removed from module pri_encoder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.996 ; gain = 275.352 ; free physical = 251829 ; free virtual = 314361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_r2      | (A*B)'            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul_r2      | (PCIN>>17)+(A*B)' | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251750 ; free virtual = 314282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251763 ; free virtual = 314296
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251642 ; free virtual = 314174
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251639 ; free virtual = 314171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251587 ; free virtual = 314119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251556 ; free virtual = 314089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251545 ; free virtual = 314078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251543 ; free virtual = 314076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |DSP48E1 |     2|
|3     |LUT1    |    35|
|4     |LUT2    |    42|
|5     |LUT3    |    59|
|6     |LUT4    |   129|
|7     |LUT5    |   132|
|8     |LUT6    |   287|
|9     |FDRE    |   203|
|10    |FDSE    |     8|
|11    |LD      |    96|
+------+--------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |  1005|
|2     |  u0     |except          |    50|
|3     |  u2     |pre_norm_fmul   |    68|
|4     |  u4     |post_norm       |   221|
|5     |    u1   |b_right_shifter |   149|
|6     |    u7   |b_left_shifter  |    72|
|7     |  u5     |mul_r2          |   501|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251542 ; free virtual = 314074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.000 ; gain = 275.355 ; free physical = 251537 ; free virtual = 314070
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1751.004 ; gain = 275.355 ; free physical = 251539 ; free virtual = 314071
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.172 ; gain = 0.000 ; free physical = 251296 ; free virtual = 313828
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LD => LDCE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1854.172 ; gain = 378.625 ; free physical = 251370 ; free virtual = 313903
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2344.824 ; gain = 490.652 ; free physical = 249138 ; free virtual = 311672
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.824 ; gain = 0.000 ; free physical = 249151 ; free virtual = 311686
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.836 ; gain = 0.000 ; free physical = 249114 ; free virtual = 311649
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.113 ; gain = 0.004 ; free physical = 248989 ; free virtual = 311524

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 993b47ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248994 ; free virtual = 311530

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2942dc5f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248652 ; free virtual = 311187
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 31 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2942dc5f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248644 ; free virtual = 311179
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff8870ad

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248641 ; free virtual = 311177
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff8870ad

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248641 ; free virtual = 311176
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a3b77288

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248626 ; free virtual = 311161
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a3b77288

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248625 ; free virtual = 311160
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              31  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248624 ; free virtual = 311159
Ending Logic Optimization Task | Checksum: a3b77288

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248621 ; free virtual = 311157

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a3b77288

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248609 ; free virtual = 311144

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a3b77288

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248609 ; free virtual = 311144

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248609 ; free virtual = 311144
Ending Netlist Obfuscation Task | Checksum: a3b77288

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.113 ; gain = 0.000 ; free physical = 248609 ; free virtual = 311144
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.113 ; gain = 0.004 ; free physical = 248608 ; free virtual = 311143
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a3b77288
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fpu_mul ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2509.109 ; gain = 0.000 ; free physical = 248530 ; free virtual = 311067
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2509.109 ; gain = 0.000 ; free physical = 248499 ; free virtual = 311034
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.526 | TNS=-38.619 |
PSMgr Creation: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2510.098 ; gain = 0.988 ; free physical = 248492 ; free virtual = 311027
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2707.289 ; gain = 198.180 ; free physical = 248490 ; free virtual = 311026
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2707.289 ; gain = 198.180 ; free physical = 248494 ; free virtual = 311029

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248512 ; free virtual = 311048


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fpu_mul ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 11 accepted clusters 11

Number of Slice Registers augmented: 0 newly gated: 13 Total: 211
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/16 RAMS dropped: 0/0 Clusters dropped: 0/11 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 18940df2d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248449 ; free virtual = 310985
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 18940df2d
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2707.289 ; gain = 230.176 ; free physical = 248519 ; free virtual = 311055
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 3340792 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16529d7f3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248523 ; free virtual = 311057
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16529d7f3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248524 ; free virtual = 311058
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16529d7f3

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248541 ; free virtual = 311075
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16529d7f3

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248542 ; free virtual = 311076
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16529d7f3

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248543 ; free virtual = 311077

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248543 ; free virtual = 311077
Ending Netlist Obfuscation Task | Checksum: 16529d7f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248544 ; free virtual = 311078
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249453 ; free virtual = 311987
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bba62c90

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249453 ; free virtual = 311987
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249443 ; free virtual = 311978

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 70fbdcbd

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249449 ; free virtual = 311983

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a3697af4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249435 ; free virtual = 311970

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a3697af4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249435 ; free virtual = 311970
Phase 1 Placer Initialization | Checksum: a3697af4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249435 ; free virtual = 311969

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1277e3950

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249434 ; free virtual = 311968

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 31 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249134 ; free virtual = 311669
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249106 ; free virtual = 311641

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           31  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           31  |              0  |                     1  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18b7fd865

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249088 ; free virtual = 311623
Phase 2 Global Placement | Checksum: 22e859c6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249070 ; free virtual = 311605

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22e859c6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249067 ; free virtual = 311602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bceafdf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249151 ; free virtual = 311685

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1329d5453

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249147 ; free virtual = 311681

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21e651699

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249148 ; free virtual = 311682

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16ce1b4ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248908 ; free virtual = 311442

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b93fd976

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248884 ; free virtual = 311419

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12df8e6fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248893 ; free virtual = 311429

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1947ce06f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248893 ; free virtual = 311428

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19613b3db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249157 ; free virtual = 311691
Phase 3 Detail Placement | Checksum: 19613b3db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249156 ; free virtual = 311691

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144014d32

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 144014d32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249156 ; free virtual = 311691
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.465. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 204570f1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248828 ; free virtual = 311363
Phase 4.1 Post Commit Optimization | Checksum: 204570f1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248823 ; free virtual = 311358

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 204570f1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248824 ; free virtual = 311358

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 204570f1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248822 ; free virtual = 311357

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248822 ; free virtual = 311357
Phase 4.4 Final Placement Cleanup | Checksum: 21bc548ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248821 ; free virtual = 311356
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21bc548ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248821 ; free virtual = 311356
Ending Placer Task | Checksum: 16e884095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248834 ; free virtual = 311369
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248833 ; free virtual = 311368
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248818 ; free virtual = 311353

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-18.281 |
Phase 1 Physical Synthesis Initialization | Checksum: b0b2f648

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248796 ; free virtual = 311331
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-18.281 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: b0b2f648

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248800 ; free virtual = 311335

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 77 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u5/opa_00_reg.  Did not re-place instance u5/out_o1[22]_i_2
INFO: [Physopt 32-662] Processed net u5/exp_ovf_r_reg[1]_0.  Did not re-place instance u5/out_o1[22]_i_18
INFO: [Physopt 32-662] Processed net u5/out_o1[29]_i_19_n_0.  Did not re-place instance u5/out_o1[29]_i_19
INFO: [Physopt 32-662] Processed net u4/u1/zero_o1_i_10_0.  Did not re-place instance u4/u1/zero_o1_i_2
INFO: [Physopt 32-662] Processed net u5/out_o1[22]_i_20_n_0.  Did not re-place instance u5/out_o1[22]_i_20
INFO: [Physopt 32-662] Processed net u5/out_o1[23]_i_13_n_0.  Did not re-place instance u5/out_o1[23]_i_13
INFO: [Physopt 32-662] Processed net u5/fract_denorm[4].  Did not re-place instance u5/prod_reg[4]
INFO: [Physopt 32-662] Processed net u5/u4/fi_ldz[1].  Did not re-place instance u5/shift_out_reg[47]_i_30
INFO: [Physopt 32-662] Processed net u4/u7/out_o1[0]_i_2_0.  Did not re-place instance u4/u7/out_o1[0]_i_2
INFO: [Physopt 32-662] Processed net u5/out_o1[22]_i_6_n_0.  Did not re-place instance u5/out_o1[22]_i_6
INFO: [Physopt 32-662] Processed net u5/out_o1[29]_i_13_n_0.  Did not re-place instance u5/out_o1[29]_i_13
INFO: [Physopt 32-662] Processed net u5/out_o1[24]_i_3_n_0.  Did not re-place instance u5/out_o1[24]_i_3
INFO: [Physopt 32-662] Processed net u0/ine_mul.  Did not re-place instance u0/ine_o1_i_1
INFO: [Physopt 32-662] Processed net u4/u1/zero_o1_i_6_n_0.  Did not re-place instance u4/u1/zero_o1_i_6
INFO: [Physopt 32-662] Processed net u5/out_o1[29]_i_17_n_0.  Did not re-place instance u5/out_o1[29]_i_17
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_45_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_45
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_59_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_59
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_63_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_63
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_70_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_70
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_75_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_75
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_78_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_78
INFO: [Physopt 32-662] Processed net ine_o1.  Did not re-place instance ine_o1_reg
INFO: [Physopt 32-662] Processed net u4/u1/zero_o1_i_5_n_0.  Did not re-place instance u4/u1/zero_o1_i_5
INFO: [Physopt 32-662] Processed net u0/output_zero_fmul.  Did not re-place instance u0/zero_o1_i_1
INFO: [Physopt 32-662] Processed net zero_o1.  Did not re-place instance zero_o1_reg
INFO: [Physopt 32-662] Processed net u5/underflow_fmul.  Did not re-place instance u5/underflow_o1_i_1
INFO: [Physopt 32-662] Processed net underflow_o1.  Did not re-place instance underflow_o1_reg
INFO: [Physopt 32-662] Processed net u5/fract_denorm[3].  Did not re-place instance u5/prod_reg[3]
INFO: [Physopt 32-662] Processed net u5/out_o1[24]_i_4_n_0.  Did not re-place instance u5/out_o1[24]_i_4
INFO: [Physopt 32-662] Processed net u4/u1/zero_o1_i_8_n_0.  Did not re-place instance u4/u1/zero_o1_i_8
INFO: [Physopt 32-662] Processed net u5/inf_o10.  Did not re-place instance u5/inf_o1_i_1
INFO: [Physopt 32-662] Processed net inf_o1.  Did not re-place instance inf_o1_reg
INFO: [Physopt 32-662] Processed net u5/fract_denorm[1].  Did not re-place instance u5/prod_reg[1]
INFO: [Physopt 32-662] Processed net u5/out_o1[22]_i_7_n_0.  Did not re-place instance u5/out_o1[22]_i_7
INFO: [Physopt 32-662] Processed net u4/u1/zero_o1_i_7_n_0.  Did not re-place instance u4/u1/zero_o1_i_7
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_29_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_29
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_42_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_42
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_57_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_57
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_62_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_62
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_69_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_69
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_74_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_74
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_77_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_77
INFO: [Physopt 32-662] Processed net u5/out_d[21].  Did not re-place instance u5/out_o1[24]_i_2
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_37_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_37
INFO: [Physopt 32-662] Processed net u5/out_o1[30]_i_3_n_0.  Did not re-place instance u5/out_o1[30]_i_3
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_15__0_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_15__0
INFO: [Physopt 32-662] Processed net u5/out_o1[29]_i_3_n_0.  Did not re-place instance u5/out_o1[29]_i_3
INFO: [Physopt 32-662] Processed net u5/inf_o1_i_3_n_0.  Did not re-place instance u5/inf_o1_i_3
INFO: [Physopt 32-662] Processed net u5/fract_denorm[5].  Did not re-place instance u5/prod_reg[5]
INFO: [Physopt 32-663] Processed net u5/fract_denorm[11].  Re-placed instance u5/prod_reg[11]
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_79_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_79
INFO: [Physopt 32-662] Processed net u4/u1/fract_out[1].  Did not re-place instance u4/u1/out_o1[1]_i_2
INFO: [Physopt 32-662] Processed net u4/u1/zero_o1_i_9_n_0.  Did not re-place instance u4/u1/zero_o1_i_9
INFO: [Physopt 32-662] Processed net u5/fract_denorm[2].  Did not re-place instance u5/prod_reg[2]
INFO: [Physopt 32-663] Processed net u5/fract_denorm[9].  Re-placed instance u5/prod_reg[9]
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_13__0_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_13__0
INFO: [Physopt 32-663] Processed net u5/fract_denorm[13].  Re-placed instance u5/prod_reg[13]
INFO: [Physopt 32-662] Processed net u5/u4/fi_ldz[2].  Did not re-place instance u5/shift_out_reg[47]_i_32
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_50_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_50
INFO: [Physopt 32-662] Processed net u5/shift_out_reg[47]_i_61_n_0.  Did not re-place instance u5/shift_out_reg[47]_i_61
INFO: [Physopt 32-663] Processed net u5/shift_out_reg[47]_i_68_n_0.  Re-placed instance u5/shift_out_reg[47]_i_68
INFO: [Physopt 32-663] Processed net u5/shift_out_reg[47]_i_71_n_0.  Re-placed instance u5/shift_out_reg[47]_i_71
INFO: [Physopt 32-662] Processed net u5/fract_denorm[6].  Did not re-place instance u5/prod_reg[6]
INFO: [Physopt 32-662] Processed net u4/u1/fract_out[2].  Did not re-place instance u4/u1/out_o1[2]_i_2
INFO: [Physopt 32-662] Processed net u5/inf_o1_i_4_n_0.  Did not re-place instance u5/inf_o1_i_4
INFO: [Physopt 32-662] Processed net u5/out_o1[22]_i_25_n_0.  Did not re-place instance u5/out_o1[22]_i_25
INFO: [Physopt 32-663] Processed net u5/fract_denorm[7].  Re-placed instance u5/prod_reg[7]
INFO: [Physopt 32-662] Processed net u5/fract_denorm[12].  Did not re-place instance u5/prod_reg[12]
INFO: [Physopt 32-662] Processed net u5/fract_denorm[10].  Did not re-place instance u5/prod_reg[10]
INFO: [Physopt 32-663] Processed net u4/u1/zero_o1_i_20_n_0.  Re-placed instance u4/u1/zero_o1_i_20
INFO: [Physopt 32-662] Processed net u5/overflow_d.  Did not re-place instance u5/overflow_o1_i_2
INFO: [Physopt 32-662] Processed net u4/u7/opb_00_reg.  Did not re-place instance u4/u7/ine_o1_i_2
INFO: [Physopt 32-662] Processed net u5/overflow_o1_i_3_n_0.  Did not re-place instance u5/overflow_o1_i_3
INFO: [Physopt 32-663] Processed net u5/out_o1[23]_i_3_n_0.  Re-placed instance u5/out_o1[23]_i_3
INFO: [Physopt 32-663] Processed net u4/u1/zero_o1_i_15_n_0.  Re-placed instance u4/u1/zero_o1_i_15
INFO: [Physopt 32-662] Processed net u5/fract_denorm[8].  Did not re-place instance u5/prod_reg[8]
INFO: [Physopt 32-663] Processed net u4/u1/zero_o1_i_16_n_0.  Re-placed instance u4/u1/zero_o1_i_16
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-18.164 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248840 ; free virtual = 311375
Phase 3 Placement Based Optimization | Checksum: 865348d4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 248840 ; free virtual = 311376

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net u5/u4/fi_ldz[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u5/out_o1[23]_i_13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u5/overflow_o1_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249840 ; free virtual = 312375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249840 ; free virtual = 312375
Phase 4 Rewire | Checksum: 116701383

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249840 ; free virtual = 312375

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 26 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u5/opa_00_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/exp_ovf_r_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[29]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u4/u1/zero_o1_i_10_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[22]_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[23]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u5/fract_denorm[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net u5/u4/fi_ldz[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u4/u7/out_o1[0]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[22]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[24]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/fract_denorm[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[24]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u5/fract_denorm[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net u5/shift_out_reg[47]_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_d[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/shift_out_reg[47]_i_37_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[30]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/shift_out_reg[47]_i_15__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/out_o1[29]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/inf_o1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/fract_denorm[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u4/u1/fract_out[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/fract_denorm[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u5/shift_out_reg[47]_i_13__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-18.048 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249630 ; free virtual = 312166
Phase 5 Critical Cell Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249630 ; free virtual = 312166

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249630 ; free virtual = 312166

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249631 ; free virtual = 312167

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249636 ; free virtual = 312172

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249666 ; free virtual = 312202

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 52 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 72 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 72 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-7.347 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249665 ; free virtual = 312202
Phase 10 Critical Pin Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249665 ; free virtual = 312202

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249662 ; free virtual = 312200

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: bbf8f3fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249659 ; free virtual = 312197
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249659 ; free virtual = 312197
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.086 | TNS=-7.347 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.117  |            0  |              0  |                    10  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.004  |          0.116  |            4  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.375  |         10.702  |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.379  |         10.935  |            4  |              0  |                    15  |           0  |          11  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249659 ; free virtual = 312197
Ending Physical Synthesis Task | Checksum: 1ac84ae55

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249659 ; free virtual = 312197
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249664 ; free virtual = 312201
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249663 ; free virtual = 312200
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249670 ; free virtual = 312206
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249646 ; free virtual = 312184
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f8ab6a60 ConstDB: 0 ShapeSum: 1be3605a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "opa[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "opb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f6b8023b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249553 ; free virtual = 312097
Post Restoration Checksum: NetGraph: 3d89b8c9 NumContArr: b92e4972 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6b8023b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249548 ; free virtual = 312091

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6b8023b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249514 ; free virtual = 312058

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6b8023b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249513 ; free virtual = 312057
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: feb9704f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249455 ; free virtual = 311999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.202 | TNS=-0.659 | WHS=0.127  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 84f5f6ab

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249443 ; free virtual = 311986

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b33dfec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 249372 ; free virtual = 311916

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 439
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.151 | TNS=-35.005| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ef9b4757

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 253409 ; free virtual = 315624

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.471 | TNS=-18.194| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10ccde8a8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254465 ; free virtual = 316679

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.571 | TNS=-20.427| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f072b4e9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254334 ; free virtual = 316552
Phase 4 Rip-up And Reroute | Checksum: 1f072b4e9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254334 ; free virtual = 316552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 248e78cc9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254331 ; free virtual = 316549
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.471 | TNS=-18.194| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e051cc05

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254324 ; free virtual = 316542

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e051cc05

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254323 ; free virtual = 316541
Phase 5 Delay and Skew Optimization | Checksum: 1e051cc05

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254322 ; free virtual = 316540

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25b3f456e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254314 ; free virtual = 316533
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.439 | TNS=-17.525| WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25b3f456e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254314 ; free virtual = 316532
Phase 6 Post Hold Fix | Checksum: 25b3f456e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254314 ; free virtual = 316532

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.162317 %
  Global Horizontal Routing Utilization  = 0.23783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 169252f40

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254313 ; free virtual = 316531

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 169252f40

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254310 ; free virtual = 316528

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8ad25f18

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254298 ; free virtual = 316516

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.439 | TNS=-17.525| WHS=0.158  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 8ad25f18

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254296 ; free virtual = 316514
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254324 ; free virtual = 316542

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254327 ; free virtual = 316546
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254328 ; free virtual = 316546
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254313 ; free virtual = 316532
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2707.289 ; gain = 0.000 ; free physical = 254280 ; free virtual = 316500
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.410 ; gain = 0.000 ; free physical = 253444 ; free virtual = 315662
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:50:42 2022...
