INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/MAC_Module_Only/MAC_Module_Only.srcs/sources_1/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matric_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/MAC_Module_Only/MAC_Module_Only.srcs/sim_1/new/MAC_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_TB
