{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677188220318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677188220320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 16:36:59 2023 " "Processing started: Thu Feb 23 16:36:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677188220320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677188220320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC -c DE1_SOC " "Command: quartus_sta DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677188220321 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677188220766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677188222862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677188222863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188222988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188222988 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677188224862 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC.sdc " "Reading SDC File: 'DE1_SOC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1677188224958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 9 CLOCK2_50 port " "Ignored filter at DE1_SOC.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224967 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 10 CLOCK3_50 port " "Ignored filter at DE1_SOC.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224968 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 11 CLOCK4_50 port " "Ignored filter at DE1_SOC.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224969 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224969 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 14 DRAM_CLK port " "Ignored filter at DE1_SOC.sdc(14): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224970 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 17 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE1_SOC.sdc(17): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 17 Argument <targets> is not an object ID " "Ignored create_clock at DE1_SOC.sdc(17): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224972 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 18 altera_reserved_tdi port " "Ignored filter at DE1_SOC.sdc(18): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 18 altera_reserved_tck clock " "Ignored filter at DE1_SOC.sdc(18): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224974 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 19 altera_reserved_tms port " "Ignored filter at DE1_SOC.sdc(19): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 19 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224976 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(19): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 20 altera_reserved_tdo port " "Ignored filter at DE1_SOC.sdc(20): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 20 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224977 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 20 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(20): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1677188224977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 46 DRAM_DQ* port " "Ignored filter at DE1_SOC.sdc(46): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 46 clk_dram clock " "Ignored filter at DE1_SOC.sdc(46): clk_dram could not be matched with a clock" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224980 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 46 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(46): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224981 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 47 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(47): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224983 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 58 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224984 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 58 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 59 DRAM_ADDR* port " "Ignored filter at DE1_SOC.sdc(59): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 59 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224985 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 59 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 60 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224986 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 60 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 61 DRAM_*DQM port " "Ignored filter at DE1_SOC.sdc(61): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 61 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224987 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 61 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224988 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 63 DRAM_BA* port " "Ignored filter at DE1_SOC.sdc(63): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224989 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224990 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 65 DRAM_RAS_N port " "Ignored filter at DE1_SOC.sdc(65): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224991 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224992 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 67 DRAM_CAS_N port " "Ignored filter at DE1_SOC.sdc(67): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224993 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(67): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224994 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 69 DRAM_WE_N port " "Ignored filter at DE1_SOC.sdc(69): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224995 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224996 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 71 DRAM_CKE port " "Ignored filter at DE1_SOC.sdc(71): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188224999 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188224999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188225000 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 73 DRAM_CS_N port " "Ignored filter at DE1_SOC.sdc(73): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188225001 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677188225002 ""}  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677188225002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test_mult:test_mult_inst\|busy clock " "Register test_mult:test_mult_inst\|busy is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188225018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188225018 "|mult16_tester|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_disp:seg_disp_inst4\|digit\[0\] " "Node: seg_disp:seg_disp_inst4\|digit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_disp:seg_disp_inst5\|seg\[1\] seg_disp:seg_disp_inst4\|digit\[0\] " "Latch seg_disp:seg_disp_inst5\|seg\[1\] is being clocked by seg_disp:seg_disp_inst4\|digit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188225019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188225019 "|mult16_tester|seg_disp:seg_disp_inst4|digit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188225025 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677188225029 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677188225074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.158 " "Worst-case setup slack is 12.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.158               0.000 CLOCK_50  " "   12.158               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188225146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLOCK_50  " "    0.359               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188225161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188225179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188225193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.836 " "Worst-case minimum pulse width slack is 8.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.836               0.000 CLOCK_50  " "    8.836               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188225208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188225208 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188225232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188225232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188225232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188225232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.576 ns " "Worst Case Available Settling Time: 51.576 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188225232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188225232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188225232 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677188225247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677188225356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677188228379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test_mult:test_mult_inst\|busy clock " "Register test_mult:test_mult_inst\|busy is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188228603 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188228603 "|mult16_tester|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_disp:seg_disp_inst4\|digit\[0\] " "Node: seg_disp:seg_disp_inst4\|digit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_disp:seg_disp_inst5\|seg\[1\] seg_disp:seg_disp_inst4\|digit\[0\] " "Latch seg_disp:seg_disp_inst5\|seg\[1\] is being clocked by seg_disp:seg_disp_inst4\|digit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188228603 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188228603 "|mult16_tester|seg_disp:seg_disp_inst4|digit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188228605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.997 " "Worst-case setup slack is 11.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.997               0.000 CLOCK_50  " "   11.997               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188228635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 CLOCK_50  " "    0.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188228647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188228661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188228677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.797 " "Worst-case minimum pulse width slack is 8.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.797               0.000 CLOCK_50  " "    8.797               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188228684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188228684 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188228701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188228701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188228701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188228701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.542 ns " "Worst Case Available Settling Time: 51.542 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188228701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188228701 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188228701 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677188228715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677188229229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677188232135 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test_mult:test_mult_inst\|busy clock " "Register test_mult:test_mult_inst\|busy is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188232388 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188232388 "|mult16_tester|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_disp:seg_disp_inst4\|digit\[0\] " "Node: seg_disp:seg_disp_inst4\|digit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_disp:seg_disp_inst5\|seg\[1\] seg_disp:seg_disp_inst4\|digit\[0\] " "Latch seg_disp:seg_disp_inst5\|seg\[1\] is being clocked by seg_disp:seg_disp_inst4\|digit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188232389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188232389 "|mult16_tester|seg_disp:seg_disp_inst4|digit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188232390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.537 " "Worst-case setup slack is 15.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.537               0.000 CLOCK_50  " "   15.537               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188232404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLOCK_50  " "    0.184               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188232416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188232427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188232439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.714 " "Worst-case minimum pulse width slack is 8.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.714               0.000 CLOCK_50  " "    8.714               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188232449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188232449 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188232466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188232466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188232466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188232466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.232 ns " "Worst Case Available Settling Time: 54.232 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188232466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188232466 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188232466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677188232478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test_mult:test_mult_inst\|busy clock " "Register test_mult:test_mult_inst\|busy is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188233104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188233104 "|mult16_tester|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_disp:seg_disp_inst4\|digit\[0\] " "Node: seg_disp:seg_disp_inst4\|digit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_disp:seg_disp_inst5\|seg\[1\] seg_disp:seg_disp_inst4\|digit\[0\] " "Latch seg_disp:seg_disp_inst5\|seg\[1\] is being clocked by seg_disp:seg_disp_inst4\|digit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677188233105 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1677188233105 "|mult16_tester|seg_disp:seg_disp_inst4|digit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188233107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.791 " "Worst-case setup slack is 15.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.791               0.000 CLOCK_50  " "   15.791               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188233118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188233132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188233144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677188233160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.676 " "Worst-case minimum pulse width slack is 8.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.676               0.000 CLOCK_50  " "    8.676               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677188233169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677188233169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188233186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188233186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188233186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188233186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.631 ns " "Worst Case Available Settling Time: 54.631 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188233186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677188233186 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677188233186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677188239325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677188239327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 80 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677188239551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 16:37:19 2023 " "Processing ended: Thu Feb 23 16:37:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677188239551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677188239551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677188239551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677188239551 ""}
