Reading OpenROAD database at '/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-07-57/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/lroot/NCO2ram/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 550000 750000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3022
Number of terminals:      70
Number of snets:          2
Number of nets:           288

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[11] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[7] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 58.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 18389.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 7528.
[INFO DRT-0033] via shape region query size = 3280.
[INFO DRT-0033] met2 shape region query size = 1982.
[INFO DRT-0033] via2 shape region query size = 2624.
[INFO DRT-0033] met3 shape region query size = 2104.
[INFO DRT-0033] via3 shape region query size = 2624.
[INFO DRT-0033] met4 shape region query size = 952.
[INFO DRT-0033] via4 shape region query size = 48.
[INFO DRT-0033] met5 shape region query size = 72.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 233 pins.
[INFO DRT-0081]   Complete 50 unique inst patterns.
[INFO DRT-0084]   Complete 246 groups.
#scanned instances     = 3022
#unique  instances     = 58
#stdCellGenAp          = 1153
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 799
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 518
#instTermValidViaApCnt = 0
#macroGenAp            = 230
#macroValidPlanarAp    = 198
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 146.44 (MB), peak = 146.44 (MB)

[INFO DRT-0157] Number of guides:     2336

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 579.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 568.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 357.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 174.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 82.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1018 vertical wires in 2 frboxes and 742 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 28 vertical wires in 2 frboxes and 131 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 168.24 (MB), peak = 168.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 168.24 (MB), peak = 168.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 196.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 202.69 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 205.53 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 211.58 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 214.02 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:00, memory = 233.27 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:00, memory = 233.27 (MB).
    Completing 80% with 61 violations.
    elapsed time = 00:00:01, memory = 231.38 (MB).
    Completing 90% with 61 violations.
    elapsed time = 00:00:01, memory = 239.18 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:01, memory = 231.64 (MB).
[INFO DRT-0199]   Number of violations = 74.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2      5      0      7
Recheck              0      4      4      0
Short                0     46      6      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 578.70 (MB), peak = 578.70 (MB)
Total wire length = 31271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15075 um.
Total wire length on LAYER met2 = 12537 um.
Total wire length on LAYER met3 = 3062 um.
Total wire length on LAYER met4 = 596 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1871.
Up-via summary (total 1871):

-----------------------
 FR_MASTERSLICE       0
            li1     815
           met1     777
           met2     194
           met3      85
           met4       0
-----------------------
                   1871


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 74 violations.
    elapsed time = 00:00:00, memory = 580.76 (MB).
    Completing 20% with 74 violations.
    elapsed time = 00:00:00, memory = 585.07 (MB).
    Completing 30% with 65 violations.
    elapsed time = 00:00:00, memory = 585.07 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:00, memory = 585.07 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:00, memory = 585.07 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:00, memory = 587.64 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:00, memory = 588.66 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 588.92 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 597.75 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:01, memory = 589.25 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 592.46 (MB), peak = 598.00 (MB)
Total wire length = 31235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15038 um.
Total wire length on LAYER met2 = 12593 um.
Total wire length on LAYER met3 = 3060 um.
Total wire length on LAYER met4 = 543 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1875.
Up-via summary (total 1875):

-----------------------
 FR_MASTERSLICE       0
            li1     815
           met1     781
           met2     194
           met3      85
           met4       0
-----------------------
                   1875


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 592.46 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 592.46 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 592.46 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 592.46 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 594.71 (MB), peak = 598.00 (MB)
Total wire length = 31244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15045 um.
Total wire length on LAYER met2 = 12594 um.
Total wire length on LAYER met3 = 3062 um.
Total wire length on LAYER met4 = 541 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1880.
Up-via summary (total 1880):

-----------------------
 FR_MASTERSLICE       0
            li1     815
           met1     785
           met2     195
           met3      85
           met4       0
-----------------------
                   1880


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 594.71 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 596.52 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 596.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 598.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 598.57 (MB), peak = 598.57 (MB)
Total wire length = 31235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14981 um.
Total wire length on LAYER met2 = 12588 um.
Total wire length on LAYER met3 = 3123 um.
Total wire length on LAYER met4 = 541 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1900.
Up-via summary (total 1900):

-----------------------
 FR_MASTERSLICE       0
            li1     815
           met1     795
           met2     205
           met3      85
           met4       0
-----------------------
                   1900


[INFO DRT-0198] Complete detail routing.
Total wire length = 31235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14981 um.
Total wire length on LAYER met2 = 12588 um.
Total wire length on LAYER met3 = 3123 um.
Total wire length on LAYER met4 = 541 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1900.
Up-via summary (total 1900):

-----------------------
 FR_MASTERSLICE       0
            li1     815
           met1     795
           met2     205
           met3      85
           met4       0
-----------------------
                   1900


[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:05, memory = 598.57 (MB), peak = 598.57 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_115
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_114
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               962    3610.96
  Tap cell                               1530    1914.34
  Antenna cell                            322     805.77
  Clock buffer                              6     132.63
  Timing Repair Buffer                    113     534.26
  Inverter                                 26      97.59
  Clock inverter                            1       8.76
  Sequential cell                          25     625.60
  Multi-Input combinational cell           35     302.79
  Total                                  3022  255063.39
Writing OpenROAD database to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-07-57/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-07-57/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-07-57/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-07-57/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-07-57/44-openroad-detailedrouting/counter.sdc'…
