Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 17:04:37 2024
| Host         : DESKTOP-LMFMNO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_st_timing_summary_routed.rpt -pb pong_top_st_timing_summary_routed.pb -rpx pong_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.353        0.000                      0                  128        0.217        0.000                      0                  128        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.353        0.000                      0                  128        0.217        0.000                      0                  128        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/x_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.339ns (41.444%)  route 3.305ns (58.556%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  pong_grf_st_unit/ball_x_reg_reg[4]/Q
                         net (fo=9, routed)           1.060     6.841    pong_grf_st_unit/ball_x_reg_reg[9]_0[3]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.152     6.993 r  pong_grf_st_unit/x_delta_next2_carry_i_8/O
                         net (fo=6, routed)           0.609     7.602    pong_grf_st_unit/x_delta_next2_carry_i_8_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.326     7.928 r  pong_grf_st_unit/x_delta_next2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.928    pong_grf_st_unit/x_delta_next2_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  pong_grf_st_unit/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.329    pong_grf_st_unit/x_delta_next2_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.600 r  pong_grf_st_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=2, routed)           0.972     9.572    pong_grf_st_unit/x_delta_next2
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.401     9.973 r  pong_grf_st_unit/x_delta_reg[1]_i_2/O
                         net (fo=1, routed)           0.663    10.636    pong_grf_st_unit/x_delta_reg[1]_i_2_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.332    10.968 r  pong_grf_st_unit/x_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.968    pong_grf_st_unit/x_delta_reg[1]_i_1_n_0
    SLICE_X6Y63          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.598    15.021    pong_grf_st_unit/CLK
    SLICE_X6Y63          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)        0.077    15.321    pong_grf_st_unit/x_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/x_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 2.103ns (39.380%)  route 3.237ns (60.620%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  pong_grf_st_unit/ball_x_reg_reg[4]/Q
                         net (fo=9, routed)           1.060     6.841    pong_grf_st_unit/ball_x_reg_reg[9]_0[3]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.152     6.993 r  pong_grf_st_unit/x_delta_next2_carry_i_8/O
                         net (fo=6, routed)           0.609     7.602    pong_grf_st_unit/x_delta_next2_carry_i_8_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.326     7.928 r  pong_grf_st_unit/x_delta_next2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.928    pong_grf_st_unit/x_delta_next2_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  pong_grf_st_unit/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.329    pong_grf_st_unit/x_delta_next2_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.600 r  pong_grf_st_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=2, routed)           0.972     9.572    pong_grf_st_unit/x_delta_next2
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.373     9.945 r  pong_grf_st_unit/x_delta_reg[8]_i_3/O
                         net (fo=2, routed)           0.596    10.541    pong_grf_st_unit/x_delta_reg[8]_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.124    10.665 r  pong_grf_st_unit/x_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.665    pong_grf_st_unit/x_delta_reg[2]_i_1_n_0
    SLICE_X4Y61          FDPE                                         r  pong_grf_st_unit/x_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600    15.023    pong_grf_st_unit/CLK
    SLICE_X4Y61          FDPE                                         r  pong_grf_st_unit/x_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y61          FDPE (Setup_fdpe_C_D)        0.029    15.275    pong_grf_st_unit/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.165ns (40.565%)  route 3.172ns (59.435%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    pong_grf_st_unit/CLK
    SLICE_X7Y63          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  pong_grf_st_unit/ball_y_reg_reg[1]/Q
                         net (fo=16, routed)          0.890     6.668    pong_grf_st_unit/Q[0]
    SLICE_X6Y63          LUT5 (Prop_lut5_I2_O)        0.152     6.820 r  pong_grf_st_unit/i__carry_i_11/O
                         net (fo=6, routed)           0.424     7.244    pong_grf_st_unit/i__carry_i_11_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.342     7.586 r  pong_grf_st_unit/i__carry_i_10/O
                         net (fo=4, routed)           0.613     8.199    pong_grf_st_unit/ball_y_reg_reg[8]_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.326     8.525 r  pong_grf_st_unit/graph_rgb3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.525    pong_grf_st_unit/graph_rgb3_carry__0_i_2_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.889 f  pong_grf_st_unit/graph_rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.578     9.467    pong_grf_st_unit/graph_rgb3
    SLICE_X4Y67          LUT4 (Prop_lut4_I0_O)        0.373     9.840 r  pong_grf_st_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.667    10.507    vga_sync_unit/rgb_reg_reg[1]_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I3_O)        0.152    10.659 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.659    rgb_next[1]
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.075    15.333    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/x_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.103ns (40.441%)  route 3.097ns (59.559%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  pong_grf_st_unit/ball_x_reg_reg[4]/Q
                         net (fo=9, routed)           1.060     6.841    pong_grf_st_unit/ball_x_reg_reg[9]_0[3]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.152     6.993 r  pong_grf_st_unit/x_delta_next2_carry_i_8/O
                         net (fo=6, routed)           0.609     7.602    pong_grf_st_unit/x_delta_next2_carry_i_8_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.326     7.928 r  pong_grf_st_unit/x_delta_next2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.928    pong_grf_st_unit/x_delta_next2_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  pong_grf_st_unit/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.329    pong_grf_st_unit/x_delta_next2_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.600 r  pong_grf_st_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=2, routed)           0.972     9.572    pong_grf_st_unit/x_delta_next2
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.373     9.945 r  pong_grf_st_unit/x_delta_reg[8]_i_3/O
                         net (fo=2, routed)           0.456    10.401    pong_grf_st_unit/x_delta_reg[8]_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124    10.525 r  pong_grf_st_unit/x_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.525    pong_grf_st_unit/x_delta_reg[8]_i_1_n_0
    SLICE_X4Y62          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599    15.022    pong_grf_st_unit/CLK
    SLICE_X4Y62          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.029    15.274    pong_grf_st_unit/x_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.963ns (19.991%)  route 3.854ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 f  vga_sync_unit/h_cnt_reg_reg[2]/Q
                         net (fo=18, routed)          1.119     6.858    vga_sync_unit/Q[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.296     7.154 r  vga_sync_unit/ball_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.880     8.035    vga_sync_unit/ball_y_reg[9]_i_3_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.159 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=20, routed)          1.363     9.522    pong_grf_st_unit/E[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.124     9.646 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.492    10.138    pong_grf_st_unit/bar_y_next
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522    14.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDCE (Setup_fdce_C_CE)      -0.169    14.999    pong_grf_st_unit/bar_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.963ns (19.991%)  route 3.854ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 f  vga_sync_unit/h_cnt_reg_reg[2]/Q
                         net (fo=18, routed)          1.119     6.858    vga_sync_unit/Q[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.296     7.154 r  vga_sync_unit/ball_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.880     8.035    vga_sync_unit/ball_y_reg[9]_i_3_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.159 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=20, routed)          1.363     9.522    pong_grf_st_unit/E[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.124     9.646 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.492    10.138    pong_grf_st_unit/bar_y_next
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522    14.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDCE (Setup_fdce_C_CE)      -0.169    14.999    pong_grf_st_unit/bar_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.963ns (19.991%)  route 3.854ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 f  vga_sync_unit/h_cnt_reg_reg[2]/Q
                         net (fo=18, routed)          1.119     6.858    vga_sync_unit/Q[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.296     7.154 r  vga_sync_unit/ball_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.880     8.035    vga_sync_unit/ball_y_reg[9]_i_3_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.159 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=20, routed)          1.363     9.522    pong_grf_st_unit/E[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.124     9.646 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.492    10.138    pong_grf_st_unit/bar_y_next
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522    14.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDCE (Setup_fdce_C_CE)      -0.169    14.999    pong_grf_st_unit/bar_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.963ns (20.416%)  route 3.754ns (79.584%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 f  vga_sync_unit/h_cnt_reg_reg[2]/Q
                         net (fo=18, routed)          1.119     6.858    vga_sync_unit/Q[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.296     7.154 r  vga_sync_unit/ball_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.880     8.035    vga_sync_unit/ball_y_reg[9]_i_3_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.159 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=20, routed)          1.363     9.522    pong_grf_st_unit/E[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.124     9.646 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.392    10.038    pong_grf_st_unit/bar_y_next
    SLICE_X8Y62          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520    14.943    pong_grf_st_unit/CLK
    SLICE_X8Y62          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X8Y62          FDCE (Setup_fdce_C_CE)      -0.169    14.997    pong_grf_st_unit/bar_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.963ns (20.588%)  route 3.714ns (79.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 f  vga_sync_unit/h_cnt_reg_reg[2]/Q
                         net (fo=18, routed)          1.119     6.858    vga_sync_unit/Q[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.296     7.154 r  vga_sync_unit/ball_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.880     8.035    vga_sync_unit/ball_y_reg[9]_i_3_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.159 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=20, routed)          1.363     9.522    pong_grf_st_unit/E[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.124     9.646 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.352     9.998    pong_grf_st_unit/bar_y_next
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.521    14.944    pong_grf_st_unit/CLK
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y61          FDCE (Setup_fdce_C_CE)      -0.169    14.998    pong_grf_st_unit/bar_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.963ns (20.588%)  route 3.714ns (79.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 f  vga_sync_unit/h_cnt_reg_reg[2]/Q
                         net (fo=18, routed)          1.119     6.858    vga_sync_unit/Q[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.296     7.154 r  vga_sync_unit/ball_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.880     8.035    vga_sync_unit/ball_y_reg[9]_i_3_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.159 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=20, routed)          1.363     9.522    pong_grf_st_unit/E[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.124     9.646 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.352     9.998    pong_grf_st_unit/bar_y_next
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.521    14.944    pong_grf_st_unit/CLK
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y61          FDCE (Setup_fdce_C_CE)      -0.169    14.998    pong_grf_st_unit/bar_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/y_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.274ns (81.740%)  route 0.061ns (18.260%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    pong_grf_st_unit/CLK
    SLICE_X6Y63          FDPE                                         r  pong_grf_st_unit/y_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDPE (Prop_fdpe_C_Q)         0.164     1.682 r  pong_grf_st_unit/y_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.744    pong_grf_st_unit/y_delta_reg[2]
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  pong_grf_st_unit/ball_y_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.789    pong_grf_st_unit/ball_y_reg0_carry_i_3_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.854 r  pong_grf_st_unit/ball_y_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.854    pong_grf_st_unit/ball_y_reg0[2]
    SLICE_X7Y63          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    pong_grf_st_unit/CLK
    SLICE_X7Y63          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Hold_fdce_C_D)         0.105     1.636    pong_grf_st_unit/ball_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  pong_grf_st_unit/ball_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.091     1.754    pong_grf_st_unit/ball_x_reg_reg[9]_0[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.878 r  pong_grf_st_unit/ball_x_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.878    pong_grf_st_unit/ball_x_reg0[2]
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    pong_grf_st_unit/ball_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    pong_grf_st_unit/CLK
    SLICE_X7Y64          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  pong_grf_st_unit/ball_y_reg_reg[5]/Q
                         net (fo=13, routed)          0.091     1.751    pong_grf_st_unit/Q[4]
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.875 r  pong_grf_st_unit/ball_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.875    pong_grf_st_unit/ball_y_reg0[6]
    SLICE_X7Y64          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    pong_grf_st_unit/CLK
    SLICE_X7Y64          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.105     1.623    pong_grf_st_unit/ball_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.601     1.520    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  pong_grf_st_unit/ball_x_reg_reg[5]/Q
                         net (fo=8, routed)           0.091     1.753    pong_grf_st_unit/ball_x_reg_reg[9]_0[4]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.877 r  pong_grf_st_unit/ball_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.877    pong_grf_st_unit/ball_x_reg0[6]
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.105     1.625    pong_grf_st_unit/ball_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  pong_grf_st_unit/ball_x_reg_reg[3]/Q
                         net (fo=15, routed)          0.091     1.754    pong_grf_st_unit/ball_x_reg_reg[9]_0[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.881 r  pong_grf_st_unit/ball_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.881    pong_grf_st_unit/ball_x_reg0[4]
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    pong_grf_st_unit/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.268ns (74.369%)  route 0.092ns (25.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    pong_grf_st_unit/CLK
    SLICE_X7Y63          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  pong_grf_st_unit/ball_y_reg_reg[3]/Q
                         net (fo=17, routed)          0.092     1.752    pong_grf_st_unit/Q[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.879 r  pong_grf_st_unit/ball_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.879    pong_grf_st_unit/ball_y_reg0[4]
    SLICE_X7Y63          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    pong_grf_st_unit/CLK
    SLICE_X7Y63          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y63          FDCE (Hold_fdce_C_D)         0.105     1.623    pong_grf_st_unit/ball_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.268ns (72.561%)  route 0.101ns (27.439%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    pong_grf_st_unit/CLK
    SLICE_X1Y67          FDCE                                         r  pong_grf_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  pong_grf_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=12, routed)          0.101     1.760    pong_grf_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.887 r  pong_grf_st_unit/plusOp__21_carry/O[3]
                         net (fo=1, routed)           0.000     1.887    pong_grf_st_unit/plusOp__21_carry_n_4
    SLICE_X1Y67          FDCE                                         r  pong_grf_st_unit/bar_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    pong_grf_st_unit/CLK
    SLICE_X1Y67          FDCE                                         r  pong_grf_st_unit/bar_x_reg_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    pong_grf_st_unit/bar_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.268ns (72.359%)  route 0.102ns (27.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.601     1.520    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  pong_grf_st_unit/ball_x_reg_reg[7]/Q
                         net (fo=17, routed)          0.102     1.764    pong_grf_st_unit/ball_x_reg_reg[9]_0[6]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.891 r  pong_grf_st_unit/ball_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.891    pong_grf_st_unit/ball_x_reg0[8]
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[8]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.105     1.625    pong_grf_st_unit/ball_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_cnt_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    vga_sync_unit/CLK
    SLICE_X3Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=16, routed)          0.193     1.853    vga_sync_unit/Q[6]
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.042     1.895 r  vga_sync_unit/h_cnt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_sync_unit/h_cnt_reg[9]_i_1_n_0
    SLICE_X3Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.871     2.036    vga_sync_unit/CLK
    SLICE_X3Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.107     1.626    vga_sync_unit/h_cnt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/bar_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.313ns (77.411%)  route 0.091ns (22.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.573     1.492    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  pong_grf_st_unit/bar_y_reg_reg[2]/Q
                         net (fo=18, routed)          0.091     1.748    pong_grf_st_unit/bar_y_reg_reg[9]_0[0]
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.897 r  pong_grf_st_unit/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.897    pong_grf_st_unit/plusOp_carry_n_5
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.844     2.009    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.134     1.626    pong_grf_st_unit/bar_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y62     pong_grf_st_unit/ball_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y62     pong_grf_st_unit/ball_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     pong_grf_st_unit/ball_x_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 4.008ns (39.509%)  route 6.136ns (60.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.136    11.910    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.461 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.461    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.110ns  (logic 4.008ns (39.638%)  route 6.103ns (60.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.103    11.876    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.428 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.428    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 4.137ns (40.978%)  route 5.959ns (59.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           5.959    11.696    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.718    15.414 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.414    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 4.548ns (51.369%)  route 4.306ns (48.631%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.639     5.242    vga_sync_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.760 f  vga_sync_unit/v_cnt_reg_reg[9]/Q
                         net (fo=14, routed)          1.552     7.312    vga_sync_unit/v_cnt_reg_reg[9]_1[7]
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.436 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.805     8.240    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.152     8.392 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.949    10.342    blank_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.754    14.096 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.096    blank
    U14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 4.021ns (46.071%)  route 4.707ns (53.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.716     5.319    vga_sync_unit/CLK
    SLICE_X5Y66          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.707    10.482    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.047 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.047    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.021ns (46.579%)  route 4.611ns (53.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.716     5.319    vga_sync_unit/CLK
    SLICE_X5Y66          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.611    10.386    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.950 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.950    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 4.149ns (55.988%)  route 3.261ns (44.012%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.641     5.244    vga_sync_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.456     5.700 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           1.207     6.907    vga_sync_unit/v_sync_reg
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     7.031 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.054     9.085    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.654 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.654    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.249ns (61.763%)  route 2.631ns (38.237%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.717     5.320    vga_sync_unit/CLK
    SLICE_X4Y65          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.863     6.601    vga_sync_unit/clk_div_reg[1]
    SLICE_X4Y65          LUT2 (Prop_lut2_I1_O)        0.299     6.900 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.768     8.668    vga_pixel_tick_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.200 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.200    vga_pixel_tick
    T16                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.418ns (70.909%)  route 0.582ns (29.091%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    vga_sync_unit/CLK
    SLICE_X4Y65          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.174     1.833    vga_sync_unit/clk_div_reg[0]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.408     2.286    vga_pixel_tick_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.518 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    vga_pixel_tick
    T16                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.455ns (64.957%)  route 0.785ns (35.043%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    vga_sync_unit/CLK
    SLICE_X4Y66          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.290     1.948    vga_sync_unit/h_sync_reg
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.045     1.993 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.495     2.489    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.758 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.758    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.545ns (68.940%)  route 0.696ns (31.060%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    vga_sync_unit/CLK
    SLICE_X3Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.128     1.647 f  vga_sync_unit/h_cnt_reg_reg[9]/Q
                         net (fo=15, routed)          0.225     1.872    vga_sync_unit/Q[7]
    SLICE_X3Y66          LUT4 (Prop_lut4_I3_O)        0.102     1.974 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.471     2.445    blank_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.315     3.761 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.761    blank
    U14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.406ns (45.384%)  route 1.692ns (54.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    vga_sync_unit/CLK
    SLICE_X5Y66          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.692     3.350    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.615 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.615    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.407ns (45.019%)  route 1.718ns (54.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    vga_sync_unit/CLK
    SLICE_X5Y66          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.718     3.376    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.642 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.642    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.827ns  (logic 1.428ns (37.314%)  route 2.399ns (62.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.399     4.044    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.300     5.344 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.344    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.885ns  (logic 1.393ns (35.861%)  route 2.492ns (64.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.492     4.149    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.401 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.401    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.897ns  (logic 1.393ns (35.750%)  route 2.504ns (64.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.504     4.161    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.413 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.413    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 2.446ns (44.741%)  route 3.021ns (55.259%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.370     3.856    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=4, routed)           0.651     4.631    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.755 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.755    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.131 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.131    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.248 r  pong_grf_st_unit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.248    pong_grf_st_unit/plusOp_carry__0_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.467 r  pong_grf_st_unit/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.467    pong_grf_st_unit/plusOp_carry__1_n_7
    SLICE_X8Y62          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520     4.943    pong_grf_st_unit/CLK
    SLICE_X8Y62          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.454ns  (logic 2.433ns (44.609%)  route 3.021ns (55.391%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.370     3.856    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=4, routed)           0.651     4.631    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.755 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.755    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.131 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.131    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.454 r  pong_grf_st_unit/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.454    pong_grf_st_unit/plusOp_carry__0_n_6
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.521     4.944    pong_grf_st_unit/CLK
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 2.425ns (44.528%)  route 3.021ns (55.472%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.370     3.856    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=4, routed)           0.651     4.631    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.755 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.755    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.131 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.131    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.446 r  pong_grf_st_unit/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.446    pong_grf_st_unit/plusOp_carry__0_n_4
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.521     4.944    pong_grf_st_unit/CLK
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 2.349ns (43.743%)  route 3.021ns (56.257%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.370     3.856    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=4, routed)           0.651     4.631    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.755 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.755    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.131 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.131    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.370 r  pong_grf_st_unit/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.370    pong_grf_st_unit/plusOp_carry__0_n_5
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.521     4.944    pong_grf_st_unit/CLK
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 2.329ns (43.532%)  route 3.021ns (56.468%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.370     3.856    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=4, routed)           0.651     4.631    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.755 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.755    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.131 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.131    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.350 r  pong_grf_st_unit/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.350    pong_grf_st_unit/plusOp_carry__0_n_7
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.521     4.944    pong_grf_st_unit/CLK
    SLICE_X8Y61          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 2.057ns (39.777%)  route 3.114ns (60.223%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.370     3.856    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=4, routed)           0.744     4.724    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.171 r  pong_grf_st_unit/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     5.171    pong_grf_st_unit/plusOp_carry_n_4
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522     4.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.728ns (33.567%)  route 3.420ns (66.433%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.121     3.601    pong_grf_st_unit/btn_IBUF[0]
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.124     3.725 r  pong_grf_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.806     4.532    pong_grf_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     4.656 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.492     5.148    pong_grf_st_unit/bar_y_next
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522     4.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.728ns (33.567%)  route 3.420ns (66.433%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.121     3.601    pong_grf_st_unit/btn_IBUF[0]
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.124     3.725 r  pong_grf_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.806     4.532    pong_grf_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     4.656 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.492     5.148    pong_grf_st_unit/bar_y_next
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522     4.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.728ns (33.567%)  route 3.420ns (66.433%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.121     3.601    pong_grf_st_unit/btn_IBUF[0]
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.124     3.725 r  pong_grf_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.806     4.532    pong_grf_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     4.656 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.492     5.148    pong_grf_st_unit/bar_y_next
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.522     4.945    pong_grf_st_unit/CLK
    SLICE_X8Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.728ns (34.235%)  route 3.320ns (65.765%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.121     3.601    pong_grf_st_unit/btn_IBUF[0]
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.124     3.725 r  pong_grf_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.806     4.532    pong_grf_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     4.656 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.392     5.047    pong_grf_st_unit/bar_y_next
    SLICE_X8Y62          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520     4.943    pong_grf_st_unit/CLK
    SLICE_X8Y62          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.292ns (34.349%)  route 0.557ns (65.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.557     0.849    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y62          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.292ns (34.349%)  route 0.557ns (65.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.557     0.849    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y62          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.292ns (34.349%)  route 0.557ns (65.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.557     0.849    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y62          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.292ns (34.349%)  route 0.557ns (65.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.557     0.849    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y62          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    pong_grf_st_unit/CLK
    SLICE_X3Y62          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.292ns (33.807%)  route 0.571ns (66.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.571     0.862    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y61          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.292ns (33.807%)  route 0.571ns (66.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.571     0.862    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y61          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.292ns (33.807%)  route 0.571ns (66.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.571     0.862    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y61          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/ball_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.292ns (33.807%)  route 0.571ns (66.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.571     0.862    pong_grf_st_unit/reset_IBUF
    SLICE_X3Y61          FDCE                                         f  pong_grf_st_unit/ball_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X3Y61          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/x_delta_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.292ns (33.636%)  route 0.575ns (66.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.575     0.867    pong_grf_st_unit/reset_IBUF
    SLICE_X4Y62          FDCE                                         f  pong_grf_st_unit/x_delta_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.870     2.035    pong_grf_st_unit/CLK
    SLICE_X4Y62          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_grf_st_unit/y_delta_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.292ns (33.636%)  route 0.575ns (66.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.575     0.867    pong_grf_st_unit/reset_IBUF
    SLICE_X4Y62          FDCE                                         f  pong_grf_st_unit/y_delta_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.870     2.035    pong_grf_st_unit/CLK
    SLICE_X4Y62          FDCE                                         r  pong_grf_st_unit/y_delta_reg_reg[1]/C





