|cs
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN2
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN3
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= intr[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= intr[27].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= intr[28].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= intr[29].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
VGA_BLANK_N <= vga_ctrl:my_vga.valid
VGA_B[0] <= vga_ctrl:my_vga.vga_b
VGA_B[1] <= vga_ctrl:my_vga.vga_b
VGA_B[2] <= vga_ctrl:my_vga.vga_b
VGA_B[3] <= vga_ctrl:my_vga.vga_b
VGA_B[4] <= vga_ctrl:my_vga.vga_b
VGA_B[5] <= vga_ctrl:my_vga.vga_b
VGA_B[6] <= vga_ctrl:my_vga.vga_b
VGA_B[7] <= vga_ctrl:my_vga.vga_b
VGA_CLK <= vga_clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= vga_ctrl:my_vga.vga_g
VGA_G[1] <= vga_ctrl:my_vga.vga_g
VGA_G[2] <= vga_ctrl:my_vga.vga_g
VGA_G[3] <= vga_ctrl:my_vga.vga_g
VGA_G[4] <= vga_ctrl:my_vga.vga_g
VGA_G[5] <= vga_ctrl:my_vga.vga_g
VGA_G[6] <= vga_ctrl:my_vga.vga_g
VGA_G[7] <= vga_ctrl:my_vga.vga_g
VGA_HS <= vga_ctrl:my_vga.hsync
VGA_R[0] <= vga_ctrl:my_vga.vga_r
VGA_R[1] <= vga_ctrl:my_vga.vga_r
VGA_R[2] <= vga_ctrl:my_vga.vga_r
VGA_R[3] <= vga_ctrl:my_vga.vga_r
VGA_R[4] <= vga_ctrl:my_vga.vga_r
VGA_R[5] <= vga_ctrl:my_vga.vga_r
VGA_R[6] <= vga_ctrl:my_vga.vga_r
VGA_R[7] <= vga_ctrl:my_vga.vga_r
VGA_SYNC_N <= <GND>
VGA_VS <= vga_ctrl:my_vga.vsync
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
PS2_CLK <> fsm:myfsm.clk
PS2_CLK2 <> <UNC>
PS2_DAT <> fsm:myfsm.data
PS2_DAT2 <> <UNC>
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>


|cs|clkgen:my_csclk
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs|clkgen:my_vgaclk
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs|fsm:myfsm
clk => asc[0]~reg0.CLK
clk => asc[1]~reg0.CLK
clk => asc[2]~reg0.CLK
clk => asc[3]~reg0.CLK
clk => asc[4]~reg0.CLK
clk => asc[5]~reg0.CLK
clk => asc[6]~reg0.CLK
clk => asc[7]~reg0.CLK
clk => nowd[0].CLK
clk => nowd[1].CLK
clk => nowd[2].CLK
clk => nowd[3].CLK
clk => nowd[4].CLK
clk => nowd[5].CLK
clk => nowd[6].CLK
clk => nowd[7].CLK
clk => en~reg0.CLK
clk => con~4.DATAIN
clk => nows~1.DATAIN
data => nowd[1].DATAIN
data => nowd[0].DATAIN
data => nowd[2].DATAIN
data => nowd[3].DATAIN
data => nowd[4].DATAIN
data => nowd[5].DATAIN
data => nowd[6].DATAIN
data => nowd[7].DATAIN
asc[0] <= asc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[1] <= asc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[2] <= asc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[3] <= asc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[4] <= asc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[5] <= asc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[6] <= asc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asc[7] <= asc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs|mips_os:os0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|cs|mips_os:os0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7sf1:auto_generated.address_a[0]
address_a[1] => altsyncram_7sf1:auto_generated.address_a[1]
address_a[2] => altsyncram_7sf1:auto_generated.address_a[2]
address_a[3] => altsyncram_7sf1:auto_generated.address_a[3]
address_a[4] => altsyncram_7sf1:auto_generated.address_a[4]
address_a[5] => altsyncram_7sf1:auto_generated.address_a[5]
address_a[6] => altsyncram_7sf1:auto_generated.address_a[6]
address_a[7] => altsyncram_7sf1:auto_generated.address_a[7]
address_a[8] => altsyncram_7sf1:auto_generated.address_a[8]
address_a[9] => altsyncram_7sf1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7sf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7sf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7sf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7sf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7sf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7sf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7sf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7sf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7sf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7sf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7sf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7sf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7sf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7sf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7sf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7sf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7sf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7sf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7sf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7sf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7sf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7sf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7sf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7sf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7sf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7sf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7sf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7sf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7sf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7sf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7sf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7sf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7sf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs|mips_os:os0|altsyncram:altsyncram_component|altsyncram_7sf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|cs|cpu:cpu0
rst => rst.IN1
clk => clk.IN2
mem_read_data[0] => ~NO_FANOUT~
mem_read_data[1] => ~NO_FANOUT~
mem_read_data[2] => ~NO_FANOUT~
mem_read_data[3] => ~NO_FANOUT~
mem_read_data[4] => ~NO_FANOUT~
mem_read_data[5] => ~NO_FANOUT~
mem_read_data[6] => ~NO_FANOUT~
mem_read_data[7] => ~NO_FANOUT~
mem_read_data[8] => ~NO_FANOUT~
mem_read_data[9] => ~NO_FANOUT~
mem_read_data[10] => ~NO_FANOUT~
mem_read_data[11] => ~NO_FANOUT~
mem_read_data[12] => ~NO_FANOUT~
mem_read_data[13] => ~NO_FANOUT~
mem_read_data[14] => ~NO_FANOUT~
mem_read_data[15] => ~NO_FANOUT~
mem_read_data[16] => ~NO_FANOUT~
mem_read_data[17] => ~NO_FANOUT~
mem_read_data[18] => ~NO_FANOUT~
mem_read_data[19] => ~NO_FANOUT~
mem_read_data[20] => ~NO_FANOUT~
mem_read_data[21] => ~NO_FANOUT~
mem_read_data[22] => ~NO_FANOUT~
mem_read_data[23] => ~NO_FANOUT~
mem_read_data[24] => ~NO_FANOUT~
mem_read_data[25] => ~NO_FANOUT~
mem_read_data[26] => ~NO_FANOUT~
mem_read_data[27] => ~NO_FANOUT~
mem_read_data[28] => ~NO_FANOUT~
mem_read_data[29] => ~NO_FANOUT~
mem_read_data[30] => ~NO_FANOUT~
mem_read_data[31] => ~NO_FANOUT~
inst[0] => inst[0].IN1
inst[1] => inst[1].IN1
inst[2] => inst[2].IN1
inst[3] => inst[3].IN1
inst[4] => inst[4].IN1
inst[5] => inst[5].IN1
inst[6] => inst[6].IN1
inst[7] => inst[7].IN1
inst[8] => inst[8].IN1
inst[9] => inst[9].IN1
inst[10] => inst[10].IN1
inst[11] => inst[11].IN1
inst[12] => inst[12].IN1
inst[13] => inst[13].IN1
inst[14] => inst[14].IN1
inst[15] => inst[15].IN1
inst[16] => inst[16].IN1
inst[17] => inst[17].IN1
inst[18] => inst[18].IN1
inst[19] => inst[19].IN1
inst[20] => inst[20].IN1
inst[21] => inst[21].IN1
inst[22] => inst[22].IN1
inst[23] => inst[23].IN1
inst[24] => inst[24].IN1
inst[25] => inst[25].IN1
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= decode:decode0.mem_addr
mem_addr[1] <= decode:decode0.mem_addr
mem_addr[2] <= decode:decode0.mem_addr
mem_addr[3] <= decode:decode0.mem_addr
mem_addr[4] <= decode:decode0.mem_addr
mem_addr[5] <= decode:decode0.mem_addr
mem_addr[6] <= decode:decode0.mem_addr
mem_addr[7] <= decode:decode0.mem_addr
mem_addr[8] <= decode:decode0.mem_addr
mem_addr[9] <= decode:decode0.mem_addr
mem_addr[10] <= decode:decode0.mem_addr
mem_addr[11] <= decode:decode0.mem_addr
mem_addr[12] <= decode:decode0.mem_addr
mem_addr[13] <= decode:decode0.mem_addr
mem_addr[14] <= decode:decode0.mem_addr
mem_addr[15] <= decode:decode0.mem_addr
mem_addr[16] <= decode:decode0.mem_addr
mem_addr[17] <= decode:decode0.mem_addr
mem_addr[18] <= decode:decode0.mem_addr
mem_addr[19] <= decode:decode0.mem_addr
mem_addr[20] <= decode:decode0.mem_addr
mem_addr[21] <= decode:decode0.mem_addr
mem_addr[22] <= decode:decode0.mem_addr
mem_addr[23] <= decode:decode0.mem_addr
mem_addr[24] <= decode:decode0.mem_addr
mem_addr[25] <= decode:decode0.mem_addr
mem_addr[26] <= decode:decode0.mem_addr
mem_addr[27] <= decode:decode0.mem_addr
mem_addr[28] <= decode:decode0.mem_addr
mem_addr[29] <= decode:decode0.mem_addr
mem_addr[30] <= decode:decode0.mem_addr
mem_addr[31] <= decode:decode0.mem_addr
mem_write_data[0] <= decode:decode0.mem_write_data
mem_write_data[1] <= decode:decode0.mem_write_data
mem_write_data[2] <= decode:decode0.mem_write_data
mem_write_data[3] <= decode:decode0.mem_write_data
mem_write_data[4] <= decode:decode0.mem_write_data
mem_write_data[5] <= decode:decode0.mem_write_data
mem_write_data[6] <= decode:decode0.mem_write_data
mem_write_data[7] <= decode:decode0.mem_write_data
mem_write_data[8] <= decode:decode0.mem_write_data
mem_write_data[9] <= decode:decode0.mem_write_data
mem_write_data[10] <= decode:decode0.mem_write_data
mem_write_data[11] <= decode:decode0.mem_write_data
mem_write_data[12] <= decode:decode0.mem_write_data
mem_write_data[13] <= decode:decode0.mem_write_data
mem_write_data[14] <= decode:decode0.mem_write_data
mem_write_data[15] <= decode:decode0.mem_write_data
mem_write_data[16] <= decode:decode0.mem_write_data
mem_write_data[17] <= decode:decode0.mem_write_data
mem_write_data[18] <= decode:decode0.mem_write_data
mem_write_data[19] <= decode:decode0.mem_write_data
mem_write_data[20] <= decode:decode0.mem_write_data
mem_write_data[21] <= decode:decode0.mem_write_data
mem_write_data[22] <= decode:decode0.mem_write_data
mem_write_data[23] <= decode:decode0.mem_write_data
mem_write_data[24] <= decode:decode0.mem_write_data
mem_write_data[25] <= decode:decode0.mem_write_data
mem_write_data[26] <= decode:decode0.mem_write_data
mem_write_data[27] <= decode:decode0.mem_write_data
mem_write_data[28] <= decode:decode0.mem_write_data
mem_write_data[29] <= decode:decode0.mem_write_data
mem_write_data[30] <= decode:decode0.mem_write_data
mem_write_data[31] <= decode:decode0.mem_write_data
wren <= decode:decode0.wren


|cs|cpu:cpu0|fetch_pc:fetch_pc0
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
clk => pc_o[0]~reg0.CLK
clk => pc_o[1]~reg0.CLK
clk => pc_o[2]~reg0.CLK
clk => pc_o[3]~reg0.CLK
clk => pc_o[4]~reg0.CLK
clk => pc_o[5]~reg0.CLK
clk => pc_o[6]~reg0.CLK
clk => pc_o[7]~reg0.CLK
clk => pc_o[8]~reg0.CLK
clk => pc_o[9]~reg0.CLK
clk => pc_o[10]~reg0.CLK
clk => pc_o[11]~reg0.CLK
clk => pc_o[12]~reg0.CLK
clk => pc_o[13]~reg0.CLK
clk => pc_o[14]~reg0.CLK
clk => pc_o[15]~reg0.CLK
clk => pc_o[16]~reg0.CLK
clk => pc_o[17]~reg0.CLK
clk => pc_o[18]~reg0.CLK
clk => pc_o[19]~reg0.CLK
clk => pc_o[20]~reg0.CLK
clk => pc_o[21]~reg0.CLK
clk => pc_o[22]~reg0.CLK
clk => pc_o[23]~reg0.CLK
clk => pc_o[24]~reg0.CLK
clk => pc_o[25]~reg0.CLK
clk => pc_o[26]~reg0.CLK
clk => pc_o[27]~reg0.CLK
clk => pc_o[28]~reg0.CLK
clk => pc_o[29]~reg0.CLK
clk => pc_o[30]~reg0.CLK
clk => pc_o[31]~reg0.CLK
pc_i[0] => pc_o.DATAA
pc_i[1] => pc_o.DATAA
pc_i[2] => Add0.IN60
pc_i[3] => Add0.IN59
pc_i[4] => Add0.IN58
pc_i[5] => Add0.IN57
pc_i[6] => Add0.IN56
pc_i[7] => Add0.IN55
pc_i[8] => Add0.IN54
pc_i[9] => Add0.IN53
pc_i[10] => Add0.IN52
pc_i[11] => Add0.IN51
pc_i[12] => Add0.IN50
pc_i[13] => Add0.IN49
pc_i[14] => Add0.IN48
pc_i[15] => Add0.IN47
pc_i[16] => Add0.IN46
pc_i[17] => Add0.IN45
pc_i[18] => Add0.IN44
pc_i[19] => Add0.IN43
pc_i[20] => Add0.IN42
pc_i[21] => Add0.IN41
pc_i[22] => Add0.IN40
pc_i[23] => Add0.IN39
pc_i[24] => Add0.IN38
pc_i[25] => Add0.IN37
pc_i[26] => Add0.IN36
pc_i[27] => Add0.IN35
pc_i[28] => Add0.IN34
pc_i[29] => Add0.IN33
pc_i[30] => Add0.IN32
pc_i[31] => Add0.IN31
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
is_jmp => pc_o.OUTPUTSELECT
jmp_pc[0] => pc_o.DATAB
jmp_pc[1] => pc_o.DATAB
jmp_pc[2] => pc_o.DATAB
jmp_pc[3] => pc_o.DATAB
jmp_pc[4] => pc_o.DATAB
jmp_pc[5] => pc_o.DATAB
jmp_pc[6] => pc_o.DATAB
jmp_pc[7] => pc_o.DATAB
jmp_pc[8] => pc_o.DATAB
jmp_pc[9] => pc_o.DATAB
jmp_pc[10] => pc_o.DATAB
jmp_pc[11] => pc_o.DATAB
jmp_pc[12] => pc_o.DATAB
jmp_pc[13] => pc_o.DATAB
jmp_pc[14] => pc_o.DATAB
jmp_pc[15] => pc_o.DATAB
jmp_pc[16] => pc_o.DATAB
jmp_pc[17] => pc_o.DATAB
jmp_pc[18] => pc_o.DATAB
jmp_pc[19] => pc_o.DATAB
jmp_pc[20] => pc_o.DATAB
jmp_pc[21] => pc_o.DATAB
jmp_pc[22] => pc_o.DATAB
jmp_pc[23] => pc_o.DATAB
jmp_pc[24] => pc_o.DATAB
jmp_pc[25] => pc_o.DATAB
jmp_pc[26] => pc_o.DATAB
jmp_pc[27] => pc_o.DATAB
jmp_pc[28] => pc_o.DATAB
jmp_pc[29] => pc_o.DATAB
jmp_pc[30] => pc_o.DATAB
jmp_pc[31] => pc_o.DATAB
pc_o[0] <= pc_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[1] <= pc_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[2] <= pc_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[3] <= pc_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[4] <= pc_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[5] <= pc_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[6] <= pc_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[7] <= pc_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[8] <= pc_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[9] <= pc_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[10] <= pc_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[11] <= pc_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[12] <= pc_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[13] <= pc_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[14] <= pc_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[15] <= pc_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[16] <= pc_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[17] <= pc_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[18] <= pc_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[19] <= pc_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[20] <= pc_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[21] <= pc_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[22] <= pc_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[23] <= pc_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[24] <= pc_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[25] <= pc_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[26] <= pc_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[27] <= pc_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[28] <= pc_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[29] <= pc_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[30] <= pc_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[31] <= pc_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs|cpu:cpu0|decode:decode0
inst[0] => Decoder0.IN5
inst[0] => Mux2.IN69
inst[0] => Mux1.IN69
inst[0] => Mux0.IN69
inst[0] => Mux3.IN69
inst[0] => Mux4.IN69
inst[0] => Mux5.IN69
inst[0] => Mux6.IN69
inst[0] => Mux7.IN69
inst[0] => Mux8.IN69
inst[0] => Mux9.IN69
inst[0] => Mux10.IN69
inst[0] => Mux11.IN69
inst[0] => Mux12.IN69
inst[0] => Mux13.IN69
inst[0] => Mux14.IN69
inst[0] => Mux15.IN69
inst[0] => Mux16.IN69
inst[0] => Mux17.IN69
inst[0] => Mux18.IN69
inst[0] => Mux19.IN69
inst[0] => Mux20.IN69
inst[0] => Mux21.IN69
inst[0] => Mux22.IN69
inst[0] => Mux23.IN69
inst[0] => Mux24.IN69
inst[0] => Mux25.IN69
inst[0] => Mux26.IN69
inst[0] => Mux27.IN69
inst[0] => Mux28.IN69
inst[0] => Mux29.IN69
inst[0] => Mux30.IN69
inst[0] => Mux31.IN69
inst[0] => Mux32.IN69
inst[0] => Selector125.IN10
inst[0] => Selector110.IN12
inst[0] => Add8.IN8
inst[0] => Selector110.IN13
inst[0] => LessThan1.IN38
inst[0] => Selector107.IN10
inst[0] => wdata.IN1
inst[0] => LessThan2.IN54
inst[0] => Selector107.IN11
inst[1] => Decoder0.IN4
inst[1] => Mux2.IN68
inst[1] => Mux1.IN68
inst[1] => Mux0.IN68
inst[1] => Mux3.IN68
inst[1] => Mux4.IN68
inst[1] => Mux5.IN68
inst[1] => Mux6.IN68
inst[1] => Mux7.IN68
inst[1] => Mux8.IN68
inst[1] => Mux9.IN68
inst[1] => Mux10.IN68
inst[1] => Mux11.IN68
inst[1] => Mux12.IN68
inst[1] => Mux13.IN68
inst[1] => Mux14.IN68
inst[1] => Mux15.IN68
inst[1] => Mux16.IN68
inst[1] => Mux17.IN68
inst[1] => Mux18.IN68
inst[1] => Mux19.IN68
inst[1] => Mux20.IN68
inst[1] => Mux21.IN68
inst[1] => Mux22.IN68
inst[1] => Mux23.IN68
inst[1] => Mux24.IN68
inst[1] => Mux25.IN68
inst[1] => Mux26.IN68
inst[1] => Mux27.IN68
inst[1] => Mux28.IN68
inst[1] => Mux29.IN68
inst[1] => Mux30.IN68
inst[1] => Mux31.IN68
inst[1] => Mux32.IN68
inst[1] => Selector126.IN10
inst[1] => Selector112.IN12
inst[1] => Add8.IN7
inst[1] => Selector112.IN13
inst[1] => LessThan1.IN37
inst[1] => Selector109.IN10
inst[1] => wdata.IN1
inst[1] => LessThan2.IN53
inst[1] => Selector109.IN11
inst[2] => Decoder0.IN3
inst[2] => Mux2.IN67
inst[2] => Mux1.IN67
inst[2] => Mux0.IN67
inst[2] => Mux3.IN67
inst[2] => Mux4.IN67
inst[2] => Mux5.IN67
inst[2] => Mux6.IN67
inst[2] => Mux7.IN67
inst[2] => Mux8.IN67
inst[2] => Mux9.IN67
inst[2] => Mux10.IN67
inst[2] => Mux11.IN67
inst[2] => Mux12.IN67
inst[2] => Mux13.IN67
inst[2] => Mux14.IN67
inst[2] => Mux15.IN67
inst[2] => Mux16.IN67
inst[2] => Mux17.IN67
inst[2] => Mux18.IN67
inst[2] => Mux19.IN67
inst[2] => Mux20.IN67
inst[2] => Mux21.IN67
inst[2] => Mux22.IN67
inst[2] => Mux23.IN67
inst[2] => Mux24.IN67
inst[2] => Mux25.IN67
inst[2] => Mux26.IN67
inst[2] => Mux27.IN67
inst[2] => Mux28.IN67
inst[2] => Mux29.IN67
inst[2] => Mux30.IN67
inst[2] => Mux31.IN67
inst[2] => Mux32.IN67
inst[2] => Selector127.IN11
inst[2] => Selector113.IN12
inst[2] => Add8.IN6
inst[2] => Selector113.IN13
inst[2] => LessThan1.IN36
inst[2] => Selector110.IN10
inst[2] => wdata.IN1
inst[2] => LessThan2.IN52
inst[2] => Selector110.IN11
inst[3] => Decoder0.IN2
inst[3] => Mux2.IN66
inst[3] => Mux1.IN66
inst[3] => Mux0.IN66
inst[3] => Mux3.IN66
inst[3] => Mux4.IN66
inst[3] => Mux5.IN66
inst[3] => Mux6.IN66
inst[3] => Mux7.IN66
inst[3] => Mux8.IN66
inst[3] => Mux9.IN66
inst[3] => Mux10.IN66
inst[3] => Mux11.IN66
inst[3] => Mux12.IN66
inst[3] => Mux13.IN66
inst[3] => Mux14.IN66
inst[3] => Mux15.IN66
inst[3] => Mux16.IN66
inst[3] => Mux17.IN66
inst[3] => Mux18.IN66
inst[3] => Mux19.IN66
inst[3] => Mux20.IN66
inst[3] => Mux21.IN66
inst[3] => Mux22.IN66
inst[3] => Mux23.IN66
inst[3] => Mux24.IN66
inst[3] => Mux25.IN66
inst[3] => Mux26.IN66
inst[3] => Mux27.IN66
inst[3] => Mux28.IN66
inst[3] => Mux29.IN66
inst[3] => Mux30.IN66
inst[3] => Mux31.IN66
inst[3] => Mux32.IN66
inst[3] => Selector128.IN11
inst[3] => Selector114.IN12
inst[3] => Add8.IN5
inst[3] => Selector114.IN13
inst[3] => LessThan1.IN35
inst[3] => Selector112.IN10
inst[3] => wdata.IN1
inst[3] => LessThan2.IN51
inst[3] => Selector112.IN11
inst[4] => Decoder0.IN1
inst[4] => Mux2.IN65
inst[4] => Mux1.IN65
inst[4] => Mux0.IN65
inst[4] => Mux3.IN65
inst[4] => Mux4.IN65
inst[4] => Mux5.IN65
inst[4] => Mux6.IN65
inst[4] => Mux7.IN65
inst[4] => Mux8.IN65
inst[4] => Mux9.IN65
inst[4] => Mux10.IN65
inst[4] => Mux11.IN65
inst[4] => Mux12.IN65
inst[4] => Mux13.IN65
inst[4] => Mux14.IN65
inst[4] => Mux15.IN65
inst[4] => Mux16.IN65
inst[4] => Mux17.IN65
inst[4] => Mux18.IN65
inst[4] => Mux19.IN65
inst[4] => Mux20.IN65
inst[4] => Mux21.IN65
inst[4] => Mux22.IN65
inst[4] => Mux23.IN65
inst[4] => Mux24.IN65
inst[4] => Mux25.IN65
inst[4] => Mux26.IN65
inst[4] => Mux27.IN65
inst[4] => Mux28.IN65
inst[4] => Mux29.IN65
inst[4] => Mux30.IN65
inst[4] => Mux31.IN65
inst[4] => Mux32.IN65
inst[4] => Selector129.IN11
inst[4] => Selector115.IN10
inst[4] => Add8.IN4
inst[4] => Selector115.IN11
inst[4] => LessThan1.IN34
inst[4] => Selector113.IN10
inst[4] => wdata.IN1
inst[4] => LessThan2.IN50
inst[4] => Selector113.IN11
inst[5] => Decoder0.IN0
inst[5] => Mux2.IN64
inst[5] => Mux1.IN64
inst[5] => Mux0.IN64
inst[5] => Mux3.IN64
inst[5] => Mux4.IN64
inst[5] => Mux5.IN64
inst[5] => Mux6.IN64
inst[5] => Mux7.IN64
inst[5] => Mux8.IN64
inst[5] => Mux9.IN64
inst[5] => Mux10.IN64
inst[5] => Mux11.IN64
inst[5] => Mux12.IN64
inst[5] => Mux13.IN64
inst[5] => Mux14.IN64
inst[5] => Mux15.IN64
inst[5] => Mux16.IN64
inst[5] => Mux17.IN64
inst[5] => Mux18.IN64
inst[5] => Mux19.IN64
inst[5] => Mux20.IN64
inst[5] => Mux21.IN64
inst[5] => Mux22.IN64
inst[5] => Mux23.IN64
inst[5] => Mux24.IN64
inst[5] => Mux25.IN64
inst[5] => Mux26.IN64
inst[5] => Mux27.IN64
inst[5] => Mux28.IN64
inst[5] => Mux29.IN64
inst[5] => Mux30.IN64
inst[5] => Mux31.IN64
inst[5] => Mux32.IN64
inst[5] => Selector130.IN11
inst[5] => Selector116.IN10
inst[5] => Add8.IN3
inst[5] => Selector116.IN11
inst[5] => LessThan1.IN33
inst[5] => Selector114.IN10
inst[5] => wdata.IN1
inst[5] => LessThan2.IN49
inst[5] => Selector114.IN11
inst[6] => Selector131.IN13
inst[6] => ShiftLeft0.IN37
inst[6] => ShiftRight0.IN37
inst[6] => ShiftRight1.IN37
inst[6] => Selector117.IN12
inst[6] => Add8.IN32
inst[6] => Selector117.IN13
inst[6] => LessThan1.IN64
inst[6] => Selector115.IN12
inst[6] => wdata.IN1
inst[6] => LessThan2.IN64
inst[6] => Selector115.IN13
inst[7] => Selector132.IN13
inst[7] => ShiftLeft0.IN36
inst[7] => ShiftRight0.IN36
inst[7] => ShiftRight1.IN36
inst[7] => Selector118.IN12
inst[7] => Add8.IN31
inst[7] => Selector118.IN13
inst[7] => LessThan1.IN63
inst[7] => Selector116.IN12
inst[7] => wdata.IN1
inst[7] => LessThan2.IN63
inst[7] => Selector116.IN13
inst[8] => Selector133.IN13
inst[8] => ShiftLeft0.IN35
inst[8] => ShiftRight0.IN35
inst[8] => ShiftRight1.IN35
inst[8] => Selector119.IN12
inst[8] => Add8.IN30
inst[8] => Selector119.IN13
inst[8] => LessThan1.IN62
inst[8] => Selector117.IN10
inst[8] => wdata.IN1
inst[8] => LessThan2.IN62
inst[8] => Selector117.IN11
inst[9] => Selector134.IN13
inst[9] => ShiftLeft0.IN34
inst[9] => ShiftRight0.IN34
inst[9] => ShiftRight1.IN34
inst[9] => Selector120.IN12
inst[9] => Add8.IN29
inst[9] => Selector120.IN13
inst[9] => LessThan1.IN61
inst[9] => Selector118.IN10
inst[9] => wdata.IN1
inst[9] => LessThan2.IN61
inst[9] => Selector118.IN11
inst[10] => Selector135.IN13
inst[10] => ShiftLeft0.IN33
inst[10] => ShiftRight0.IN33
inst[10] => ShiftRight1.IN33
inst[10] => Selector121.IN12
inst[10] => Add8.IN28
inst[10] => Selector121.IN13
inst[10] => LessThan1.IN60
inst[10] => Selector119.IN10
inst[10] => wdata.IN1
inst[10] => LessThan2.IN60
inst[10] => Selector119.IN11
inst[11] => Selector136.IN13
inst[11] => Selector67.IN7
inst[11] => Selector122.IN12
inst[11] => Add8.IN27
inst[11] => Selector122.IN13
inst[11] => LessThan1.IN59
inst[11] => Selector120.IN10
inst[11] => wdata.IN1
inst[11] => LessThan2.IN59
inst[11] => Selector120.IN11
inst[12] => Selector137.IN12
inst[12] => Selector68.IN7
inst[12] => Selector123.IN12
inst[12] => Add8.IN26
inst[12] => Selector123.IN13
inst[12] => LessThan1.IN58
inst[12] => Selector121.IN10
inst[12] => wdata.IN1
inst[12] => LessThan2.IN58
inst[12] => Selector121.IN11
inst[13] => Selector138.IN12
inst[13] => Selector69.IN7
inst[13] => Selector124.IN12
inst[13] => Add8.IN25
inst[13] => Selector124.IN13
inst[13] => LessThan1.IN57
inst[13] => Selector122.IN10
inst[13] => wdata.IN1
inst[13] => LessThan2.IN57
inst[13] => Selector122.IN11
inst[14] => Selector139.IN12
inst[14] => Selector70.IN7
inst[14] => Selector125.IN12
inst[14] => Add8.IN24
inst[14] => Selector125.IN13
inst[14] => LessThan1.IN56
inst[14] => Selector123.IN10
inst[14] => wdata.IN1
inst[14] => LessThan2.IN56
inst[14] => Selector123.IN11
inst[15] => Selector140.IN10
inst[15] => Selector71.IN7
inst[15] => Selector126.IN11
inst[15] => Add8.IN9
inst[15] => Selector140.IN11
inst[15] => Add8.IN10
inst[15] => Selector139.IN10
inst[15] => Add8.IN11
inst[15] => Selector138.IN10
inst[15] => Add8.IN12
inst[15] => Selector137.IN10
inst[15] => Add8.IN13
inst[15] => Selector136.IN11
inst[15] => Add8.IN14
inst[15] => Selector135.IN11
inst[15] => Add8.IN15
inst[15] => Selector134.IN11
inst[15] => Add8.IN16
inst[15] => Selector133.IN11
inst[15] => Add8.IN17
inst[15] => Selector132.IN11
inst[15] => Add8.IN18
inst[15] => Selector131.IN11
inst[15] => Add8.IN19
inst[15] => Selector130.IN12
inst[15] => Add8.IN20
inst[15] => Selector129.IN12
inst[15] => Add8.IN21
inst[15] => Selector128.IN12
inst[15] => Add8.IN22
inst[15] => Selector127.IN12
inst[15] => Add8.IN23
inst[15] => Selector126.IN12
inst[15] => LessThan1.IN39
inst[15] => Selector140.IN12
inst[15] => LessThan1.IN40
inst[15] => Selector139.IN11
inst[15] => LessThan1.IN41
inst[15] => Selector138.IN11
inst[15] => LessThan1.IN42
inst[15] => Selector137.IN11
inst[15] => LessThan1.IN43
inst[15] => Selector136.IN12
inst[15] => LessThan1.IN44
inst[15] => Selector135.IN12
inst[15] => LessThan1.IN45
inst[15] => Selector134.IN12
inst[15] => LessThan1.IN46
inst[15] => Selector133.IN12
inst[15] => LessThan1.IN47
inst[15] => Selector132.IN12
inst[15] => LessThan1.IN48
inst[15] => Selector131.IN12
inst[15] => LessThan1.IN49
inst[15] => Selector130.IN13
inst[15] => LessThan1.IN50
inst[15] => Selector129.IN13
inst[15] => LessThan1.IN51
inst[15] => Selector128.IN13
inst[15] => LessThan1.IN52
inst[15] => Selector127.IN13
inst[15] => LessThan1.IN53
inst[15] => Selector126.IN13
inst[15] => LessThan1.IN54
inst[15] => Selector125.IN11
inst[15] => LessThan1.IN55
inst[15] => Selector124.IN10
inst[15] => wdata.IN1
inst[15] => LessThan2.IN55
inst[15] => Selector124.IN11
inst[16] => Selector67.IN6
inst[16] => Selector127.IN10
inst[16] => reg2_addr[0]$latch.DATAIN
inst[17] => Selector68.IN6
inst[17] => Selector128.IN10
inst[17] => reg2_addr[1]$latch.DATAIN
inst[18] => Selector69.IN6
inst[18] => Selector129.IN10
inst[18] => reg2_addr[2]$latch.DATAIN
inst[19] => Selector70.IN6
inst[19] => Selector130.IN10
inst[19] => reg2_addr[3]$latch.DATAIN
inst[20] => Selector71.IN6
inst[20] => Selector131.IN10
inst[20] => reg2_addr[4]$latch.DATAIN
inst[21] => Selector132.IN10
inst[21] => reg1_addr[0]$latch.DATAIN
inst[22] => Selector133.IN10
inst[22] => reg1_addr[1]$latch.DATAIN
inst[23] => Selector134.IN10
inst[23] => reg1_addr[2]$latch.DATAIN
inst[24] => Selector135.IN10
inst[24] => reg1_addr[3]$latch.DATAIN
inst[25] => Selector136.IN10
inst[25] => reg1_addr[4]$latch.DATAIN
inst[26] => Decoder1.IN5
inst[27] => Decoder1.IN4
inst[28] => Decoder1.IN3
inst[29] => Decoder1.IN2
inst[30] => Decoder1.IN1
inst[31] => Decoder1.IN0
PC[0] => Add7.IN64
PC[0] => Add8.IN64
PC[0] => Selector5.IN23
PC[1] => Add7.IN63
PC[1] => Add8.IN63
PC[1] => Selector1.IN21
PC[2] => Selector0.IN21
PC[2] => Add0.IN60
PC[3] => Add0.IN59
PC[3] => Add1.IN58
PC[4] => Add0.IN58
PC[4] => Add1.IN57
PC[5] => Add0.IN57
PC[5] => Add1.IN56
PC[6] => Add0.IN56
PC[6] => Add1.IN55
PC[7] => Add0.IN55
PC[7] => Add1.IN54
PC[8] => Add0.IN54
PC[8] => Add1.IN53
PC[9] => Add0.IN53
PC[9] => Add1.IN52
PC[10] => Add0.IN52
PC[10] => Add1.IN51
PC[11] => Add0.IN51
PC[11] => Add1.IN50
PC[12] => Add0.IN50
PC[12] => Add1.IN49
PC[13] => Add0.IN49
PC[13] => Add1.IN48
PC[14] => Add0.IN48
PC[14] => Add1.IN47
PC[15] => Add0.IN47
PC[15] => Add1.IN46
PC[16] => Add0.IN46
PC[16] => Add1.IN45
PC[17] => Add0.IN45
PC[17] => Add1.IN44
PC[18] => Add0.IN44
PC[18] => Add1.IN43
PC[19] => Add0.IN43
PC[19] => Add1.IN42
PC[20] => Add0.IN42
PC[20] => Add1.IN41
PC[21] => Add0.IN41
PC[21] => Add1.IN40
PC[22] => Add0.IN40
PC[22] => Add1.IN39
PC[23] => Add0.IN39
PC[23] => Add1.IN38
PC[24] => Add0.IN38
PC[24] => Add1.IN37
PC[25] => Add0.IN37
PC[25] => Add1.IN36
PC[26] => Add0.IN36
PC[26] => Add1.IN35
PC[27] => Add0.IN35
PC[27] => Add1.IN34
PC[28] => Add0.IN34
PC[28] => Add1.IN33
PC[29] => Add0.IN33
PC[29] => Add1.IN32
PC[30] => Add0.IN32
PC[30] => Add1.IN31
PC[31] => Add0.IN31
PC[31] => Add1.IN30
reg1_data[0] => Add3.IN32
reg1_data[0] => Add4.IN32
reg1_data[0] => wdata.IN0
reg1_data[0] => wdata.IN0
reg1_data[0] => wdata.IN0
reg1_data[0] => LessThan0.IN32
reg1_data[0] => ShiftLeft1.IN32
reg1_data[0] => ShiftRight2.IN32
reg1_data[0] => ShiftRight3.IN31
reg1_data[0] => reg1_o[0].DATAB
reg1_data[1] => Add3.IN31
reg1_data[1] => Add4.IN31
reg1_data[1] => wdata.IN0
reg1_data[1] => wdata.IN0
reg1_data[1] => wdata.IN0
reg1_data[1] => LessThan0.IN31
reg1_data[1] => ShiftLeft1.IN31
reg1_data[1] => ShiftRight2.IN31
reg1_data[1] => ShiftRight3.IN30
reg1_data[1] => reg1_o[1].DATAB
reg1_data[2] => Add3.IN30
reg1_data[2] => Add4.IN30
reg1_data[2] => wdata.IN0
reg1_data[2] => wdata.IN0
reg1_data[2] => wdata.IN0
reg1_data[2] => LessThan0.IN30
reg1_data[2] => ShiftLeft1.IN30
reg1_data[2] => ShiftRight2.IN30
reg1_data[2] => ShiftRight3.IN29
reg1_data[2] => reg1_o[2].DATAB
reg1_data[3] => Add3.IN29
reg1_data[3] => Add4.IN29
reg1_data[3] => wdata.IN0
reg1_data[3] => wdata.IN0
reg1_data[3] => wdata.IN0
reg1_data[3] => LessThan0.IN29
reg1_data[3] => ShiftLeft1.IN29
reg1_data[3] => ShiftRight2.IN29
reg1_data[3] => ShiftRight3.IN28
reg1_data[3] => reg1_o[3].DATAB
reg1_data[4] => Add3.IN28
reg1_data[4] => Add4.IN28
reg1_data[4] => wdata.IN0
reg1_data[4] => wdata.IN0
reg1_data[4] => wdata.IN0
reg1_data[4] => LessThan0.IN28
reg1_data[4] => ShiftLeft1.IN28
reg1_data[4] => ShiftRight2.IN28
reg1_data[4] => ShiftRight3.IN27
reg1_data[4] => reg1_o[4].DATAB
reg1_data[5] => Add3.IN27
reg1_data[5] => Add4.IN27
reg1_data[5] => wdata.IN0
reg1_data[5] => wdata.IN0
reg1_data[5] => wdata.IN0
reg1_data[5] => LessThan0.IN27
reg1_data[5] => ShiftLeft1.IN27
reg1_data[5] => ShiftRight2.IN27
reg1_data[5] => ShiftRight3.IN26
reg1_data[5] => reg1_o[5].DATAB
reg1_data[6] => Add3.IN26
reg1_data[6] => Add4.IN26
reg1_data[6] => wdata.IN0
reg1_data[6] => wdata.IN0
reg1_data[6] => wdata.IN0
reg1_data[6] => LessThan0.IN26
reg1_data[6] => ShiftLeft1.IN26
reg1_data[6] => ShiftRight2.IN26
reg1_data[6] => ShiftRight3.IN25
reg1_data[6] => reg1_o[6].DATAB
reg1_data[7] => Add3.IN25
reg1_data[7] => Add4.IN25
reg1_data[7] => wdata.IN0
reg1_data[7] => wdata.IN0
reg1_data[7] => wdata.IN0
reg1_data[7] => LessThan0.IN25
reg1_data[7] => ShiftLeft1.IN25
reg1_data[7] => ShiftRight2.IN25
reg1_data[7] => ShiftRight3.IN24
reg1_data[7] => reg1_o[7].DATAB
reg1_data[8] => Add3.IN24
reg1_data[8] => Add4.IN24
reg1_data[8] => wdata.IN0
reg1_data[8] => wdata.IN0
reg1_data[8] => wdata.IN0
reg1_data[8] => LessThan0.IN24
reg1_data[8] => ShiftLeft1.IN24
reg1_data[8] => ShiftRight2.IN24
reg1_data[8] => ShiftRight3.IN23
reg1_data[8] => reg1_o[8].DATAB
reg1_data[9] => Add3.IN23
reg1_data[9] => Add4.IN23
reg1_data[9] => wdata.IN0
reg1_data[9] => wdata.IN0
reg1_data[9] => wdata.IN0
reg1_data[9] => LessThan0.IN23
reg1_data[9] => ShiftLeft1.IN23
reg1_data[9] => ShiftRight2.IN23
reg1_data[9] => ShiftRight3.IN22
reg1_data[9] => reg1_o[9].DATAB
reg1_data[10] => Add3.IN22
reg1_data[10] => Add4.IN22
reg1_data[10] => wdata.IN0
reg1_data[10] => wdata.IN0
reg1_data[10] => wdata.IN0
reg1_data[10] => LessThan0.IN22
reg1_data[10] => ShiftLeft1.IN22
reg1_data[10] => ShiftRight2.IN22
reg1_data[10] => ShiftRight3.IN21
reg1_data[10] => reg1_o[10].DATAB
reg1_data[11] => Add3.IN21
reg1_data[11] => Add4.IN21
reg1_data[11] => wdata.IN0
reg1_data[11] => wdata.IN0
reg1_data[11] => wdata.IN0
reg1_data[11] => LessThan0.IN21
reg1_data[11] => ShiftLeft1.IN21
reg1_data[11] => ShiftRight2.IN21
reg1_data[11] => ShiftRight3.IN20
reg1_data[11] => reg1_o[11].DATAB
reg1_data[12] => Add3.IN20
reg1_data[12] => Add4.IN20
reg1_data[12] => wdata.IN0
reg1_data[12] => wdata.IN0
reg1_data[12] => wdata.IN0
reg1_data[12] => LessThan0.IN20
reg1_data[12] => ShiftLeft1.IN20
reg1_data[12] => ShiftRight2.IN20
reg1_data[12] => ShiftRight3.IN19
reg1_data[12] => reg1_o[12].DATAB
reg1_data[13] => Add3.IN19
reg1_data[13] => Add4.IN19
reg1_data[13] => wdata.IN0
reg1_data[13] => wdata.IN0
reg1_data[13] => wdata.IN0
reg1_data[13] => LessThan0.IN19
reg1_data[13] => ShiftLeft1.IN19
reg1_data[13] => ShiftRight2.IN19
reg1_data[13] => ShiftRight3.IN18
reg1_data[13] => reg1_o[13].DATAB
reg1_data[14] => Add3.IN18
reg1_data[14] => Add4.IN18
reg1_data[14] => wdata.IN0
reg1_data[14] => wdata.IN0
reg1_data[14] => wdata.IN0
reg1_data[14] => LessThan0.IN18
reg1_data[14] => ShiftLeft1.IN18
reg1_data[14] => ShiftRight2.IN18
reg1_data[14] => ShiftRight3.IN17
reg1_data[14] => reg1_o[14].DATAB
reg1_data[15] => Add3.IN17
reg1_data[15] => Add4.IN17
reg1_data[15] => wdata.IN0
reg1_data[15] => wdata.IN0
reg1_data[15] => wdata.IN0
reg1_data[15] => LessThan0.IN17
reg1_data[15] => ShiftLeft1.IN17
reg1_data[15] => ShiftRight2.IN17
reg1_data[15] => ShiftRight3.IN16
reg1_data[15] => reg1_o[15].DATAB
reg1_data[16] => Add3.IN16
reg1_data[16] => Add4.IN16
reg1_data[16] => wdata.IN0
reg1_data[16] => wdata.IN0
reg1_data[16] => wdata.IN0
reg1_data[16] => LessThan0.IN16
reg1_data[16] => ShiftLeft1.IN16
reg1_data[16] => ShiftRight2.IN16
reg1_data[16] => ShiftRight3.IN15
reg1_data[16] => reg1_o[16].DATAB
reg1_data[17] => Add3.IN15
reg1_data[17] => Add4.IN15
reg1_data[17] => wdata.IN0
reg1_data[17] => wdata.IN0
reg1_data[17] => wdata.IN0
reg1_data[17] => LessThan0.IN15
reg1_data[17] => ShiftLeft1.IN15
reg1_data[17] => ShiftRight2.IN15
reg1_data[17] => ShiftRight3.IN14
reg1_data[17] => reg1_o[17].DATAB
reg1_data[18] => Add3.IN14
reg1_data[18] => Add4.IN14
reg1_data[18] => wdata.IN0
reg1_data[18] => wdata.IN0
reg1_data[18] => wdata.IN0
reg1_data[18] => LessThan0.IN14
reg1_data[18] => ShiftLeft1.IN14
reg1_data[18] => ShiftRight2.IN14
reg1_data[18] => ShiftRight3.IN13
reg1_data[18] => reg1_o[18].DATAB
reg1_data[19] => Add3.IN13
reg1_data[19] => Add4.IN13
reg1_data[19] => wdata.IN0
reg1_data[19] => wdata.IN0
reg1_data[19] => wdata.IN0
reg1_data[19] => LessThan0.IN13
reg1_data[19] => ShiftLeft1.IN13
reg1_data[19] => ShiftRight2.IN13
reg1_data[19] => ShiftRight3.IN12
reg1_data[19] => reg1_o[19].DATAB
reg1_data[20] => Add3.IN12
reg1_data[20] => Add4.IN12
reg1_data[20] => wdata.IN0
reg1_data[20] => wdata.IN0
reg1_data[20] => wdata.IN0
reg1_data[20] => LessThan0.IN12
reg1_data[20] => ShiftLeft1.IN12
reg1_data[20] => ShiftRight2.IN12
reg1_data[20] => ShiftRight3.IN11
reg1_data[20] => reg1_o[20].DATAB
reg1_data[21] => Add3.IN11
reg1_data[21] => Add4.IN11
reg1_data[21] => wdata.IN0
reg1_data[21] => wdata.IN0
reg1_data[21] => wdata.IN0
reg1_data[21] => LessThan0.IN11
reg1_data[21] => ShiftLeft1.IN11
reg1_data[21] => ShiftRight2.IN11
reg1_data[21] => ShiftRight3.IN10
reg1_data[21] => reg1_o[21].DATAB
reg1_data[22] => Add3.IN10
reg1_data[22] => Add4.IN10
reg1_data[22] => wdata.IN0
reg1_data[22] => wdata.IN0
reg1_data[22] => wdata.IN0
reg1_data[22] => LessThan0.IN10
reg1_data[22] => ShiftLeft1.IN10
reg1_data[22] => ShiftRight2.IN10
reg1_data[22] => ShiftRight3.IN9
reg1_data[22] => reg1_o[22].DATAB
reg1_data[23] => Add3.IN9
reg1_data[23] => Add4.IN9
reg1_data[23] => wdata.IN0
reg1_data[23] => wdata.IN0
reg1_data[23] => wdata.IN0
reg1_data[23] => LessThan0.IN9
reg1_data[23] => ShiftLeft1.IN9
reg1_data[23] => ShiftRight2.IN9
reg1_data[23] => ShiftRight3.IN8
reg1_data[23] => reg1_o[23].DATAB
reg1_data[24] => Add3.IN8
reg1_data[24] => Add4.IN8
reg1_data[24] => wdata.IN0
reg1_data[24] => wdata.IN0
reg1_data[24] => wdata.IN0
reg1_data[24] => LessThan0.IN8
reg1_data[24] => ShiftLeft1.IN8
reg1_data[24] => ShiftRight2.IN8
reg1_data[24] => ShiftRight3.IN7
reg1_data[24] => reg1_o[24].DATAB
reg1_data[25] => Add3.IN7
reg1_data[25] => Add4.IN7
reg1_data[25] => wdata.IN0
reg1_data[25] => wdata.IN0
reg1_data[25] => wdata.IN0
reg1_data[25] => LessThan0.IN7
reg1_data[25] => ShiftLeft1.IN7
reg1_data[25] => ShiftRight2.IN7
reg1_data[25] => ShiftRight3.IN6
reg1_data[25] => reg1_o[25].DATAB
reg1_data[26] => Add3.IN6
reg1_data[26] => Add4.IN6
reg1_data[26] => wdata.IN0
reg1_data[26] => wdata.IN0
reg1_data[26] => wdata.IN0
reg1_data[26] => LessThan0.IN6
reg1_data[26] => ShiftLeft1.IN6
reg1_data[26] => ShiftRight2.IN6
reg1_data[26] => ShiftRight3.IN5
reg1_data[26] => reg1_o[26].DATAB
reg1_data[27] => Add3.IN5
reg1_data[27] => Add4.IN5
reg1_data[27] => wdata.IN0
reg1_data[27] => wdata.IN0
reg1_data[27] => wdata.IN0
reg1_data[27] => LessThan0.IN5
reg1_data[27] => ShiftLeft1.IN5
reg1_data[27] => ShiftRight2.IN5
reg1_data[27] => ShiftRight3.IN4
reg1_data[27] => reg1_o[27].DATAB
reg1_data[28] => Add3.IN4
reg1_data[28] => Add4.IN4
reg1_data[28] => wdata.IN0
reg1_data[28] => wdata.IN0
reg1_data[28] => wdata.IN0
reg1_data[28] => LessThan0.IN4
reg1_data[28] => ShiftLeft1.IN4
reg1_data[28] => ShiftRight2.IN4
reg1_data[28] => ShiftRight3.IN3
reg1_data[28] => reg1_o[28].DATAB
reg1_data[29] => Add3.IN3
reg1_data[29] => Add4.IN3
reg1_data[29] => wdata.IN0
reg1_data[29] => wdata.IN0
reg1_data[29] => wdata.IN0
reg1_data[29] => LessThan0.IN3
reg1_data[29] => ShiftLeft1.IN3
reg1_data[29] => ShiftRight2.IN3
reg1_data[29] => ShiftRight3.IN2
reg1_data[29] => reg1_o[29].DATAB
reg1_data[30] => Add3.IN2
reg1_data[30] => Add4.IN2
reg1_data[30] => wdata.IN0
reg1_data[30] => wdata.IN0
reg1_data[30] => wdata.IN0
reg1_data[30] => LessThan0.IN2
reg1_data[30] => ShiftLeft1.IN2
reg1_data[30] => ShiftRight2.IN2
reg1_data[30] => ShiftRight3.IN1
reg1_data[30] => reg1_o[30].DATAB
reg1_data[31] => Add3.IN1
reg1_data[31] => Add4.IN1
reg1_data[31] => wdata.IN0
reg1_data[31] => wdata.IN0
reg1_data[31] => wdata.IN0
reg1_data[31] => LessThan0.IN1
reg1_data[31] => ShiftLeft1.IN1
reg1_data[31] => ShiftRight2.IN1
reg1_data[31] => ShiftRight3.IN0
reg1_data[31] => reg1_o[31].DATAB
reg2_data[0] => Add3.IN64
reg2_data[0] => wdata.IN1
reg2_data[0] => wdata.IN1
reg2_data[0] => wdata.IN1
reg2_data[0] => LessThan0.IN64
reg2_data[0] => ShiftLeft0.IN32
reg2_data[0] => ShiftRight0.IN32
reg2_data[0] => ShiftRight1.IN32
reg2_data[0] => ShiftLeft1.IN64
reg2_data[0] => ShiftRight2.IN64
reg2_data[0] => ShiftRight3.IN64
reg2_data[0] => reg2_o[0].DATAB
reg2_data[0] => Add2.IN64
reg2_data[1] => Add3.IN63
reg2_data[1] => wdata.IN1
reg2_data[1] => wdata.IN1
reg2_data[1] => wdata.IN1
reg2_data[1] => LessThan0.IN63
reg2_data[1] => ShiftLeft0.IN31
reg2_data[1] => ShiftRight0.IN31
reg2_data[1] => ShiftRight1.IN31
reg2_data[1] => ShiftLeft1.IN63
reg2_data[1] => ShiftRight2.IN63
reg2_data[1] => ShiftRight3.IN63
reg2_data[1] => reg2_o[1].DATAB
reg2_data[1] => Add2.IN63
reg2_data[2] => Add3.IN62
reg2_data[2] => wdata.IN1
reg2_data[2] => wdata.IN1
reg2_data[2] => wdata.IN1
reg2_data[2] => LessThan0.IN62
reg2_data[2] => ShiftLeft0.IN30
reg2_data[2] => ShiftRight0.IN30
reg2_data[2] => ShiftRight1.IN30
reg2_data[2] => ShiftLeft1.IN62
reg2_data[2] => ShiftRight2.IN62
reg2_data[2] => ShiftRight3.IN62
reg2_data[2] => reg2_o[2].DATAB
reg2_data[2] => Add2.IN62
reg2_data[3] => Add3.IN61
reg2_data[3] => wdata.IN1
reg2_data[3] => wdata.IN1
reg2_data[3] => wdata.IN1
reg2_data[3] => LessThan0.IN61
reg2_data[3] => ShiftLeft0.IN29
reg2_data[3] => ShiftRight0.IN29
reg2_data[3] => ShiftRight1.IN29
reg2_data[3] => ShiftLeft1.IN61
reg2_data[3] => ShiftRight2.IN61
reg2_data[3] => ShiftRight3.IN61
reg2_data[3] => reg2_o[3].DATAB
reg2_data[3] => Add2.IN61
reg2_data[4] => Add3.IN60
reg2_data[4] => wdata.IN1
reg2_data[4] => wdata.IN1
reg2_data[4] => wdata.IN1
reg2_data[4] => LessThan0.IN60
reg2_data[4] => ShiftLeft0.IN28
reg2_data[4] => ShiftRight0.IN28
reg2_data[4] => ShiftRight1.IN28
reg2_data[4] => ShiftLeft1.IN60
reg2_data[4] => ShiftRight2.IN60
reg2_data[4] => ShiftRight3.IN60
reg2_data[4] => reg2_o[4].DATAB
reg2_data[4] => Add2.IN60
reg2_data[5] => Add3.IN59
reg2_data[5] => wdata.IN1
reg2_data[5] => wdata.IN1
reg2_data[5] => wdata.IN1
reg2_data[5] => LessThan0.IN59
reg2_data[5] => ShiftLeft0.IN27
reg2_data[5] => ShiftRight0.IN27
reg2_data[5] => ShiftRight1.IN27
reg2_data[5] => ShiftLeft1.IN59
reg2_data[5] => ShiftRight2.IN59
reg2_data[5] => ShiftRight3.IN59
reg2_data[5] => reg2_o[5].DATAB
reg2_data[5] => Add2.IN59
reg2_data[6] => Add3.IN58
reg2_data[6] => wdata.IN1
reg2_data[6] => wdata.IN1
reg2_data[6] => wdata.IN1
reg2_data[6] => LessThan0.IN58
reg2_data[6] => ShiftLeft0.IN26
reg2_data[6] => ShiftRight0.IN26
reg2_data[6] => ShiftRight1.IN26
reg2_data[6] => ShiftLeft1.IN58
reg2_data[6] => ShiftRight2.IN58
reg2_data[6] => ShiftRight3.IN58
reg2_data[6] => reg2_o[6].DATAB
reg2_data[6] => Add2.IN58
reg2_data[7] => Add3.IN57
reg2_data[7] => wdata.IN1
reg2_data[7] => wdata.IN1
reg2_data[7] => wdata.IN1
reg2_data[7] => LessThan0.IN57
reg2_data[7] => ShiftLeft0.IN25
reg2_data[7] => ShiftRight0.IN25
reg2_data[7] => ShiftRight1.IN25
reg2_data[7] => ShiftLeft1.IN57
reg2_data[7] => ShiftRight2.IN57
reg2_data[7] => ShiftRight3.IN57
reg2_data[7] => reg2_o[7].DATAB
reg2_data[7] => Add2.IN57
reg2_data[8] => Add3.IN56
reg2_data[8] => wdata.IN1
reg2_data[8] => wdata.IN1
reg2_data[8] => wdata.IN1
reg2_data[8] => LessThan0.IN56
reg2_data[8] => ShiftLeft0.IN24
reg2_data[8] => ShiftRight0.IN24
reg2_data[8] => ShiftRight1.IN24
reg2_data[8] => ShiftLeft1.IN56
reg2_data[8] => ShiftRight2.IN56
reg2_data[8] => ShiftRight3.IN56
reg2_data[8] => reg2_o[8].DATAB
reg2_data[8] => Add2.IN56
reg2_data[9] => Add3.IN55
reg2_data[9] => wdata.IN1
reg2_data[9] => wdata.IN1
reg2_data[9] => wdata.IN1
reg2_data[9] => LessThan0.IN55
reg2_data[9] => ShiftLeft0.IN23
reg2_data[9] => ShiftRight0.IN23
reg2_data[9] => ShiftRight1.IN23
reg2_data[9] => ShiftLeft1.IN55
reg2_data[9] => ShiftRight2.IN55
reg2_data[9] => ShiftRight3.IN55
reg2_data[9] => reg2_o[9].DATAB
reg2_data[9] => Add2.IN55
reg2_data[10] => Add3.IN54
reg2_data[10] => wdata.IN1
reg2_data[10] => wdata.IN1
reg2_data[10] => wdata.IN1
reg2_data[10] => LessThan0.IN54
reg2_data[10] => ShiftLeft0.IN22
reg2_data[10] => ShiftRight0.IN22
reg2_data[10] => ShiftRight1.IN22
reg2_data[10] => ShiftLeft1.IN54
reg2_data[10] => ShiftRight2.IN54
reg2_data[10] => ShiftRight3.IN54
reg2_data[10] => reg2_o[10].DATAB
reg2_data[10] => Add2.IN54
reg2_data[11] => Add3.IN53
reg2_data[11] => wdata.IN1
reg2_data[11] => wdata.IN1
reg2_data[11] => wdata.IN1
reg2_data[11] => LessThan0.IN53
reg2_data[11] => ShiftLeft0.IN21
reg2_data[11] => ShiftRight0.IN21
reg2_data[11] => ShiftRight1.IN21
reg2_data[11] => ShiftLeft1.IN53
reg2_data[11] => ShiftRight2.IN53
reg2_data[11] => ShiftRight3.IN53
reg2_data[11] => reg2_o[11].DATAB
reg2_data[11] => Add2.IN53
reg2_data[12] => Add3.IN52
reg2_data[12] => wdata.IN1
reg2_data[12] => wdata.IN1
reg2_data[12] => wdata.IN1
reg2_data[12] => LessThan0.IN52
reg2_data[12] => ShiftLeft0.IN20
reg2_data[12] => ShiftRight0.IN20
reg2_data[12] => ShiftRight1.IN20
reg2_data[12] => ShiftLeft1.IN52
reg2_data[12] => ShiftRight2.IN52
reg2_data[12] => ShiftRight3.IN52
reg2_data[12] => reg2_o[12].DATAB
reg2_data[12] => Add2.IN52
reg2_data[13] => Add3.IN51
reg2_data[13] => wdata.IN1
reg2_data[13] => wdata.IN1
reg2_data[13] => wdata.IN1
reg2_data[13] => LessThan0.IN51
reg2_data[13] => ShiftLeft0.IN19
reg2_data[13] => ShiftRight0.IN19
reg2_data[13] => ShiftRight1.IN19
reg2_data[13] => ShiftLeft1.IN51
reg2_data[13] => ShiftRight2.IN51
reg2_data[13] => ShiftRight3.IN51
reg2_data[13] => reg2_o[13].DATAB
reg2_data[13] => Add2.IN51
reg2_data[14] => Add3.IN50
reg2_data[14] => wdata.IN1
reg2_data[14] => wdata.IN1
reg2_data[14] => wdata.IN1
reg2_data[14] => LessThan0.IN50
reg2_data[14] => ShiftLeft0.IN18
reg2_data[14] => ShiftRight0.IN18
reg2_data[14] => ShiftRight1.IN18
reg2_data[14] => ShiftLeft1.IN50
reg2_data[14] => ShiftRight2.IN50
reg2_data[14] => ShiftRight3.IN50
reg2_data[14] => reg2_o[14].DATAB
reg2_data[14] => Add2.IN50
reg2_data[15] => Add3.IN49
reg2_data[15] => wdata.IN1
reg2_data[15] => wdata.IN1
reg2_data[15] => wdata.IN1
reg2_data[15] => LessThan0.IN49
reg2_data[15] => ShiftLeft0.IN17
reg2_data[15] => ShiftRight0.IN17
reg2_data[15] => ShiftRight1.IN17
reg2_data[15] => ShiftLeft1.IN49
reg2_data[15] => ShiftRight2.IN49
reg2_data[15] => ShiftRight3.IN49
reg2_data[15] => reg2_o[15].DATAB
reg2_data[15] => Add2.IN49
reg2_data[16] => Add3.IN48
reg2_data[16] => wdata.IN1
reg2_data[16] => wdata.IN1
reg2_data[16] => wdata.IN1
reg2_data[16] => LessThan0.IN48
reg2_data[16] => ShiftLeft0.IN16
reg2_data[16] => ShiftRight0.IN16
reg2_data[16] => ShiftRight1.IN16
reg2_data[16] => ShiftLeft1.IN48
reg2_data[16] => ShiftRight2.IN48
reg2_data[16] => ShiftRight3.IN48
reg2_data[16] => reg2_o[16].DATAB
reg2_data[16] => Add2.IN48
reg2_data[17] => Add3.IN47
reg2_data[17] => wdata.IN1
reg2_data[17] => wdata.IN1
reg2_data[17] => wdata.IN1
reg2_data[17] => LessThan0.IN47
reg2_data[17] => ShiftLeft0.IN15
reg2_data[17] => ShiftRight0.IN15
reg2_data[17] => ShiftRight1.IN15
reg2_data[17] => ShiftLeft1.IN47
reg2_data[17] => ShiftRight2.IN47
reg2_data[17] => ShiftRight3.IN47
reg2_data[17] => reg2_o[17].DATAB
reg2_data[17] => Add2.IN47
reg2_data[18] => Add3.IN46
reg2_data[18] => wdata.IN1
reg2_data[18] => wdata.IN1
reg2_data[18] => wdata.IN1
reg2_data[18] => LessThan0.IN46
reg2_data[18] => ShiftLeft0.IN14
reg2_data[18] => ShiftRight0.IN14
reg2_data[18] => ShiftRight1.IN14
reg2_data[18] => ShiftLeft1.IN46
reg2_data[18] => ShiftRight2.IN46
reg2_data[18] => ShiftRight3.IN46
reg2_data[18] => reg2_o[18].DATAB
reg2_data[18] => Add2.IN46
reg2_data[19] => Add3.IN45
reg2_data[19] => wdata.IN1
reg2_data[19] => wdata.IN1
reg2_data[19] => wdata.IN1
reg2_data[19] => LessThan0.IN45
reg2_data[19] => ShiftLeft0.IN13
reg2_data[19] => ShiftRight0.IN13
reg2_data[19] => ShiftRight1.IN13
reg2_data[19] => ShiftLeft1.IN45
reg2_data[19] => ShiftRight2.IN45
reg2_data[19] => ShiftRight3.IN45
reg2_data[19] => reg2_o[19].DATAB
reg2_data[19] => Add2.IN45
reg2_data[20] => Add3.IN44
reg2_data[20] => wdata.IN1
reg2_data[20] => wdata.IN1
reg2_data[20] => wdata.IN1
reg2_data[20] => LessThan0.IN44
reg2_data[20] => ShiftLeft0.IN12
reg2_data[20] => ShiftRight0.IN12
reg2_data[20] => ShiftRight1.IN12
reg2_data[20] => ShiftLeft1.IN44
reg2_data[20] => ShiftRight2.IN44
reg2_data[20] => ShiftRight3.IN44
reg2_data[20] => reg2_o[20].DATAB
reg2_data[20] => Add2.IN44
reg2_data[21] => Add3.IN43
reg2_data[21] => wdata.IN1
reg2_data[21] => wdata.IN1
reg2_data[21] => wdata.IN1
reg2_data[21] => LessThan0.IN43
reg2_data[21] => ShiftLeft0.IN11
reg2_data[21] => ShiftRight0.IN11
reg2_data[21] => ShiftRight1.IN11
reg2_data[21] => ShiftLeft1.IN43
reg2_data[21] => ShiftRight2.IN43
reg2_data[21] => ShiftRight3.IN43
reg2_data[21] => reg2_o[21].DATAB
reg2_data[21] => Add2.IN43
reg2_data[22] => Add3.IN42
reg2_data[22] => wdata.IN1
reg2_data[22] => wdata.IN1
reg2_data[22] => wdata.IN1
reg2_data[22] => LessThan0.IN42
reg2_data[22] => ShiftLeft0.IN10
reg2_data[22] => ShiftRight0.IN10
reg2_data[22] => ShiftRight1.IN10
reg2_data[22] => ShiftLeft1.IN42
reg2_data[22] => ShiftRight2.IN42
reg2_data[22] => ShiftRight3.IN42
reg2_data[22] => reg2_o[22].DATAB
reg2_data[22] => Add2.IN42
reg2_data[23] => Add3.IN41
reg2_data[23] => wdata.IN1
reg2_data[23] => wdata.IN1
reg2_data[23] => wdata.IN1
reg2_data[23] => LessThan0.IN41
reg2_data[23] => ShiftLeft0.IN9
reg2_data[23] => ShiftRight0.IN9
reg2_data[23] => ShiftRight1.IN9
reg2_data[23] => ShiftLeft1.IN41
reg2_data[23] => ShiftRight2.IN41
reg2_data[23] => ShiftRight3.IN41
reg2_data[23] => reg2_o[23].DATAB
reg2_data[23] => Add2.IN41
reg2_data[24] => Add3.IN40
reg2_data[24] => wdata.IN1
reg2_data[24] => wdata.IN1
reg2_data[24] => wdata.IN1
reg2_data[24] => LessThan0.IN40
reg2_data[24] => ShiftLeft0.IN8
reg2_data[24] => ShiftRight0.IN8
reg2_data[24] => ShiftRight1.IN8
reg2_data[24] => ShiftLeft1.IN40
reg2_data[24] => ShiftRight2.IN40
reg2_data[24] => ShiftRight3.IN40
reg2_data[24] => reg2_o[24].DATAB
reg2_data[24] => Add2.IN40
reg2_data[25] => Add3.IN39
reg2_data[25] => wdata.IN1
reg2_data[25] => wdata.IN1
reg2_data[25] => wdata.IN1
reg2_data[25] => LessThan0.IN39
reg2_data[25] => ShiftLeft0.IN7
reg2_data[25] => ShiftRight0.IN7
reg2_data[25] => ShiftRight1.IN7
reg2_data[25] => ShiftLeft1.IN39
reg2_data[25] => ShiftRight2.IN39
reg2_data[25] => ShiftRight3.IN39
reg2_data[25] => reg2_o[25].DATAB
reg2_data[25] => Add2.IN39
reg2_data[26] => Add3.IN38
reg2_data[26] => wdata.IN1
reg2_data[26] => wdata.IN1
reg2_data[26] => wdata.IN1
reg2_data[26] => LessThan0.IN38
reg2_data[26] => ShiftLeft0.IN6
reg2_data[26] => ShiftRight0.IN6
reg2_data[26] => ShiftRight1.IN6
reg2_data[26] => ShiftLeft1.IN38
reg2_data[26] => ShiftRight2.IN38
reg2_data[26] => ShiftRight3.IN38
reg2_data[26] => reg2_o[26].DATAB
reg2_data[26] => Add2.IN38
reg2_data[27] => Add3.IN37
reg2_data[27] => wdata.IN1
reg2_data[27] => wdata.IN1
reg2_data[27] => wdata.IN1
reg2_data[27] => LessThan0.IN37
reg2_data[27] => ShiftLeft0.IN5
reg2_data[27] => ShiftRight0.IN5
reg2_data[27] => ShiftRight1.IN5
reg2_data[27] => ShiftLeft1.IN37
reg2_data[27] => ShiftRight2.IN37
reg2_data[27] => ShiftRight3.IN37
reg2_data[27] => reg2_o[27].DATAB
reg2_data[27] => Add2.IN37
reg2_data[28] => Add3.IN36
reg2_data[28] => wdata.IN1
reg2_data[28] => wdata.IN1
reg2_data[28] => wdata.IN1
reg2_data[28] => LessThan0.IN36
reg2_data[28] => ShiftLeft0.IN4
reg2_data[28] => ShiftRight0.IN4
reg2_data[28] => ShiftRight1.IN4
reg2_data[28] => ShiftLeft1.IN36
reg2_data[28] => ShiftRight2.IN36
reg2_data[28] => ShiftRight3.IN36
reg2_data[28] => reg2_o[28].DATAB
reg2_data[28] => Add2.IN36
reg2_data[29] => Add3.IN35
reg2_data[29] => wdata.IN1
reg2_data[29] => wdata.IN1
reg2_data[29] => wdata.IN1
reg2_data[29] => LessThan0.IN35
reg2_data[29] => ShiftLeft0.IN3
reg2_data[29] => ShiftRight0.IN3
reg2_data[29] => ShiftRight1.IN3
reg2_data[29] => ShiftLeft1.IN35
reg2_data[29] => ShiftRight2.IN35
reg2_data[29] => ShiftRight3.IN35
reg2_data[29] => reg2_o[29].DATAB
reg2_data[29] => Add2.IN35
reg2_data[30] => Add3.IN34
reg2_data[30] => wdata.IN1
reg2_data[30] => wdata.IN1
reg2_data[30] => wdata.IN1
reg2_data[30] => LessThan0.IN34
reg2_data[30] => ShiftLeft0.IN2
reg2_data[30] => ShiftRight0.IN2
reg2_data[30] => ShiftRight1.IN2
reg2_data[30] => ShiftLeft1.IN34
reg2_data[30] => ShiftRight2.IN34
reg2_data[30] => ShiftRight3.IN34
reg2_data[30] => reg2_o[30].DATAB
reg2_data[30] => Add2.IN34
reg2_data[31] => Add3.IN33
reg2_data[31] => wdata.IN1
reg2_data[31] => wdata.IN1
reg2_data[31] => wdata.IN1
reg2_data[31] => LessThan0.IN33
reg2_data[31] => ShiftLeft0.IN1
reg2_data[31] => ShiftRight0.IN1
reg2_data[31] => ShiftRight1.IN0
reg2_data[31] => ShiftRight1.IN1
reg2_data[31] => ShiftLeft1.IN33
reg2_data[31] => ShiftRight2.IN33
reg2_data[31] => ShiftRight3.IN32
reg2_data[31] => ShiftRight3.IN33
reg2_data[31] => reg2_o[31].DATAB
reg2_data[31] => Add2.IN33
mem_read_data[0] => Selector5.IN21
mem_read_data[1] => Selector1.IN19
mem_read_data[2] => Selector0.IN19
mem_read_data[3] => Selector37.IN19
mem_read_data[4] => Selector38.IN19
mem_read_data[5] => Selector39.IN19
mem_read_data[6] => Selector40.IN19
mem_read_data[7] => Selector41.IN19
mem_read_data[8] => Selector42.IN19
mem_read_data[9] => Selector43.IN19
mem_read_data[10] => Selector44.IN19
mem_read_data[11] => Selector45.IN19
mem_read_data[12] => Selector46.IN19
mem_read_data[13] => Selector47.IN19
mem_read_data[14] => Selector48.IN19
mem_read_data[15] => Selector49.IN19
mem_read_data[16] => Selector50.IN18
mem_read_data[17] => Selector51.IN18
mem_read_data[18] => Selector52.IN18
mem_read_data[19] => Selector53.IN18
mem_read_data[20] => Selector54.IN18
mem_read_data[21] => Selector55.IN18
mem_read_data[22] => Selector56.IN18
mem_read_data[23] => Selector57.IN18
mem_read_data[24] => Selector58.IN18
mem_read_data[25] => Selector59.IN18
mem_read_data[26] => Selector60.IN18
mem_read_data[27] => Selector61.IN18
mem_read_data[28] => Selector62.IN18
mem_read_data[29] => Selector63.IN18
mem_read_data[30] => Selector64.IN18
mem_read_data[31] => Selector65.IN18
wraddr[0] <= wraddr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
wraddr[1] <= wraddr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
wraddr[2] <= wraddr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
wraddr[3] <= wraddr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
wraddr[4] <= wraddr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[0] <= reg1_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[1] <= reg1_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[2] <= reg1_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[3] <= reg1_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[4] <= reg1_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[5] <= <GND>
reg1_addr[6] <= <GND>
reg1_addr[7] <= <GND>
reg1_addr[8] <= <GND>
reg1_addr[9] <= <GND>
reg1_addr[10] <= <GND>
reg1_addr[11] <= <GND>
reg1_addr[12] <= <GND>
reg1_addr[13] <= <GND>
reg1_addr[14] <= <GND>
reg1_addr[15] <= <GND>
reg1_addr[16] <= <GND>
reg1_addr[17] <= <GND>
reg1_addr[18] <= <GND>
reg1_addr[19] <= <GND>
reg1_addr[20] <= <GND>
reg1_addr[21] <= <GND>
reg1_addr[22] <= <GND>
reg1_addr[23] <= <GND>
reg1_addr[24] <= <GND>
reg1_addr[25] <= <GND>
reg1_addr[26] <= <GND>
reg1_addr[27] <= <GND>
reg1_addr[28] <= <GND>
reg1_addr[29] <= <GND>
reg1_addr[30] <= <GND>
reg1_addr[31] <= <GND>
reg2_addr[0] <= reg2_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[1] <= reg2_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[2] <= reg2_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[3] <= reg2_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[4] <= reg2_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[5] <= <GND>
reg2_addr[6] <= <GND>
reg2_addr[7] <= <GND>
reg2_addr[8] <= <GND>
reg2_addr[9] <= <GND>
reg2_addr[10] <= <GND>
reg2_addr[11] <= <GND>
reg2_addr[12] <= <GND>
reg2_addr[13] <= <GND>
reg2_addr[14] <= <GND>
reg2_addr[15] <= <GND>
reg2_addr[16] <= <GND>
reg2_addr[17] <= <GND>
reg2_addr[18] <= <GND>
reg2_addr[19] <= <GND>
reg2_addr[20] <= <GND>
reg2_addr[21] <= <GND>
reg2_addr[22] <= <GND>
reg2_addr[23] <= <GND>
reg2_addr[24] <= <GND>
reg2_addr[25] <= <GND>
reg2_addr[26] <= <GND>
reg2_addr[27] <= <GND>
reg2_addr[28] <= <GND>
reg2_addr[29] <= <GND>
reg2_addr[30] <= <GND>
reg2_addr[31] <= <GND>
jmp_addr[0] <= jmp_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[1] <= jmp_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[2] <= jmp_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[3] <= jmp_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[4] <= jmp_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[5] <= jmp_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[6] <= jmp_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[7] <= jmp_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[8] <= jmp_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[9] <= jmp_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[10] <= jmp_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[11] <= jmp_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[12] <= jmp_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[13] <= jmp_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[14] <= jmp_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[15] <= jmp_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[16] <= jmp_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[17] <= jmp_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[18] <= jmp_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[19] <= jmp_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[20] <= jmp_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[21] <= jmp_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[22] <= jmp_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[23] <= jmp_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[24] <= jmp_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[25] <= jmp_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[26] <= jmp_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[27] <= jmp_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[28] <= jmp_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[29] <= jmp_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[30] <= jmp_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
jmp_addr[31] <= jmp_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
wreg <= wreg$latch.DB_MAX_OUTPUT_PORT_TYPE
is_jmp <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
reg1_read <= reg1_read$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_read <= reg2_read$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[16] <= wdata[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[17] <= wdata[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[18] <= wdata[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[19] <= wdata[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[20] <= wdata[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[21] <= wdata[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[22] <= wdata[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[23] <= wdata[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[24] <= wdata[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[25] <= wdata[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[26] <= wdata[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[27] <= wdata[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[28] <= wdata[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[29] <= wdata[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[30] <= wdata[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
wdata[31] <= wdata[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[8] <= mem_write_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[9] <= mem_write_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[10] <= mem_write_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[11] <= mem_write_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[12] <= mem_write_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[13] <= mem_write_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[14] <= mem_write_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[15] <= mem_write_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[16] <= mem_write_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[17] <= mem_write_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[18] <= mem_write_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[19] <= mem_write_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[20] <= mem_write_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[21] <= mem_write_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[22] <= mem_write_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[23] <= mem_write_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[24] <= mem_write_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[25] <= mem_write_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[26] <= mem_write_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[27] <= mem_write_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[28] <= mem_write_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[29] <= mem_write_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[30] <= mem_write_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[31] <= mem_write_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|cs|cpu:cpu0|regs:regs0
clk => read_data2_o[0]~reg0.CLK
clk => read_data2_o[1]~reg0.CLK
clk => read_data2_o[2]~reg0.CLK
clk => read_data2_o[3]~reg0.CLK
clk => read_data2_o[4]~reg0.CLK
clk => read_data2_o[5]~reg0.CLK
clk => read_data2_o[6]~reg0.CLK
clk => read_data2_o[7]~reg0.CLK
clk => read_data2_o[8]~reg0.CLK
clk => read_data2_o[9]~reg0.CLK
clk => read_data2_o[10]~reg0.CLK
clk => read_data2_o[11]~reg0.CLK
clk => read_data2_o[12]~reg0.CLK
clk => read_data2_o[13]~reg0.CLK
clk => read_data2_o[14]~reg0.CLK
clk => read_data2_o[15]~reg0.CLK
clk => read_data2_o[16]~reg0.CLK
clk => read_data2_o[17]~reg0.CLK
clk => read_data2_o[18]~reg0.CLK
clk => read_data2_o[19]~reg0.CLK
clk => read_data2_o[20]~reg0.CLK
clk => read_data2_o[21]~reg0.CLK
clk => read_data2_o[22]~reg0.CLK
clk => read_data2_o[23]~reg0.CLK
clk => read_data2_o[24]~reg0.CLK
clk => read_data2_o[25]~reg0.CLK
clk => read_data2_o[26]~reg0.CLK
clk => read_data2_o[27]~reg0.CLK
clk => read_data2_o[28]~reg0.CLK
clk => read_data2_o[29]~reg0.CLK
clk => read_data2_o[30]~reg0.CLK
clk => read_data2_o[31]~reg0.CLK
clk => read_data1_o[0]~reg0.CLK
clk => read_data1_o[1]~reg0.CLK
clk => read_data1_o[2]~reg0.CLK
clk => read_data1_o[3]~reg0.CLK
clk => read_data1_o[4]~reg0.CLK
clk => read_data1_o[5]~reg0.CLK
clk => read_data1_o[6]~reg0.CLK
clk => read_data1_o[7]~reg0.CLK
clk => read_data1_o[8]~reg0.CLK
clk => read_data1_o[9]~reg0.CLK
clk => read_data1_o[10]~reg0.CLK
clk => read_data1_o[11]~reg0.CLK
clk => read_data1_o[12]~reg0.CLK
clk => read_data1_o[13]~reg0.CLK
clk => read_data1_o[14]~reg0.CLK
clk => read_data1_o[15]~reg0.CLK
clk => read_data1_o[16]~reg0.CLK
clk => read_data1_o[17]~reg0.CLK
clk => read_data1_o[18]~reg0.CLK
clk => read_data1_o[19]~reg0.CLK
clk => read_data1_o[20]~reg0.CLK
clk => read_data1_o[21]~reg0.CLK
clk => read_data1_o[22]~reg0.CLK
clk => read_data1_o[23]~reg0.CLK
clk => read_data1_o[24]~reg0.CLK
clk => read_data1_o[25]~reg0.CLK
clk => read_data1_o[26]~reg0.CLK
clk => read_data1_o[27]~reg0.CLK
clk => read_data1_o[28]~reg0.CLK
clk => read_data1_o[29]~reg0.CLK
clk => read_data1_o[30]~reg0.CLK
clk => read_data1_o[31]~reg0.CLK
clk => all_reg.we_a.CLK
clk => all_reg.waddr_a[4].CLK
clk => all_reg.waddr_a[3].CLK
clk => all_reg.waddr_a[2].CLK
clk => all_reg.waddr_a[1].CLK
clk => all_reg.waddr_a[0].CLK
clk => all_reg.data_a[31].CLK
clk => all_reg.data_a[30].CLK
clk => all_reg.data_a[29].CLK
clk => all_reg.data_a[28].CLK
clk => all_reg.data_a[27].CLK
clk => all_reg.data_a[26].CLK
clk => all_reg.data_a[25].CLK
clk => all_reg.data_a[24].CLK
clk => all_reg.data_a[23].CLK
clk => all_reg.data_a[22].CLK
clk => all_reg.data_a[21].CLK
clk => all_reg.data_a[20].CLK
clk => all_reg.data_a[19].CLK
clk => all_reg.data_a[18].CLK
clk => all_reg.data_a[17].CLK
clk => all_reg.data_a[16].CLK
clk => all_reg.data_a[15].CLK
clk => all_reg.data_a[14].CLK
clk => all_reg.data_a[13].CLK
clk => all_reg.data_a[12].CLK
clk => all_reg.data_a[11].CLK
clk => all_reg.data_a[10].CLK
clk => all_reg.data_a[9].CLK
clk => all_reg.data_a[8].CLK
clk => all_reg.data_a[7].CLK
clk => all_reg.data_a[6].CLK
clk => all_reg.data_a[5].CLK
clk => all_reg.data_a[4].CLK
clk => all_reg.data_a[3].CLK
clk => all_reg.data_a[2].CLK
clk => all_reg.data_a[1].CLK
clk => all_reg.data_a[0].CLK
clk => all_reg.CLK0
write_data[0] => all_reg.data_a[0].DATAIN
write_data[0] => all_reg.DATAIN
write_data[1] => all_reg.data_a[1].DATAIN
write_data[1] => all_reg.DATAIN1
write_data[2] => all_reg.data_a[2].DATAIN
write_data[2] => all_reg.DATAIN2
write_data[3] => all_reg.data_a[3].DATAIN
write_data[3] => all_reg.DATAIN3
write_data[4] => all_reg.data_a[4].DATAIN
write_data[4] => all_reg.DATAIN4
write_data[5] => all_reg.data_a[5].DATAIN
write_data[5] => all_reg.DATAIN5
write_data[6] => all_reg.data_a[6].DATAIN
write_data[6] => all_reg.DATAIN6
write_data[7] => all_reg.data_a[7].DATAIN
write_data[7] => all_reg.DATAIN7
write_data[8] => all_reg.data_a[8].DATAIN
write_data[8] => all_reg.DATAIN8
write_data[9] => all_reg.data_a[9].DATAIN
write_data[9] => all_reg.DATAIN9
write_data[10] => all_reg.data_a[10].DATAIN
write_data[10] => all_reg.DATAIN10
write_data[11] => all_reg.data_a[11].DATAIN
write_data[11] => all_reg.DATAIN11
write_data[12] => all_reg.data_a[12].DATAIN
write_data[12] => all_reg.DATAIN12
write_data[13] => all_reg.data_a[13].DATAIN
write_data[13] => all_reg.DATAIN13
write_data[14] => all_reg.data_a[14].DATAIN
write_data[14] => all_reg.DATAIN14
write_data[15] => all_reg.data_a[15].DATAIN
write_data[15] => all_reg.DATAIN15
write_data[16] => all_reg.data_a[16].DATAIN
write_data[16] => all_reg.DATAIN16
write_data[17] => all_reg.data_a[17].DATAIN
write_data[17] => all_reg.DATAIN17
write_data[18] => all_reg.data_a[18].DATAIN
write_data[18] => all_reg.DATAIN18
write_data[19] => all_reg.data_a[19].DATAIN
write_data[19] => all_reg.DATAIN19
write_data[20] => all_reg.data_a[20].DATAIN
write_data[20] => all_reg.DATAIN20
write_data[21] => all_reg.data_a[21].DATAIN
write_data[21] => all_reg.DATAIN21
write_data[22] => all_reg.data_a[22].DATAIN
write_data[22] => all_reg.DATAIN22
write_data[23] => all_reg.data_a[23].DATAIN
write_data[23] => all_reg.DATAIN23
write_data[24] => all_reg.data_a[24].DATAIN
write_data[24] => all_reg.DATAIN24
write_data[25] => all_reg.data_a[25].DATAIN
write_data[25] => all_reg.DATAIN25
write_data[26] => all_reg.data_a[26].DATAIN
write_data[26] => all_reg.DATAIN26
write_data[27] => all_reg.data_a[27].DATAIN
write_data[27] => all_reg.DATAIN27
write_data[28] => all_reg.data_a[28].DATAIN
write_data[28] => all_reg.DATAIN28
write_data[29] => all_reg.data_a[29].DATAIN
write_data[29] => all_reg.DATAIN29
write_data[30] => all_reg.data_a[30].DATAIN
write_data[30] => all_reg.DATAIN30
write_data[31] => all_reg.data_a[31].DATAIN
write_data[31] => all_reg.DATAIN31
write_reg[0] => all_reg.waddr_a[0].DATAIN
write_reg[0] => all_reg.WADDR
write_reg[1] => all_reg.waddr_a[1].DATAIN
write_reg[1] => all_reg.WADDR1
write_reg[2] => all_reg.waddr_a[2].DATAIN
write_reg[2] => all_reg.WADDR2
write_reg[3] => all_reg.waddr_a[3].DATAIN
write_reg[3] => all_reg.WADDR3
write_reg[4] => all_reg.waddr_a[4].DATAIN
write_reg[4] => all_reg.WADDR4
write_en => all_reg.we_a.DATAIN
write_en => all_reg.WE
read_reg1[0] => all_reg.RADDR
read_reg1[1] => all_reg.RADDR1
read_reg1[2] => all_reg.RADDR2
read_reg1[3] => all_reg.RADDR3
read_reg1[4] => all_reg.RADDR4
read_en1 => read_data1_o[0]~reg0.ENA
read_en1 => read_data1_o[1]~reg0.ENA
read_en1 => read_data1_o[2]~reg0.ENA
read_en1 => read_data1_o[3]~reg0.ENA
read_en1 => read_data1_o[4]~reg0.ENA
read_en1 => read_data1_o[5]~reg0.ENA
read_en1 => read_data1_o[6]~reg0.ENA
read_en1 => read_data1_o[7]~reg0.ENA
read_en1 => read_data1_o[8]~reg0.ENA
read_en1 => read_data1_o[9]~reg0.ENA
read_en1 => read_data1_o[10]~reg0.ENA
read_en1 => read_data1_o[11]~reg0.ENA
read_en1 => read_data1_o[12]~reg0.ENA
read_en1 => read_data1_o[13]~reg0.ENA
read_en1 => read_data1_o[14]~reg0.ENA
read_en1 => read_data1_o[15]~reg0.ENA
read_en1 => read_data1_o[16]~reg0.ENA
read_en1 => read_data1_o[17]~reg0.ENA
read_en1 => read_data1_o[18]~reg0.ENA
read_en1 => read_data1_o[19]~reg0.ENA
read_en1 => read_data1_o[20]~reg0.ENA
read_en1 => read_data1_o[21]~reg0.ENA
read_en1 => read_data1_o[22]~reg0.ENA
read_en1 => read_data1_o[23]~reg0.ENA
read_en1 => read_data1_o[24]~reg0.ENA
read_en1 => read_data1_o[25]~reg0.ENA
read_en1 => read_data1_o[26]~reg0.ENA
read_en1 => read_data1_o[27]~reg0.ENA
read_en1 => read_data1_o[28]~reg0.ENA
read_en1 => read_data1_o[29]~reg0.ENA
read_en1 => read_data1_o[30]~reg0.ENA
read_en1 => read_data1_o[31]~reg0.ENA
read_reg2[0] => all_reg.PORTBRADDR
read_reg2[1] => all_reg.PORTBRADDR1
read_reg2[2] => all_reg.PORTBRADDR2
read_reg2[3] => all_reg.PORTBRADDR3
read_reg2[4] => all_reg.PORTBRADDR4
read_en2 => read_data2_o[0]~reg0.ENA
read_en2 => read_data2_o[1]~reg0.ENA
read_en2 => read_data2_o[2]~reg0.ENA
read_en2 => read_data2_o[3]~reg0.ENA
read_en2 => read_data2_o[4]~reg0.ENA
read_en2 => read_data2_o[5]~reg0.ENA
read_en2 => read_data2_o[6]~reg0.ENA
read_en2 => read_data2_o[7]~reg0.ENA
read_en2 => read_data2_o[8]~reg0.ENA
read_en2 => read_data2_o[9]~reg0.ENA
read_en2 => read_data2_o[10]~reg0.ENA
read_en2 => read_data2_o[11]~reg0.ENA
read_en2 => read_data2_o[12]~reg0.ENA
read_en2 => read_data2_o[13]~reg0.ENA
read_en2 => read_data2_o[14]~reg0.ENA
read_en2 => read_data2_o[15]~reg0.ENA
read_en2 => read_data2_o[16]~reg0.ENA
read_en2 => read_data2_o[17]~reg0.ENA
read_en2 => read_data2_o[18]~reg0.ENA
read_en2 => read_data2_o[19]~reg0.ENA
read_en2 => read_data2_o[20]~reg0.ENA
read_en2 => read_data2_o[21]~reg0.ENA
read_en2 => read_data2_o[22]~reg0.ENA
read_en2 => read_data2_o[23]~reg0.ENA
read_en2 => read_data2_o[24]~reg0.ENA
read_en2 => read_data2_o[25]~reg0.ENA
read_en2 => read_data2_o[26]~reg0.ENA
read_en2 => read_data2_o[27]~reg0.ENA
read_en2 => read_data2_o[28]~reg0.ENA
read_en2 => read_data2_o[29]~reg0.ENA
read_en2 => read_data2_o[30]~reg0.ENA
read_en2 => read_data2_o[31]~reg0.ENA
read_data1_o[0] <= read_data1_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[1] <= read_data1_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[2] <= read_data1_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[3] <= read_data1_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[4] <= read_data1_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[5] <= read_data1_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[6] <= read_data1_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[7] <= read_data1_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[8] <= read_data1_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[9] <= read_data1_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[10] <= read_data1_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[11] <= read_data1_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[12] <= read_data1_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[13] <= read_data1_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[14] <= read_data1_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[15] <= read_data1_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[16] <= read_data1_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[17] <= read_data1_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[18] <= read_data1_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[19] <= read_data1_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[20] <= read_data1_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[21] <= read_data1_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[22] <= read_data1_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[23] <= read_data1_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[24] <= read_data1_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[25] <= read_data1_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[26] <= read_data1_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[27] <= read_data1_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[28] <= read_data1_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[29] <= read_data1_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[30] <= read_data1_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_o[31] <= read_data1_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[0] <= read_data2_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[1] <= read_data2_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[2] <= read_data2_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[3] <= read_data2_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[4] <= read_data2_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[5] <= read_data2_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[6] <= read_data2_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[7] <= read_data2_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[8] <= read_data2_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[9] <= read_data2_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[10] <= read_data2_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[11] <= read_data2_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[12] <= read_data2_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[13] <= read_data2_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[14] <= read_data2_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[15] <= read_data2_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[16] <= read_data2_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[17] <= read_data2_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[18] <= read_data2_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[19] <= read_data2_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[20] <= read_data2_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[21] <= read_data2_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[22] <= read_data2_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[23] <= read_data2_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[24] <= read_data2_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[25] <= read_data2_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[26] <= read_data2_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[27] <= read_data2_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[28] <= read_data2_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[29] <= read_data2_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[30] <= read_data2_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_o[31] <= read_data2_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs|memery:memery0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|cs|memery:memery0|altsyncram:altsyncram_component
wren_a => altsyncram_duj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_duj2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_duj2:auto_generated.data_a[0]
data_a[1] => altsyncram_duj2:auto_generated.data_a[1]
data_a[2] => altsyncram_duj2:auto_generated.data_a[2]
data_a[3] => altsyncram_duj2:auto_generated.data_a[3]
data_a[4] => altsyncram_duj2:auto_generated.data_a[4]
data_a[5] => altsyncram_duj2:auto_generated.data_a[5]
data_a[6] => altsyncram_duj2:auto_generated.data_a[6]
data_a[7] => altsyncram_duj2:auto_generated.data_a[7]
data_a[8] => altsyncram_duj2:auto_generated.data_a[8]
data_a[9] => altsyncram_duj2:auto_generated.data_a[9]
data_a[10] => altsyncram_duj2:auto_generated.data_a[10]
data_a[11] => altsyncram_duj2:auto_generated.data_a[11]
data_a[12] => altsyncram_duj2:auto_generated.data_a[12]
data_a[13] => altsyncram_duj2:auto_generated.data_a[13]
data_a[14] => altsyncram_duj2:auto_generated.data_a[14]
data_a[15] => altsyncram_duj2:auto_generated.data_a[15]
data_a[16] => altsyncram_duj2:auto_generated.data_a[16]
data_a[17] => altsyncram_duj2:auto_generated.data_a[17]
data_a[18] => altsyncram_duj2:auto_generated.data_a[18]
data_a[19] => altsyncram_duj2:auto_generated.data_a[19]
data_a[20] => altsyncram_duj2:auto_generated.data_a[20]
data_a[21] => altsyncram_duj2:auto_generated.data_a[21]
data_a[22] => altsyncram_duj2:auto_generated.data_a[22]
data_a[23] => altsyncram_duj2:auto_generated.data_a[23]
data_a[24] => altsyncram_duj2:auto_generated.data_a[24]
data_a[25] => altsyncram_duj2:auto_generated.data_a[25]
data_a[26] => altsyncram_duj2:auto_generated.data_a[26]
data_a[27] => altsyncram_duj2:auto_generated.data_a[27]
data_a[28] => altsyncram_duj2:auto_generated.data_a[28]
data_a[29] => altsyncram_duj2:auto_generated.data_a[29]
data_a[30] => altsyncram_duj2:auto_generated.data_a[30]
data_a[31] => altsyncram_duj2:auto_generated.data_a[31]
data_b[0] => altsyncram_duj2:auto_generated.data_b[0]
data_b[1] => altsyncram_duj2:auto_generated.data_b[1]
data_b[2] => altsyncram_duj2:auto_generated.data_b[2]
data_b[3] => altsyncram_duj2:auto_generated.data_b[3]
data_b[4] => altsyncram_duj2:auto_generated.data_b[4]
data_b[5] => altsyncram_duj2:auto_generated.data_b[5]
data_b[6] => altsyncram_duj2:auto_generated.data_b[6]
data_b[7] => altsyncram_duj2:auto_generated.data_b[7]
data_b[8] => altsyncram_duj2:auto_generated.data_b[8]
data_b[9] => altsyncram_duj2:auto_generated.data_b[9]
data_b[10] => altsyncram_duj2:auto_generated.data_b[10]
data_b[11] => altsyncram_duj2:auto_generated.data_b[11]
data_b[12] => altsyncram_duj2:auto_generated.data_b[12]
data_b[13] => altsyncram_duj2:auto_generated.data_b[13]
data_b[14] => altsyncram_duj2:auto_generated.data_b[14]
data_b[15] => altsyncram_duj2:auto_generated.data_b[15]
data_b[16] => altsyncram_duj2:auto_generated.data_b[16]
data_b[17] => altsyncram_duj2:auto_generated.data_b[17]
data_b[18] => altsyncram_duj2:auto_generated.data_b[18]
data_b[19] => altsyncram_duj2:auto_generated.data_b[19]
data_b[20] => altsyncram_duj2:auto_generated.data_b[20]
data_b[21] => altsyncram_duj2:auto_generated.data_b[21]
data_b[22] => altsyncram_duj2:auto_generated.data_b[22]
data_b[23] => altsyncram_duj2:auto_generated.data_b[23]
data_b[24] => altsyncram_duj2:auto_generated.data_b[24]
data_b[25] => altsyncram_duj2:auto_generated.data_b[25]
data_b[26] => altsyncram_duj2:auto_generated.data_b[26]
data_b[27] => altsyncram_duj2:auto_generated.data_b[27]
data_b[28] => altsyncram_duj2:auto_generated.data_b[28]
data_b[29] => altsyncram_duj2:auto_generated.data_b[29]
data_b[30] => altsyncram_duj2:auto_generated.data_b[30]
data_b[31] => altsyncram_duj2:auto_generated.data_b[31]
address_a[0] => altsyncram_duj2:auto_generated.address_a[0]
address_a[1] => altsyncram_duj2:auto_generated.address_a[1]
address_a[2] => altsyncram_duj2:auto_generated.address_a[2]
address_a[3] => altsyncram_duj2:auto_generated.address_a[3]
address_a[4] => altsyncram_duj2:auto_generated.address_a[4]
address_a[5] => altsyncram_duj2:auto_generated.address_a[5]
address_a[6] => altsyncram_duj2:auto_generated.address_a[6]
address_a[7] => altsyncram_duj2:auto_generated.address_a[7]
address_a[8] => altsyncram_duj2:auto_generated.address_a[8]
address_a[9] => altsyncram_duj2:auto_generated.address_a[9]
address_a[10] => altsyncram_duj2:auto_generated.address_a[10]
address_a[11] => altsyncram_duj2:auto_generated.address_a[11]
address_a[12] => altsyncram_duj2:auto_generated.address_a[12]
address_a[13] => altsyncram_duj2:auto_generated.address_a[13]
address_b[0] => altsyncram_duj2:auto_generated.address_b[0]
address_b[1] => altsyncram_duj2:auto_generated.address_b[1]
address_b[2] => altsyncram_duj2:auto_generated.address_b[2]
address_b[3] => altsyncram_duj2:auto_generated.address_b[3]
address_b[4] => altsyncram_duj2:auto_generated.address_b[4]
address_b[5] => altsyncram_duj2:auto_generated.address_b[5]
address_b[6] => altsyncram_duj2:auto_generated.address_b[6]
address_b[7] => altsyncram_duj2:auto_generated.address_b[7]
address_b[8] => altsyncram_duj2:auto_generated.address_b[8]
address_b[9] => altsyncram_duj2:auto_generated.address_b[9]
address_b[10] => altsyncram_duj2:auto_generated.address_b[10]
address_b[11] => altsyncram_duj2:auto_generated.address_b[11]
address_b[12] => altsyncram_duj2:auto_generated.address_b[12]
address_b[13] => altsyncram_duj2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_duj2:auto_generated.clock0
clock1 => altsyncram_duj2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_duj2:auto_generated.q_a[0]
q_a[1] <= altsyncram_duj2:auto_generated.q_a[1]
q_a[2] <= altsyncram_duj2:auto_generated.q_a[2]
q_a[3] <= altsyncram_duj2:auto_generated.q_a[3]
q_a[4] <= altsyncram_duj2:auto_generated.q_a[4]
q_a[5] <= altsyncram_duj2:auto_generated.q_a[5]
q_a[6] <= altsyncram_duj2:auto_generated.q_a[6]
q_a[7] <= altsyncram_duj2:auto_generated.q_a[7]
q_a[8] <= altsyncram_duj2:auto_generated.q_a[8]
q_a[9] <= altsyncram_duj2:auto_generated.q_a[9]
q_a[10] <= altsyncram_duj2:auto_generated.q_a[10]
q_a[11] <= altsyncram_duj2:auto_generated.q_a[11]
q_a[12] <= altsyncram_duj2:auto_generated.q_a[12]
q_a[13] <= altsyncram_duj2:auto_generated.q_a[13]
q_a[14] <= altsyncram_duj2:auto_generated.q_a[14]
q_a[15] <= altsyncram_duj2:auto_generated.q_a[15]
q_a[16] <= altsyncram_duj2:auto_generated.q_a[16]
q_a[17] <= altsyncram_duj2:auto_generated.q_a[17]
q_a[18] <= altsyncram_duj2:auto_generated.q_a[18]
q_a[19] <= altsyncram_duj2:auto_generated.q_a[19]
q_a[20] <= altsyncram_duj2:auto_generated.q_a[20]
q_a[21] <= altsyncram_duj2:auto_generated.q_a[21]
q_a[22] <= altsyncram_duj2:auto_generated.q_a[22]
q_a[23] <= altsyncram_duj2:auto_generated.q_a[23]
q_a[24] <= altsyncram_duj2:auto_generated.q_a[24]
q_a[25] <= altsyncram_duj2:auto_generated.q_a[25]
q_a[26] <= altsyncram_duj2:auto_generated.q_a[26]
q_a[27] <= altsyncram_duj2:auto_generated.q_a[27]
q_a[28] <= altsyncram_duj2:auto_generated.q_a[28]
q_a[29] <= altsyncram_duj2:auto_generated.q_a[29]
q_a[30] <= altsyncram_duj2:auto_generated.q_a[30]
q_a[31] <= altsyncram_duj2:auto_generated.q_a[31]
q_b[0] <= altsyncram_duj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_duj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_duj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_duj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_duj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_duj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_duj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_duj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_duj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_duj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_duj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_duj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_duj2:auto_generated.q_b[12]
q_b[13] <= altsyncram_duj2:auto_generated.q_b[13]
q_b[14] <= altsyncram_duj2:auto_generated.q_b[14]
q_b[15] <= altsyncram_duj2:auto_generated.q_b[15]
q_b[16] <= altsyncram_duj2:auto_generated.q_b[16]
q_b[17] <= altsyncram_duj2:auto_generated.q_b[17]
q_b[18] <= altsyncram_duj2:auto_generated.q_b[18]
q_b[19] <= altsyncram_duj2:auto_generated.q_b[19]
q_b[20] <= altsyncram_duj2:auto_generated.q_b[20]
q_b[21] <= altsyncram_duj2:auto_generated.q_b[21]
q_b[22] <= altsyncram_duj2:auto_generated.q_b[22]
q_b[23] <= altsyncram_duj2:auto_generated.q_b[23]
q_b[24] <= altsyncram_duj2:auto_generated.q_b[24]
q_b[25] <= altsyncram_duj2:auto_generated.q_b[25]
q_b[26] <= altsyncram_duj2:auto_generated.q_b[26]
q_b[27] <= altsyncram_duj2:auto_generated.q_b[27]
q_b[28] <= altsyncram_duj2:auto_generated.q_b[28]
q_b[29] <= altsyncram_duj2:auto_generated.q_b[29]
q_b[30] <= altsyncram_duj2:auto_generated.q_b[30]
q_b[31] <= altsyncram_duj2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_u0a:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode3.data[0]
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
q_a[0] <= mux_2hb:mux4.result[0]
q_a[1] <= mux_2hb:mux4.result[1]
q_a[2] <= mux_2hb:mux4.result[2]
q_a[3] <= mux_2hb:mux4.result[3]
q_a[4] <= mux_2hb:mux4.result[4]
q_a[5] <= mux_2hb:mux4.result[5]
q_a[6] <= mux_2hb:mux4.result[6]
q_a[7] <= mux_2hb:mux4.result[7]
q_a[8] <= mux_2hb:mux4.result[8]
q_a[9] <= mux_2hb:mux4.result[9]
q_a[10] <= mux_2hb:mux4.result[10]
q_a[11] <= mux_2hb:mux4.result[11]
q_a[12] <= mux_2hb:mux4.result[12]
q_a[13] <= mux_2hb:mux4.result[13]
q_a[14] <= mux_2hb:mux4.result[14]
q_a[15] <= mux_2hb:mux4.result[15]
q_a[16] <= mux_2hb:mux4.result[16]
q_a[17] <= mux_2hb:mux4.result[17]
q_a[18] <= mux_2hb:mux4.result[18]
q_a[19] <= mux_2hb:mux4.result[19]
q_a[20] <= mux_2hb:mux4.result[20]
q_a[21] <= mux_2hb:mux4.result[21]
q_a[22] <= mux_2hb:mux4.result[22]
q_a[23] <= mux_2hb:mux4.result[23]
q_a[24] <= mux_2hb:mux4.result[24]
q_a[25] <= mux_2hb:mux4.result[25]
q_a[26] <= mux_2hb:mux4.result[26]
q_a[27] <= mux_2hb:mux4.result[27]
q_a[28] <= mux_2hb:mux4.result[28]
q_a[29] <= mux_2hb:mux4.result[29]
q_a[30] <= mux_2hb:mux4.result[30]
q_a[31] <= mux_2hb:mux4.result[31]
q_b[0] <= mux_2hb:mux5.result[0]
q_b[1] <= mux_2hb:mux5.result[1]
q_b[2] <= mux_2hb:mux5.result[2]
q_b[3] <= mux_2hb:mux5.result[3]
q_b[4] <= mux_2hb:mux5.result[4]
q_b[5] <= mux_2hb:mux5.result[5]
q_b[6] <= mux_2hb:mux5.result[6]
q_b[7] <= mux_2hb:mux5.result[7]
q_b[8] <= mux_2hb:mux5.result[8]
q_b[9] <= mux_2hb:mux5.result[9]
q_b[10] <= mux_2hb:mux5.result[10]
q_b[11] <= mux_2hb:mux5.result[11]
q_b[12] <= mux_2hb:mux5.result[12]
q_b[13] <= mux_2hb:mux5.result[13]
q_b[14] <= mux_2hb:mux5.result[14]
q_b[15] <= mux_2hb:mux5.result[15]
q_b[16] <= mux_2hb:mux5.result[16]
q_b[17] <= mux_2hb:mux5.result[17]
q_b[18] <= mux_2hb:mux5.result[18]
q_b[19] <= mux_2hb:mux5.result[19]
q_b[20] <= mux_2hb:mux5.result[20]
q_b[21] <= mux_2hb:mux5.result[21]
q_b[22] <= mux_2hb:mux5.result[22]
q_b[23] <= mux_2hb:mux5.result[23]
q_b[24] <= mux_2hb:mux5.result[24]
q_b[25] <= mux_2hb:mux5.result[25]
q_b[26] <= mux_2hb:mux5.result[26]
q_b[27] <= mux_2hb:mux5.result[27]
q_b[28] <= mux_2hb:mux5.result[28]
q_b[29] <= mux_2hb:mux5.result[29]
q_b[30] <= mux_2hb:mux5.result[30]
q_b[31] <= mux_2hb:mux5.result[31]
wren_a => decode_5la:decode2.enable
wren_b => decode_5la:decode3.enable


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated|mux_2hb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|cs|memery:memery0|altsyncram:altsyncram_component|altsyncram_duj2:auto_generated|mux_2hb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|cs|vga_ctrl:my_vga
pclk => y_cnt[0].CLK
pclk => y_cnt[1].CLK
pclk => y_cnt[2].CLK
pclk => y_cnt[3].CLK
pclk => y_cnt[4].CLK
pclk => y_cnt[5].CLK
pclk => y_cnt[6].CLK
pclk => y_cnt[7].CLK
pclk => y_cnt[8].CLK
pclk => y_cnt[9].CLK
pclk => hblock[0]~reg0.CLK
pclk => hblock[1]~reg0.CLK
pclk => hblock[2]~reg0.CLK
pclk => hblock[3]~reg0.CLK
pclk => hblock[4]~reg0.CLK
pclk => hblock[5]~reg0.CLK
pclk => boffset[0]~reg0.CLK
pclk => boffset[1]~reg0.CLK
pclk => boffset[2]~reg0.CLK
pclk => boffset[3]~reg0.CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => x_cnt[0].PRESET
reset => x_cnt[1].ACLR
reset => x_cnt[2].ACLR
reset => x_cnt[3].ACLR
reset => x_cnt[4].ACLR
reset => x_cnt[5].ACLR
reset => x_cnt[6].ACLR
reset => x_cnt[7].ACLR
reset => x_cnt[8].ACLR
reset => x_cnt[9].ACLR
reset => boffset[3]~reg0.ENA
reset => boffset[2]~reg0.ENA
reset => boffset[1]~reg0.ENA
reset => boffset[0]~reg0.ENA
reset => hblock[5]~reg0.ENA
reset => hblock[4]~reg0.ENA
reset => hblock[3]~reg0.ENA
reset => hblock[2]~reg0.ENA
reset => hblock[1]~reg0.ENA
reset => hblock[0]~reg0.ENA
vga_data[0] => vga_b[4].DATAIN
vga_data[1] => vga_b[5].DATAIN
vga_data[2] => vga_b[6].DATAIN
vga_data[3] => vga_b[7].DATAIN
vga_data[4] => vga_g[4].DATAIN
vga_data[5] => vga_g[5].DATAIN
vga_data[6] => vga_g[6].DATAIN
vga_data[7] => vga_g[7].DATAIN
vga_data[8] => vga_r[4].DATAIN
vga_data[9] => vga_r[5].DATAIN
vga_data[10] => vga_r[6].DATAIN
vga_data[11] => vga_r[7].DATAIN
vga_data[12] => ~NO_FANOUT~
vga_data[13] => ~NO_FANOUT~
vga_data[14] => ~NO_FANOUT~
vga_data[15] => ~NO_FANOUT~
vga_data[16] => ~NO_FANOUT~
vga_data[17] => ~NO_FANOUT~
vga_data[18] => ~NO_FANOUT~
vga_data[19] => ~NO_FANOUT~
vga_data[20] => ~NO_FANOUT~
vga_data[21] => ~NO_FANOUT~
vga_data[22] => ~NO_FANOUT~
vga_data[23] => ~NO_FANOUT~
h_addr[0] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[1] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[2] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[3] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[4] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[5] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[6] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[7] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[8] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[9] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[0] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[1] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[2] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[3] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[4] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[5] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[6] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[7] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[8] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[9] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
boffset[0] <= boffset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boffset[1] <= boffset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boffset[2] <= boffset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boffset[3] <= boffset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblock[0] <= hblock[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblock[1] <= hblock[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblock[2] <= hblock[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblock[3] <= hblock[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblock[4] <= hblock[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblock[5] <= hblock[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= <GND>
vga_r[1] <= <GND>
vga_r[2] <= <GND>
vga_r[3] <= <GND>
vga_r[4] <= vga_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= <GND>
vga_g[1] <= <GND>
vga_g[2] <= <GND>
vga_g[3] <= <GND>
vga_g[4] <= vga_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= <GND>
vga_b[1] <= <GND>
vga_b[2] <= <GND>
vga_b[3] <= <GND>
vga_b[4] <= vga_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_data[3].DB_MAX_OUTPUT_PORT_TYPE


