Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1_sdx (lin64) Build 1915620 Thu Jun 22 17:54:59 MDT 2017
| Date             : Fri Jan  4 17:06:34 2019
| Host             : icgrid61 running 64-bit openSUSE Leap 42.3
| Command          : report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
| Design           : pynq_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.918  |
| Dynamic (W)              | 1.752  |
| Device Static (W)        | 0.166  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 62.9   |
| Junction Temperature (C) | 47.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.108 |        6 |       --- |             --- |
| Slice Logic              |     0.103 |    83480 |       --- |             --- |
|   LUT as Logic           |     0.092 |    32866 |     53200 |           61.78 |
|   CARRY4                 |     0.005 |     1280 |     13300 |            9.62 |
|   Register               |     0.005 |    37306 |    106400 |           35.06 |
|   F7/F8 Muxes            |    <0.001 |     2167 |     53200 |            4.07 |
|   LUT as Distributed RAM |    <0.001 |      342 |     17400 |            1.97 |
|   LUT as Shift Register  |    <0.001 |      288 |     17400 |            1.66 |
|   Others                 |     0.000 |     1768 |       --- |             --- |
| Signals                  |     0.150 |    60112 |       --- |             --- |
| Block RAM                |     0.130 |       77 |       140 |           55.00 |
| DSPs                     |     0.002 |        4 |       220 |            1.82 |
| PS7                      |     1.260 |        1 |       --- |             --- |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     1.918 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.505 |       0.484 |      0.021 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.014 |       0.008 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.684 |       0.651 |      0.033 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------+-----------------+
| Clock      | Domain                                                  | Constraint (ns) |
+------------+---------------------------------------------------------+-----------------+
| clk_fpga_2 | pynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            10.0 |
+------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                            | Power (W) |
+-------------------------------------------------------------------------------------------------+-----------+
| pynq_wrapper                                                                                    |     1.752 |
|   pynq_i                                                                                        |     1.752 |
|     axcache_0xE                                                                                 |     0.000 |
|     axi_ic_processing_system7_0_M_AXI_GP0                                                       |     0.009 |
|       m00_couplers                                                                              |    <0.001 |
|         m00_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       m01_couplers                                                                              |    <0.001 |
|         m01_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       m02_couplers                                                                              |    <0.001 |
|         m02_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       m03_couplers                                                                              |    <0.001 |
|         m03_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       m04_couplers                                                                              |    <0.001 |
|         m04_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       s00_couplers                                                                              |     0.006 |
|         auto_pc                                                                                 |     0.005 |
|           inst                                                                                  |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.005 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.001 |
|                 ar_pipe                                                                         |    <0.001 |
|                 aw_pipe                                                                         |    <0.001 |
|                 b_pipe                                                                          |    <0.001 |
|                 r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|         s00_data_fifo                                                                           |     0.000 |
|           inst                                                                                  |     0.000 |
|         s00_regslice                                                                            |     0.001 |
|           inst                                                                                  |     0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       xbar                                                                                      |    <0.001 |
|         inst                                                                                    |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                              |    <0.001 |
|             addr_arbiter_inst                                                                   |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                        |    <0.001 |
|             reg_slice_r                                                                         |    <0.001 |
|             splitter_ar                                                                         |    <0.001 |
|             splitter_aw                                                                         |    <0.001 |
|     axi_ic_processing_system7_0_S_AXI_ACP                                                       |     0.030 |
|       m00_couplers                                                                              |     0.011 |
|         auto_pc                                                                                 |     0.002 |
|           inst                                                                                  |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                        |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                               |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                         |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                            |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         m00_data_fifo                                                                           |     0.008 |
|           inst                                                                                  |     0.008 |
|             gen_fifo.fifo_gen_inst                                                              |     0.008 |
|               inst_fifo_gen                                                                     |     0.008 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                         |     0.001 |
|                   grf.rf                                                                        |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_63                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                    |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |     0.002 |
|                   grf.rf                                                                        |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |     0.002 |
|                                 prim_noinit.ram                                                 |     0.002 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                        |    <0.001 |
|                   grf.rf                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_63                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice              |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                        |     0.003 |
|                   grf.rf                                                                        |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[1].ram.r                                                  |     0.001 |
|                                 prim_noinit.ram                                                 |     0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|         m00_regslice                                                                            |     0.002 |
|           inst                                                                                  |     0.002 |
|             ar_pipe                                                                             |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       s00_couplers                                                                              |     0.004 |
|         s00_data_fifo                                                                           |     0.003 |
|           inst                                                                                  |     0.003 |
|             gen_fifo.fifo_gen_inst                                                              |     0.003 |
|               inst_fifo_gen                                                                     |     0.003 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                         |    <0.001 |
|                   grf.rf                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_62                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                    |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |     0.002 |
|                   grf.rf                                                                        |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |     0.002 |
|                                 prim_noinit.ram                                                 |     0.002 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|         s00_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|       s01_couplers                                                                              |     0.004 |
|         s01_data_fifo                                                                           |     0.003 |
|           inst                                                                                  |     0.003 |
|             gen_fifo.fifo_gen_inst                                                              |     0.003 |
|               inst_fifo_gen                                                                     |     0.003 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                         |    <0.001 |
|                   grf.rf                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_62                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                    |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |     0.002 |
|                   grf.rf                                                                        |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |     0.002 |
|                                 prim_noinit.ram                                                 |     0.002 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|         s01_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|       s02_couplers                                                                              |     0.004 |
|         s02_data_fifo                                                                           |     0.003 |
|           inst                                                                                  |     0.003 |
|             gen_fifo.fifo_gen_inst                                                              |     0.003 |
|               inst_fifo_gen                                                                     |     0.003 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                         |    <0.001 |
|                   grf.rf                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_62                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                    |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |     0.002 |
|                   grf.rf                                                                        |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |     0.002 |
|                                 prim_noinit.ram                                                 |     0.002 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|         s02_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             ar_pipe                                                                             |    <0.001 |
|             r_pipe                                                                              |    <0.001 |
|       s03_couplers                                                                              |     0.004 |
|         s03_data_fifo                                                                           |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_fifo.fifo_gen_inst                                                              |     0.004 |
|               inst_fifo_gen                                                                     |     0.004 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                        |    <0.001 |
|                   grf.rf                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_62                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice              |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                        |     0.002 |
|                   grf.rf                                                                        |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[1].ram.r                                                  |     0.001 |
|                                 prim_noinit.ram                                                 |     0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|         s03_regslice                                                                            |    <0.001 |
|           inst                                                                                  |    <0.001 |
|             aw_pipe                                                                             |    <0.001 |
|             b_pipe                                                                              |    <0.001 |
|             w_pipe                                                                              |    <0.001 |
|       xbar                                                                                      |     0.002 |
|         inst                                                                                    |     0.002 |
|           gen_samd.crossbar_samd                                                                |     0.002 |
|             addr_arbiter_ar                                                                     |    <0.001 |
|             addr_arbiter_aw                                                                     |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                  |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                  |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                            |    <0.001 |
|               r_pipe                                                                            |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                  |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                            |    <0.001 |
|               r_pipe                                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                     |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                                    |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                                      |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                                      |    <0.001 |
|               wrouter_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                  |    <0.001 |
|             splitter_aw_mi                                                                      |    <0.001 |
|     dm_0                                                                                        |     0.005 |
|       U0                                                                                        |     0.005 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                               |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                  |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                    |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                         |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                       |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                     |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                 |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                         |     0.002 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|               I_DATA_FIFO                                                                       |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                             |     0.002 |
|                     inst_fifo_gen                                                               |     0.002 |
|                       gconvfifo.rf                                                              |     0.002 |
|                         grf.rf                                                                  |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                             gr1.gr1_int.rfwft                                                   |    <0.001 |
|                             grss.gdc.dc                                                         |    <0.001 |
|                               gsym_dc.dc                                                        |    <0.001 |
|                             grss.rsts                                                           |    <0.001 |
|                               c1                                                                |    <0.001 |
|                               c2                                                                |    <0.001 |
|                             rpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                             gwss.wsts                                                           |    <0.001 |
|                               c0                                                                |    <0.001 |
|                               c1                                                                |    <0.001 |
|                             wpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                 |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                            |     0.002 |
|                               inst_blk_mem_gen                                                  |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                            |     0.002 |
|                                   valid.cstr                                                    |     0.002 |
|                                     ramloop[0].ram.r                                            |     0.001 |
|                                       prim_noinit.ram                                           |     0.001 |
|                                     ramloop[1].ram.r                                            |    <0.001 |
|                                       prim_noinit.ram                                           |    <0.001 |
|             I_ADDR_CNTL                                                                         |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_CMD_STATUS                                                                        |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|               I_CMD_FIFO                                                                        |    <0.001 |
|             I_MSTR_PCC                                                                          |    <0.001 |
|             I_RD_DATA_CNTL                                                                      |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|             I_RESET                                                                             |    <0.001 |
|         I_RST_MODULE                                                                            |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                            |    <0.001 |
|           REG_HRD_RST                                                                           |    <0.001 |
|           REG_HRD_RST_OUT                                                                       |    <0.001 |
|     dm_1                                                                                        |     0.005 |
|       U0                                                                                        |     0.005 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                               |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                  |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                    |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                         |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                       |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                     |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                 |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                         |     0.002 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|               I_DATA_FIFO                                                                       |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                             |     0.002 |
|                     inst_fifo_gen                                                               |     0.002 |
|                       gconvfifo.rf                                                              |     0.002 |
|                         grf.rf                                                                  |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                             gr1.gr1_int.rfwft                                                   |    <0.001 |
|                             grss.gdc.dc                                                         |    <0.001 |
|                               gsym_dc.dc                                                        |    <0.001 |
|                             grss.rsts                                                           |    <0.001 |
|                               c1                                                                |    <0.001 |
|                               c2                                                                |    <0.001 |
|                             rpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                             gwss.wsts                                                           |    <0.001 |
|                               c0                                                                |    <0.001 |
|                               c1                                                                |    <0.001 |
|                             wpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                 |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                            |     0.002 |
|                               inst_blk_mem_gen                                                  |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                            |     0.002 |
|                                   valid.cstr                                                    |     0.002 |
|                                     ramloop[0].ram.r                                            |     0.002 |
|                                       prim_noinit.ram                                           |     0.002 |
|                                     ramloop[1].ram.r                                            |    <0.001 |
|                                       prim_noinit.ram                                           |    <0.001 |
|             I_ADDR_CNTL                                                                         |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_CMD_STATUS                                                                        |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|               I_CMD_FIFO                                                                        |    <0.001 |
|             I_MSTR_PCC                                                                          |    <0.001 |
|             I_RD_DATA_CNTL                                                                      |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|             I_RESET                                                                             |    <0.001 |
|         I_RST_MODULE                                                                            |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                            |    <0.001 |
|           REG_HRD_RST                                                                           |    <0.001 |
|           REG_HRD_RST_OUT                                                                       |    <0.001 |
|     dm_2                                                                                        |     0.006 |
|       U0                                                                                        |     0.006 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                               |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                  |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                    |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                         |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                       |     0.005 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                     |     0.005 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                 |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                         |     0.002 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|               I_DATA_FIFO                                                                       |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                             |     0.002 |
|                     inst_fifo_gen                                                               |     0.002 |
|                       gconvfifo.rf                                                              |     0.002 |
|                         grf.rf                                                                  |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                             gr1.gr1_int.rfwft                                                   |    <0.001 |
|                             grss.gdc.dc                                                         |    <0.001 |
|                               gsym_dc.dc                                                        |    <0.001 |
|                             grss.rsts                                                           |    <0.001 |
|                               c1                                                                |    <0.001 |
|                               c2                                                                |    <0.001 |
|                             rpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                             gwss.wsts                                                           |    <0.001 |
|                               c0                                                                |    <0.001 |
|                               c1                                                                |    <0.001 |
|                             wpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                 |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                            |     0.002 |
|                               inst_blk_mem_gen                                                  |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                            |     0.002 |
|                                   valid.cstr                                                    |     0.002 |
|                                     ramloop[0].ram.r                                            |     0.002 |
|                                       prim_noinit.ram                                           |     0.002 |
|                                     ramloop[1].ram.r                                            |    <0.001 |
|                                       prim_noinit.ram                                           |    <0.001 |
|             I_ADDR_CNTL                                                                         |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_CMD_STATUS                                                                        |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|               I_CMD_FIFO                                                                        |    <0.001 |
|             I_MSTR_PCC                                                                          |    <0.001 |
|             I_RD_DATA_CNTL                                                                      |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|             I_RESET                                                                             |    <0.001 |
|         I_RST_MODULE                                                                            |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                            |    <0.001 |
|           REG_HRD_RST                                                                           |    <0.001 |
|           REG_HRD_RST_OUT                                                                       |    <0.001 |
|     dm_3                                                                                        |     0.007 |
|       U0                                                                                        |     0.007 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                               |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                    |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                  |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                    |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                         |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                       |     0.006 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                     |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                               |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                 |    <0.001 |
|               DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET                                               |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                             |    <0.001 |
|               I_DATA_FIFO                                                                       |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                             |    <0.001 |
|                     inst_fifo_gen                                                               |    <0.001 |
|                       gconvfifo.rf                                                              |    <0.001 |
|                         grf.rf                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                             gr1.gr1_int.rfwft                                                   |    <0.001 |
|                             grss.rsts                                                           |    <0.001 |
|                               c1                                                                |     0.000 |
|                               c2                                                                |    <0.001 |
|                             rpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                             gwss.wsts                                                           |    <0.001 |
|                               c0                                                                |    <0.001 |
|                               c1                                                                |     0.000 |
|                             wpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                            |    <0.001 |
|                               inst_blk_mem_gen                                                  |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                                   valid.cstr                                                    |    <0.001 |
|                                     ramloop[0].ram.r                                            |    <0.001 |
|                                       prim_noinit.ram                                           |    <0.001 |
|                                     ramloop[1].ram.r                                            |    <0.001 |
|                                       prim_noinit.ram                                           |    <0.001 |
|               I_XD_FIFO                                                                         |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                 |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                             |    <0.001 |
|                     inst_fifo_gen                                                               |    <0.001 |
|                       gconvfifo.rf                                                              |    <0.001 |
|                         grf.rf                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                             grhf.rhf                                                            |    <0.001 |
|                             grss.gdc.dc                                                         |    <0.001 |
|                               gsym_dc.dc                                                        |    <0.001 |
|                             grss.rsts                                                           |    <0.001 |
|                             rpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                             gwss.wsts                                                           |    <0.001 |
|                             wpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                             gdm.dm_gen.dm                                                       |    <0.001 |
|                               RAM_reg_0_7_0_5                                                   |    <0.001 |
|                               RAM_reg_0_7_6_11                                                  |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                               |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                              |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                  |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                |    <0.001 |
|                 I_TSTRB_FIFO                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                       DYNSHREG_F_I                                                              |    <0.001 |
|                 SLICE_INSERTION                                                                 |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_ADDR_CNTL                                                                         |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_CMD_STATUS                                                                        |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|               I_CMD_FIFO                                                                        |    <0.001 |
|             I_RESET                                                                             |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                |    <0.001 |
|             I_WR_DATA_CNTL                                                                      |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                     |     0.000 |
|             I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|         I_RST_MODULE                                                                            |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                            |    <0.001 |
|           REG_HRD_RST                                                                           |    <0.001 |
|           REG_HRD_RST_OUT                                                                       |    <0.001 |
|     proc_sys_reset_2                                                                            |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         EXT_LPF                                                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |    <0.001 |
|         SEQ                                                                                     |    <0.001 |
|           SEQ_COUNTER                                                                           |    <0.001 |
|     processing_system7_0                                                                        |     1.261 |
|       inst                                                                                      |     1.261 |
|     sds_irq_const                                                                               |     0.000 |
|     top_1                                                                                       |     0.418 |
|       U0                                                                                        |     0.418 |
|         dmem_V_0_0_U                                                                            |     0.003 |
|           a0_top_dmem_V_0_0_ram_U                                                               |     0.003 |
|         dmem_V_0_1_U                                                                            |     0.002 |
|           a0_top_dmem_V_0_0_ram_U                                                               |     0.002 |
|         dmem_V_1_0_U                                                                            |     0.003 |
|           a0_top_dmem_V_0_0_ram_U                                                               |     0.003 |
|         dmem_V_1_1_U                                                                            |     0.003 |
|           a0_top_dmem_V_0_0_ram_U                                                               |     0.003 |
|         grp_bin_conv_fu_599                                                                     |     0.205 |
|           fixed_buffer_0_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_10_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_11_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_12_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_13_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_14_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_15_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_16_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_17_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_18_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_19_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_1_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_20_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_21_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_22_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_23_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_24_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_25_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_26_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_27_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_28_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_29_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_2_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_30_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_31_V_U                                                                   |     0.003 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.003 |
|           fixed_buffer_32_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_33_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_34_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_35_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_36_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_37_V_U                                                                   |     0.003 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.003 |
|           fixed_buffer_38_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_39_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_3_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_40_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_41_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_42_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_43_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_44_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_45_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_46_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_47_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_48_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_49_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_4_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_50_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_51_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_52_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_53_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_54_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_55_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_56_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_57_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_58_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_59_V_U                                                                   |     0.003 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.003 |
|           fixed_buffer_5_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_60_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_61_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_62_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_63_V_U                                                                   |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_6_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_7_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_8_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           fixed_buffer_9_V_U                                                                    |     0.002 |
|             a0_bin_conv_fixed_bucud_ram_U                                                       |     0.002 |
|           grp_conv_word_fu_18836                                                                |     0.015 |
|           grp_conv_word_fu_19163                                                                |     0.013 |
|           top_mul_mul_10ns_bek_U299                                                             |    <0.001 |
|             a0_top_mul_mul_10ns_bek_DSP48_1_U                                                   |    <0.001 |
|           top_mul_mul_15ns_bfk_U300                                                             |    <0.001 |
|             a0_top_mul_mul_15ns_bfk_DSP48_2_U                                                   |    <0.001 |
|         grp_bin_dense_fu_653                                                                    |     0.009 |
|           top_mul_mul_20s_1bkb_U1                                                               |     0.001 |
|             a0_top_mul_mul_20s_1bkb_DSP48_0_U                                                   |     0.001 |
|         grp_fp_conv_fu_629                                                                      |     0.188 |
|           top_mux_325_20_1_U348                                                                 |     0.003 |
|           top_mux_325_20_1_U349                                                                 |     0.001 |
|           top_mux_325_20_1_U350                                                                 |     0.004 |
|           top_mux_325_20_1_U351                                                                 |     0.002 |
|           top_mux_325_20_1_U352                                                                 |     0.001 |
|           top_mux_325_20_1_U353                                                                 |     0.004 |
|           top_mux_325_20_1_U354                                                                 |     0.002 |
|           top_mux_325_20_1_U355                                                                 |     0.001 |
|           top_mux_325_20_1_U356                                                                 |     0.003 |
|         kh_mem_V_U                                                                              |    <0.001 |
|           a0_top_kh_mem_V_ram_U                                                                 |    <0.001 |
|         top_mac_muladd_15bgk_U371                                                               |    <0.001 |
|           a0_top_mac_muladd_15bgk_DSP48_3_U                                                     |    <0.001 |
|         wt_mem_V_0_U                                                                            |     0.001 |
|           a0_top_wt_mem_V_0_ram_U                                                               |     0.001 |
|         wt_mem_V_1_U                                                                            |     0.001 |
|           a0_top_wt_mem_V_0_ram_U                                                               |     0.001 |
|     top_1_if                                                                                    |     0.012 |
|       inst                                                                                      |     0.012 |
|         adapter_i                                                                               |    <0.001 |
|           axi_lite_if_i                                                                         |    <0.001 |
|           cmd_ctrl                                                                              |    <0.001 |
|           cmd_queue                                                                             |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           done_queue                                                                            |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0                                     |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|         in_fifo_args_i                                                                          |     0.006 |
|           IN_FIFO_GEN[0].axis2fifo_i                                                            |    <0.001 |
|           IN_FIFO_GEN[0].axis_fifo_i                                                            |     0.002 |
|             axis_fifo0_i                                                                        |     0.002 |
|               xpm_fifo_async_inst                                                               |     0.002 |
|                 xpm_fifo_base_inst                                                              |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                               |     0.001 |
|                   rdp_inst                                                                      |    <0.001 |
|                   rdpp1_inst                                                                    |    <0.001 |
|                   wrp_inst                                                                      |    <0.001 |
|                   wrpp1_inst                                                                    |    <0.001 |
|                   wrpp2_inst                                                                    |    <0.001 |
|                   xpm_fifo_rst_inst                                                             |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst                                                     |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst                                             |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst                                                     |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|           IN_FIFO_GEN[1].axis2fifo_i                                                            |    <0.001 |
|           IN_FIFO_GEN[1].axis_fifo_i                                                            |     0.002 |
|             axis_fifo0_i                                                                        |     0.002 |
|               xpm_fifo_async_inst                                                               |     0.002 |
|                 xpm_fifo_base_inst                                                              |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                               |     0.001 |
|                   rdp_inst                                                                      |    <0.001 |
|                   rdpp1_inst                                                                    |    <0.001 |
|                   wrp_inst                                                                      |    <0.001 |
|                   wrpp1_inst                                                                    |    <0.001 |
|                   wrpp2_inst                                                                    |    <0.001 |
|                   xpm_fifo_rst_inst                                                             |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst                                                     |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst                                             |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst                                                     |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|           IN_FIFO_GEN[2].axis2fifo_i                                                            |    <0.001 |
|           IN_FIFO_GEN[2].axis_fifo_i                                                            |     0.002 |
|             axis_fifo0_i                                                                        |     0.002 |
|               xpm_fifo_async_inst                                                               |     0.002 |
|                 xpm_fifo_base_inst                                                              |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                               |     0.001 |
|                   rdp_inst                                                                      |    <0.001 |
|                   rdpp1_inst                                                                    |    <0.001 |
|                   wrp_inst                                                                      |    <0.001 |
|                   wrpp1_inst                                                                    |    <0.001 |
|                   wrpp2_inst                                                                    |    <0.001 |
|                   xpm_fifo_rst_inst                                                             |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst                                                     |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst                                             |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst                                                     |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|         out_fifo_args_i                                                                         |     0.002 |
|           OUT_FIFO_GEN[0].axis_fifo_i                                                           |     0.002 |
|             axis_fifo0_i                                                                        |     0.002 |
|               xpm_fifo_async_inst                                                               |     0.002 |
|                 xpm_fifo_base_inst                                                              |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                     |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                               |     0.001 |
|                   rdp_inst                                                                      |    <0.001 |
|                   rdpp1_inst                                                                    |    <0.001 |
|                   wrp_inst                                                                      |    <0.001 |
|                   wrpp1_inst                                                                    |    <0.001 |
|                   wrpp2_inst                                                                    |    <0.001 |
|                   xpm_fifo_rst_inst                                                             |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst                                                     |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst                                             |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                     |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst                                                     |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst                                             |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                             |    <0.001 |
|           OUT_FIFO_GEN[0].fifo2axis_i                                                           |    <0.001 |
|         scalar_i                                                                                |     0.003 |
|           INSCALAR_REG_GEN[0].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                    |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[0].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[1].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                    |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[1].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[2].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                    |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[2].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[3].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                    |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[3].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[4].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2                                     |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[4].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[5].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0                                     |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[5].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[6].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0                                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_1_1                                     |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[6].inscalar_reg                                                      |    <0.001 |
|           INSCALAR_REG_GEN[7].in_fifo_i                                                         |    <0.001 |
|             xpm_fifo_async_inst                                                                 |    <0.001 |
|               xpm_fifo_base_inst                                                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0                                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_1_1                                     |    <0.001 |
|                 rdp_inst                                                                        |    <0.001 |
|                 rdpp1_inst                                                                      |    <0.001 |
|                 wrp_inst                                                                        |    <0.001 |
|                 wrpp1_inst                                                                      |    <0.001 |
|                 wrpp2_inst                                                                      |    <0.001 |
|                 xpm_fifo_rst_inst                                                               |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                       |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                               |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                       |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                               |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                               |    <0.001 |
|           INSCALAR_REG_GEN[7].inscalar_reg                                                      |    <0.001 |
|     xlconcat_0                                                                                  |     0.000 |
+-------------------------------------------------------------------------------------------------+-----------+


