EN ddr2_ram_core_infrastructure_top NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl49 1474725221
AR ddr2_ram_core_infrastructure arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl44 1474725212
AR ddr2_ram_core_data_path_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl42 1474725210
EN clockdivider NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ClockDivider.vhd sub00/vhpl59 1474725231
AR ddr2_write_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Write_VHDL.vhd sub00/vhpl52 1474725216
AR ddr2_ram_core_ram8d_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl18 1474725186
EN ddr2_ram_core_dqs_delay NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl07 1474725175
EN ddr2_ram_core_data_write_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl33 1474725201
AR ddr2_read_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Read_VHDL.vhd sub00/vhpl54 1474725218
AR ddr2_ram_core_top_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_top_0.vhd sub00/vhpl48 1474725220
EN ddr2_ram_core_wr_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl13 1474725181
EN ddr2_ram_core_cal_ctl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl19 1474725187
EN ddr2_ram_core_infrastructure NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl43 1474725211
AR ddr2_ram_core_infrastructure_top arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl50 1474725222
AR alu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ALU.vhd sub00/vhpl58 1474725230
AR ddr2_ram_core_s3_dq_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl06 1474725174
AR clk133m_dcm behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/clk133m_dcm.vhd sub00/vhpl64 1474725236
AR ddr2_ram_core_controller_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl26 1474725194
EN clock_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/Clock_VHDL.vhd sub00/vhpl61 1474725233
EN ddr2_ram_core_data_path_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl27 1474725195
AR ddr2_ram_core_rd_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl16 1474725184
EN blockram NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/BLOCKRAM.vhd sub00/vhpl79 1474725223
EN ddr2_ram_core_cal_top NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_top.vhd sub00/vhpl37 1474725205
EN ddr2_ram_core_s3_dq_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl05 1474725173
AR cpu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CPU.vhd sub00/vhpl70 1474725242
AR ddr2_ram_core_s3_dqs_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl04 1474725172
EN ddr2_ram_core_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_0.vhd sub00/vhpl39 1474725207
AR ddr2_ram_core_cal_top arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_top.vhd sub00/vhpl38 1474725206
EN ddr2_ram_core_s3_dm_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl01 1474725169
AR ddr2_ram_core_tap_dly arc_tap_dly C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl22 1474725190
EN cpu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CPU.vhd sub00/vhpl69 1474725241
AR ddr2_ram_core_s3_dm_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl02 1474725170
AR ddr2_ram_core_dqs_delay arc_dqs_delay C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl08 1474725176
AR ddr2_ram_core_fifo_0_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl10 1474725178
EN ddr2_ram_core_infrastructure_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl23 1474725191
EN ddr2_ram_core_tap_dly NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl21 1474725189
AR vga_clk behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ipcore_dir/vga_clk.vhd sub00/vhpl68 1474725240
EN toplevel NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/toplevel.vhd sub00/vhpl75 1474725247
EN vga NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/vga.vhd sub00/vhpl65 1474725237
AR ddr2_ram_core_cal_ctl arc_cal_ctl C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl20 1474725188
AR ddr2_ram_core_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl46 1474725214
EN ddr2_ram_core_data_path_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl41 1474725209
AR ddr2_ram_core arc_mem_interface_top C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core.vhd sub00/vhpl74 1474725246
AR ddr2_ram_core_data_write_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl34 1474725202
EN ddr2_ram_core_data_read_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl31 1474725199
EN ddr2_ram_core_rd_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl15 1474725183
EN ddr2_write_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Write_VHDL.vhd sub00/vhpl51 1474725215
EN mmu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/MMU.vhd sub00/vhpl77 1474725243
EN ddr2_control_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Control_VHDL.vhd sub00/vhpl71 1474725225
AR ddr2_ram_core_data_path_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl28 1474725196
AR ddr2_ram_core_data_read_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl30 1474725198
EN ddr2_ram_core_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl45 1474725213
EN ddr2_ram_core_top_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_top_0.vhd sub00/vhpl47 1474725219
EN vga_clk NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ipcore_dir/vga_clk.vhd sub00/vhpl67 1474725239
AR vga behaviour C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/vga.vhd sub00/vhpl66 1474725238
AR ddr2_ram_core_data_read_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl32 1474725200
AR ddr2_ram_core_fifo_1_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl12 1474725180
AR ddr2_ram_core_infrastructure_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl24 1474725192
AR ddr2_control_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Control_VHDL.vhd sub00/vhpl72 1474725226
EN ddr2_ram_core_clk_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl35 1474725203
AR mmu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/MMU.vhd sub00/vhpl78 1474725244
EN ddr2_read_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Read_VHDL.vhd sub00/vhpl53 1474725217
AR leitwerk leitwerk_1 C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/leitwerk_v3.vhd sub00/vhpl56 1474725228
AR blockram behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/BLOCKRAM.vhd sub00/vhpl80 1474725224
AR ddr2_ram_core_wr_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl14 1474725182
EN ddr2_ram_core_ram8d_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl17 1474725185
EN ddr2_ram_core_fifo_1_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl11 1474725179
AR ddr2_ram_core_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_0.vhd sub00/vhpl40 1474725208
EN ddr2_ram_core_fifo_0_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl09 1474725177
AR clock_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/Clock_VHDL.vhd sub00/vhpl62 1474725234
AR clockdivider behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ClockDivider.vhd sub00/vhpl60 1474725232
EN ddr2_ram_core NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core.vhd sub00/vhpl73 1474725245
EN clk133m_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/clk133m_dcm.vhd sub00/vhpl63 1474725235
EN leitwerk NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/leitwerk_v3.vhd sub00/vhpl55 1474725227
PH ddr2_ram_core_parameters_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_parameters_0.vhd sub00/vhpl00 1474725168
EN ddr2_ram_core_controller_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl25 1474725193
EN alu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ALU.vhd sub00/vhpl57 1474725229
EN ddr2_ram_core_s3_dqs_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl03 1474725171
AR toplevel behaviour C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/toplevel.vhd sub00/vhpl76 1474725248
EN ddr2_ram_core_data_read_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl29 1474725197
AR ddr2_ram_core_clk_dcm arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl36 1474725204
