
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
   0:	c0 18 00 20 c1 17 00 00 2b 54 00 00 79 17 00 00     ... ....+T..y...
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
  10:	79 17 00 00 79 17 00 00 79 17 00 00 79 17 00 00     y...y...y...y...
	...

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
  2c:	3d 14 00 00 79 17 00 00 00 00 00 00 e1 13 00 00     =...y...........
	unsigned int s_ro_cnt = 0; /* number of ro strings */
  3c:	79 17 00 00                                         y...

00000040 <_irq_vector_table>:
	unsigned int s_rw_cnt = 0; /* number of rw strings */
  40:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................

		/* copy va_list data over to our buffer */
		if (is_str_arg) {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
  50:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
  60:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
  70:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
					__ASSERT(false, "str_ptr_pos[] too small");
					return -EINVAL;
				}

				if (buf0 != NULL) {
  80:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
  90:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
					str_ptr_arg[s_idx] = arg_idx;
					if (is_ro) {
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
  a0:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
					 * and size of the pointer position prefix.
					 */
					len += strlen(s) + 1 + 1;
				}

				s_idx++;
  b0:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
  c0:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
				parsing = false;
  d0:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
					arg_idx++;
  e0:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
			switch (*fmt) {
  f0:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
 100:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
 110:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
				arg_idx--;
 120:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
			switch (*fmt) {
 130:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
			if (*++fmt == '\0') {
 140:	cd 14 00 00 cd 14 00 00 cd 14 00 00 cd 14 00 00     ................
			switch (*fmt) {
 150:	cd 14 00 00                                         ....

Disassembly of section text:

00000154 <__aeabi_uldivmod>:
     154:	b953      	cbnz	r3, 16c <__aeabi_uldivmod+0x18>
     156:	b94a      	cbnz	r2, 16c <__aeabi_uldivmod+0x18>
     158:	2900      	cmp	r1, #0
     15a:	bf08      	it	eq
     15c:	2800      	cmpeq	r0, #0
     15e:	bf1c      	itt	ne
     160:	f04f 31ff 	movne.w	r1, #4294967295
     164:	f04f 30ff 	movne.w	r0, #4294967295
     168:	f000 b80c 	b.w	184 <__aeabi_idiv0>
     16c:	f1ad 0c08 	sub.w	ip, sp, #8
     170:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     174:	f000 f808 	bl	188 <__udivmoddi4>
     178:	f8dd e004 	ldr.w	lr, [sp, #4]
     17c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     180:	b004      	add	sp, #16
     182:	4770      	bx	lr

00000184 <__aeabi_idiv0>:
     184:	4770      	bx	lr
     186:	bf00      	nop

00000188 <__udivmoddi4>:
     188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     18c:	4686      	mov	lr, r0
     18e:	468c      	mov	ip, r1
     190:	4608      	mov	r0, r1
     192:	9e08      	ldr	r6, [sp, #32]
     194:	4615      	mov	r5, r2
     196:	4674      	mov	r4, lr
     198:	4619      	mov	r1, r3
     19a:	2b00      	cmp	r3, #0
     19c:	f040 80c1 	bne.w	322 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa2>
     1a0:	4285      	cmp	r5, r0
     1a2:	fab2 f282 	clz	r2, r2
     1a6:	d945      	bls.n	234 <CONFIG_SRAM_SIZE+0x74>
     1a8:	b14a      	cbz	r2, 1be <__udivmoddi4+0x36>
     1aa:	f1c2 0320 	rsb	r3, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	4095      	lsls	r5, r2
     1b4:	4094      	lsls	r4, r2
     1b6:	fa2e f303 	lsr.w	r3, lr, r3
     1ba:	ea43 0c0c 	orr.w	ip, r3, ip
     1be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1c2:	b2a8      	uxth	r0, r5
     1c4:	0c23      	lsrs	r3, r4, #16
     1c6:	fbbc f8fe 	udiv	r8, ip, lr
     1ca:	fb0e cc18 	mls	ip, lr, r8, ip
     1ce:	fb08 f900 	mul.w	r9, r8, r0
     1d2:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     1d6:	4599      	cmp	r9, r3
     1d8:	d928      	bls.n	22c <CONFIG_SRAM_SIZE+0x6c>
     1da:	18eb      	adds	r3, r5, r3
     1dc:	f108 37ff 	add.w	r7, r8, #4294967295
     1e0:	d204      	bcs.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e2:	4599      	cmp	r9, r3
     1e4:	d902      	bls.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e6:	f1a8 0702 	sub.w	r7, r8, #2
     1ea:	442b      	add	r3, r5
     1ec:	eba3 0309 	sub.w	r3, r3, r9
     1f0:	b2a4      	uxth	r4, r4
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	fb0e 331c 	mls	r3, lr, ip, r3
     1fa:	fb0c f000 	mul.w	r0, ip, r0
     1fe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     202:	42a0      	cmp	r0, r4
     204:	d914      	bls.n	230 <CONFIG_SRAM_SIZE+0x70>
     206:	192c      	adds	r4, r5, r4
     208:	f10c 33ff 	add.w	r3, ip, #4294967295
     20c:	d204      	bcs.n	218 <CONFIG_SRAM_SIZE+0x58>
     20e:	42a0      	cmp	r0, r4
     210:	d902      	bls.n	218 <CONFIG_SRAM_SIZE+0x58>
     212:	f1ac 0302 	sub.w	r3, ip, #2
     216:	442c      	add	r4, r5
				parsing = false;
     218:	1a24      	subs	r4, r4, r0
     21a:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
				align = VA_STACK_ALIGN(size_t);
     21e:	b11e      	cbz	r6, 228 <CONFIG_SRAM_SIZE+0x68>
				size = sizeof(size_t);
     220:	40d4      	lsrs	r4, r2
				continue;
     222:	2300      	movs	r3, #0
				align = VA_STACK_ALIGN(ptrdiff_t);
     224:	6034      	str	r4, [r6, #0]
     226:	6073      	str	r3, [r6, #4]
				size = sizeof(ptrdiff_t);
     228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (fmt[-1] == 'l') {
     22c:	4647      	mov	r7, r8
     22e:	e7dd      	b.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     230:	4663      	mov	r3, ip
				parsing = false;
     232:	e7f1      	b.n	218 <CONFIG_SRAM_SIZE+0x58>
		buf = (void *) ROUND_UP(buf, align);
     234:	bb92      	cbnz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     236:	1b43      	subs	r3, r0, r5
     238:	2101      	movs	r1, #1
     23a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23e:	b2af      	uxth	r7, r5
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     240:	0c20      	lsrs	r0, r4, #16
     242:	fbb3 fcfe 	udiv	ip, r3, lr
     246:	fb0e 331c 	mls	r3, lr, ip, r3
     24a:	fb0c f807 	mul.w	r8, ip, r7
		if (is_str_arg) {
     24e:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
			}
			buf += sizeof(char *);

			is_str_arg = false;
		} else if (size == sizeof(int)) {
     252:	4598      	cmp	r8, r3
     254:	d961      	bls.n	31a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9a>
     256:	18eb      	adds	r3, r5, r3

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
     258:	f10c 30ff 	add.w	r0, ip, #4294967295
     25c:	d204      	bcs.n	268 <CONFIG_SRAM_SIZE+0xa8>
     25e:	4598      	cmp	r8, r3
			long long v = va_arg(ap, long long);
     260:	d902      	bls.n	268 <CONFIG_SRAM_SIZE+0xa8>
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	442b      	add	r3, r5
     268:	eba3 0308 	sub.w	r3, r3, r8
     26c:	b2a4      	uxth	r4, r4
     26e:	fbb3 fcfe 	udiv	ip, r3, lr

			if (buf0 != NULL) {
     272:	fb0e 331c 	mls	r3, lr, ip, r3
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
     276:	fb0c f707 	mul.w	r7, ip, r7
				}
			}
			buf += sizeof(long long);
     27a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
					if (fmt[-2] == 'l') {
     27e:	42a7      	cmp	r7, r4
     280:	d94d      	bls.n	31e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9e>
     282:	192c      	adds	r4, r5, r4
				parsing = false;
     284:	f10c 33ff 	add.w	r3, ip, #4294967295
						align = VA_STACK_ALIGN(long);
     288:	d204      	bcs.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
						size = sizeof(long);
     28a:	42a7      	cmp	r7, r4
     28c:	d902      	bls.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
				parsing = false;
     28e:	f1ac 0302 	sub.w	r3, ip, #2
						align = VA_STACK_ALIGN(long long);
     292:	442c      	add	r4, r5
						size = sizeof(long long);
     294:	1be4      	subs	r4, r4, r7
     296:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
				if (fmt[-1] == 'L') {
     29a:	e7c0      	b.n	21e <CONFIG_SRAM_SIZE+0x5e>
     29c:	f1c2 0320 	rsb	r3, r2, #32
					v.d = va_arg(ap, double);
     2a0:	4095      	lsls	r5, r2
     2a2:	4094      	lsls	r4, r2
     2a4:	fa20 f103 	lsr.w	r1, r0, r3
     2a8:	fa2e f303 	lsr.w	r3, lr, r3
     2ac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
				buf = (void *) ROUND_UP(buf, align);
     2b0:	4090      	lsls	r0, r2
     2b2:	b2af      	uxth	r7, r5
     2b4:	4303      	orrs	r3, r0
				if (buf0 != NULL) {
     2b6:	fbb1 fcfe 	udiv	ip, r1, lr
					if (BUF_OFFSET + size > len) {
     2ba:	fb0e 101c 	mls	r0, lr, ip, r1
     2be:	0c19      	lsrs	r1, r3, #16
					} else if (fmt[-1] == 'L') {
     2c0:	fb0c f807 	mul.w	r8, ip, r7
     2c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
						*(double *)buf = v.d;
     2c8:	4588      	cmp	r8, r1
				buf += size;
     2ca:	d922      	bls.n	312 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x92>
				parsing = false;
     2cc:	1869      	adds	r1, r5, r1
				continue;
     2ce:	f10c 30ff 	add.w	r0, ip, #4294967295
     2d2:	d204      	bcs.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d4:	4588      	cmp	r8, r1
					v.ld = va_arg(ap, long double);
     2d6:	d902      	bls.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d8:	f1ac 0002 	sub.w	r0, ip, #2
     2dc:	4429      	add	r1, r5
     2de:	eba1 0108 	sub.w	r1, r1, r8
     2e2:	b29b      	uxth	r3, r3
     2e4:	fbb1 fcfe 	udiv	ip, r1, lr
					size = sizeof(long double);
     2e8:	fb0e 111c 	mls	r1, lr, ip, r1
						return -ENOSPC;
     2ec:	fb0c f707 	mul.w	r7, ip, r7
						*(long double *)buf = v.ld;
     2f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2f4:	429f      	cmp	r7, r3
				parsing = false;
     2f6:	d90e      	bls.n	316 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x96>
				align = VA_STACK_ALIGN(void *);
     2f8:	18eb      	adds	r3, r5, r3
     2fa:	f10c 31ff 	add.w	r1, ip, #4294967295
				size = sizeof(void *);
     2fe:	d204      	bcs.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
				is_str_arg = true;
     300:	429f      	cmp	r7, r3
				parsing = false;
     302:	d902      	bls.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
				align = VA_STACK_ALIGN(void *);
     304:	f1ac 0102 	sub.w	r1, ip, #2
				size = sizeof(void *);
     308:	442b      	add	r3, r5
     30a:	1bdb      	subs	r3, r3, r7
			s = va_arg(ap, char *);
     30c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     310:	e793      	b.n	23a <CONFIG_SRAM_SIZE+0x7a>
     312:	4660      	mov	r0, ip
     314:	e7e3      	b.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     316:	4661      	mov	r1, ip
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     318:	e7f7      	b.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
			if (*++fmt == '\0') {
     31a:	4660      	mov	r0, ip
     31c:	e7a4      	b.n	268 <CONFIG_SRAM_SIZE+0xa8>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     31e:	4663      	mov	r3, ip
     320:	e7b8      	b.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     322:	4283      	cmp	r3, r0
     324:	d906      	bls.n	334 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb4>
     326:	b916      	cbnz	r6, 32e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xae>
     328:	2100      	movs	r1, #0
     32a:	4608      	mov	r0, r1
     32c:	e77c      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     32e:	e9c6 e000 	strd	lr, r0, [r6]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     332:	e7f9      	b.n	328 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa8>
     334:	fab3 f783 	clz	r7, r3
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     338:	b98f      	cbnz	r7, 35e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xde>
     33a:	4283      	cmp	r3, r0
     33c:	d301      	bcc.n	342 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc2>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     33e:	4572      	cmp	r2, lr
     340:	d808      	bhi.n	354 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd4>
     342:	ebbe 0402 	subs.w	r4, lr, r2
						s_rw_cnt++;
     346:	eb60 0303 	sbc.w	r3, r0, r3
     34a:	2001      	movs	r0, #1
     34c:	469c      	mov	ip, r3
				} else if (is_ro) {
     34e:	b91e      	cbnz	r6, 358 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd8>
					len += 1;
     350:	2100      	movs	r1, #0
     352:	e769      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     354:	4638      	mov	r0, r7
				} else if (rws_pos_en) {
     356:	e7fa      	b.n	34e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xce>
     358:	e9c6 4c00 	strd	r4, ip, [r6]
					len += 2;
     35c:	e7f8      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     35e:	f1c7 0c20 	rsb	ip, r7, #32
					len += strlen(s) + 1 + 1;
     362:	40bb      	lsls	r3, r7
     364:	fa0e f507 	lsl.w	r5, lr, r7
     368:	fa22 f40c 	lsr.w	r4, r2, ip
			int v = va_arg(ap, int);
     36c:	fa2e f10c 	lsr.w	r1, lr, ip
     370:	40ba      	lsls	r2, r7
     372:	431c      	orrs	r4, r3
			if (buf0 != NULL) {
     374:	fa20 f30c 	lsr.w	r3, r0, ip
			buf += sizeof(int);
     378:	40b8      	lsls	r0, r7
     37a:	ea4f 4914 	mov.w	r9, r4, lsr #16
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
     37e:	4301      	orrs	r1, r0
     380:	fa1f fe84 	uxth.w	lr, r4
     384:	fbb3 f8f9 	udiv	r8, r3, r9
	if (buf0 == NULL) {
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
     388:	fb09 3018 	mls	r0, r9, r8, r3

	/* Record end of argument list. */
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
     38c:	0c0b      	lsrs	r3, r1, #16
     38e:	fb08 fa0e 	mul.w	sl, r8, lr

	if (rws_pos_en) {
     392:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
		/* Strings are appended, update location counter. */
		pkg_hdr->desc.str_cnt = 0;
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     396:	459a      	cmp	sl, r3
		/* Strings are appended, update append counter. */
		pkg_hdr->desc.str_cnt = s_rw_cnt;
		pkg_hdr->desc.rw_str_cnt = 0;
	}

	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
     398:	d940      	bls.n	41c <CONFIG_FLASH_SIZE+0x1c>
     39a:	18e3      	adds	r3, r4, r3
#ifdef CONFIG_CBPRINTF_PACKAGE_HEADER_STORE_CREATION_FLAGS
	pkg_hdr->desc.pkg_flags = flags;
#endif

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
     39c:	f108 30ff 	add.w	r0, r8, #4294967295
			/* retrieve the string pointer */
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
			/* clear the in-buffer pointer (less entropy if compressed) */
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
			/* find the string length including terminating '\0' */
			size = strlen(s) + 1;
     3a0:	d204      	bcs.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a2:	459a      	cmp	sl, r3
     3a4:	d902      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a6:	f1a8 0002 	sub.w	r0, r8, #2
     3aa:	4423      	add	r3, r4
     3ac:	eba3 030a 	sub.w	r3, r3, sl
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     3b0:	b289      	uxth	r1, r1
     3b2:	fbb3 f8f9 	udiv	r8, r3, r9
		pkg_hdr->desc.str_cnt = s_rw_cnt;
     3b6:	fb09 3318 	mls	r3, r9, r8, r3
		pkg_hdr->desc.rw_str_cnt = 0;
     3ba:	fb08 fe0e 	mul.w	lr, r8, lr
		for (i = 0; i < s_idx; i++) {
     3be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     3c2:	458e      	cmp	lr, r1
     3c4:	d92c      	bls.n	420 <CONFIG_FLASH_SIZE+0x20>
     3c6:	1861      	adds	r1, r4, r1
     3c8:	f108 33ff 	add.w	r3, r8, #4294967295
     3cc:	d204      	bcs.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3ce:	458e      	cmp	lr, r1
     3d0:	d902      	bls.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3d2:	f1a8 0302 	sub.w	r3, r8, #2
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     3d6:	4421      	add	r1, r4
			if (BUF_OFFSET + 1 > len) {
     3d8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     3dc:	eba1 010e 	sub.w	r1, r1, lr
			*buf++ = pos;
     3e0:	fba0 9802 	umull	r9, r8, r0, r2
     3e4:	4541      	cmp	r1, r8
		for (i = 0; i < s_idx; i++) {
     3e6:	46ce      	mov	lr, r9
     3e8:	4643      	mov	r3, r8
     3ea:	d302      	bcc.n	3f2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x172>
		if (rws_pos_en) {
     3ec:	d106      	bne.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3ee:	454d      	cmp	r5, r9
			*buf++ = str_ptr_arg[i];
     3f0:	d204      	bcs.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3f2:	3801      	subs	r0, #1
     3f4:	ebb9 0e02 	subs.w	lr, r9, r2
     3f8:	eb68 0304 	sbc.w	r3, r8, r4
     3fc:	2e00      	cmp	r6, #0
			size = 0;
     3fe:	d0a7      	beq.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
		}

		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
     400:	ebb5 020e 	subs.w	r2, r5, lr
     404:	eb61 0103 	sbc.w	r1, r1, r3
     408:	fa01 fc0c 	lsl.w	ip, r1, ip
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
     40c:	fa22 f307 	lsr.w	r3, r2, r7
     410:	40f9      	lsrs	r1, r7
     412:	ea4c 0303 	orr.w	r3, ip, r3
     416:	e9c6 3100 	strd	r3, r1, [r6]
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
     41a:	e799      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     41c:	4640      	mov	r0, r8
     41e:	e7c5      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     420:	4643      	mov	r3, r8
		buf += size;
     422:	e7d9      	b.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>

00000424 <main>:
#include <zephyr/sys/printk.h>
#include <zephyr/kernel.h>

void main(void)
{
     424:	b508      	push	{r3, lr}
    for(;;)
    {
        printk("FirstProject test start !!!\r\n");
     426:	4804      	ldr	r0, [pc, #16]	; (438 <main+0x14>)
     428:	f004 fbde 	bl	4be8 <printk>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     42c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     430:	2100      	movs	r1, #0
     432:	f004 f867 	bl	4504 <z_impl_k_sleep>
    for(;;)
     436:	e7f6      	b.n	426 <main+0x2>
     438:	00006c28 	.word	0x00006c28

0000043c <char_out>:
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     43c:	b508      	push	{r3, lr}
     43e:	4b02      	ldr	r3, [pc, #8]	; (448 <char_out+0xc>)
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     440:	681b      	ldr	r3, [r3, #0]
     442:	4798      	blx	r3
     444:	bd08      	pop	{r3, pc}
     446:	bf00      	nop
     448:	20000000 	.word	0x20000000

0000044c <__printk_hook_install>:
     44c:	4b01      	ldr	r3, [pc, #4]	; (454 <__printk_hook_install+0x8>)
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
     44e:	6018      	str	r0, [r3, #0]
     450:	4770      	bx	lr
     452:	bf00      	nop
			size = strlen(s) + 1;
     454:	20000000 	.word	0x20000000

00000458 <vprintk>:
     458:	b500      	push	{lr}
     45a:	b083      	sub	sp, #12
     45c:	4602      	mov	r2, r0
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
     45e:	460b      	mov	r3, r1

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     460:	2100      	movs	r1, #0
     462:	9100      	str	r1, [sp, #0]
     464:	4802      	ldr	r0, [pc, #8]	; (470 <vprintk+0x18>)
		return -EFAULT;
     466:	f000 f91d 	bl	6a4 <z_cbvprintf_impl>
     46a:	b003      	add	sp, #12
		return -ENOSPC;
     46c:	f85d fb04 	ldr.w	pc, [sp], #4
     470:	0000043d 	.word	0x0000043d

00000474 <process_event>:
			return -ENOSPC;
     474:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
					return -EINVAL;
     478:	b083      	sub	sp, #12
     47a:	4604      	mov	r4, r0
     47c:	4608      	mov	r0, r1
					return -EINVAL;
     47e:	4615      	mov	r5, r2
     480:	8b23      	ldrh	r3, [r4, #24]
     482:	f013 0f08 	tst.w	r3, #8
			return -EINVAL;
     486:	d105      	bne.n	494 <process_event+0x20>
     488:	f003 0607 	and.w	r6, r3, #7
		return -EINVAL;
     48c:	2300      	movs	r3, #0
     48e:	9300      	str	r3, [sp, #0]
				return -ENOSPC;
     490:	9301      	str	r3, [sp, #4]
     492:	e055      	b.n	540 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x58>
     494:	2901      	cmp	r1, #1
			return -ENOSPC;
     496:	d009      	beq.n	4ac <process_event+0x38>
     498:	f043 0320 	orr.w	r3, r3, #32
     49c:	8323      	strh	r3, [r4, #24]
     49e:	f385 8811 	msr	BASEPRI, r5
     4a2:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     4a6:	b003      	add	sp, #12
     4a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     4ac:	f043 0310 	orr.w	r3, r3, #16
     4b0:	8323      	strh	r3, [r4, #24]
     4b2:	e7f4      	b.n	49e <process_event+0x2a>
			evt = process_recheck(mgr);
     4b4:	4620      	mov	r0, r4
     4b6:	f004 fbd9 	bl	4c6c <process_recheck>
     4ba:	e043      	b.n	544 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x5c>
			res = mgr->last_res;
     4bc:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     4c0:	464a      	mov	r2, r9
     4c2:	4669      	mov	r1, sp
     4c4:	4620      	mov	r0, r4
     4c6:	f004 fbea 	bl	4c9e <process_complete>
		onoff_transition_fn transit = NULL;
     4ca:	f04f 0800 	mov.w	r8, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4ce:	8b23      	ldrh	r3, [r4, #24]
     4d0:	f003 0707 	and.w	r7, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     4d4:	42b7      	cmp	r7, r6
     4d6:	d069      	beq.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     4d8:	68a2      	ldr	r2, [r4, #8]
     4da:	2a00      	cmp	r2, #0
     4dc:	d066      	beq.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4de:	2201      	movs	r2, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     4e0:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     4e4:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     4e6:	f385 8811 	msr	BASEPRI, r5
     4ea:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     4ee:	2a00      	cmp	r2, #0
     4f0:	d164      	bne.n	5bc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd4>
     4f2:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     4f4:	b12b      	cbz	r3, 502 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1a>
				notify_all(mgr, &clients, state, res);
     4f6:	464b      	mov	r3, r9
     4f8:	463a      	mov	r2, r7
     4fa:	4669      	mov	r1, sp
     4fc:	4620      	mov	r0, r4
     4fe:	f004 fc47 	bl	4d90 <notify_all>
			if (transit != NULL) {
     502:	f1b8 0f00 	cmp.w	r8, #0
     506:	d002      	beq.n	50e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x26>
				transit(mgr, transition_complete);
     508:	4934      	ldr	r1, [pc, #208]	; (5dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf4>)
     50a:	4620      	mov	r0, r4
     50c:	47c0      	blx	r8
	__asm__ volatile(
     50e:	f04f 0320 	mov.w	r3, #32
     512:	f3ef 8511 	mrs	r5, BASEPRI
     516:	f383 8812 	msr	BASEPRI_MAX, r3
     51a:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     51e:	8b23      	ldrh	r3, [r4, #24]
     520:	f023 0308 	bic.w	r3, r3, #8
     524:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     526:	8b23      	ldrh	r3, [r4, #24]
     528:	f013 0f10 	tst.w	r3, #16
     52c:	d04c      	beq.n	5c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe0>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     52e:	f023 0310 	bic.w	r3, r3, #16
     532:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     534:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     536:	8b26      	ldrh	r6, [r4, #24]
     538:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     53c:	2800      	cmp	r0, #0
     53e:	d0ae      	beq.n	49e <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     540:	2802      	cmp	r0, #2
     542:	d0b7      	beq.n	4b4 <process_event+0x40>
		if (evt == EVT_NOP) {
     544:	2800      	cmp	r0, #0
     546:	d0aa      	beq.n	49e <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     548:	3801      	subs	r0, #1
     54a:	2804      	cmp	r0, #4
     54c:	d82a      	bhi.n	5a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbc>
     54e:	a301      	add	r3, pc, #4	; (adr r3, 554 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6c>)
     550:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
     554:	000004bd 	.word	0x000004bd
     558:	000005a5 	.word	0x000005a5
     55c:	00000569 	.word	0x00000569
     560:	0000057d 	.word	0x0000057d
     564:	00000591 	.word	0x00000591
			transit = mgr->transitions->start;
     568:	6923      	ldr	r3, [r4, #16]
     56a:	f8d3 8000 	ldr.w	r8, [r3]
			set_state(mgr, ONOFF_STATE_TO_ON);
     56e:	2106      	movs	r1, #6
     570:	4620      	mov	r0, r4
     572:	f004 fb51 	bl	4c18 <set_state>
		res = 0;
     576:	f04f 0900 	mov.w	r9, #0
     57a:	e7a8      	b.n	4ce <process_event+0x5a>
			transit = mgr->transitions->stop;
     57c:	6923      	ldr	r3, [r4, #16]
     57e:	f8d3 8004 	ldr.w	r8, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     582:	2104      	movs	r1, #4
     584:	4620      	mov	r0, r4
     586:	f004 fb47 	bl	4c18 <set_state>
		res = 0;
     58a:	f04f 0900 	mov.w	r9, #0
     58e:	e79e      	b.n	4ce <process_event+0x5a>
			transit = mgr->transitions->reset;
     590:	6923      	ldr	r3, [r4, #16]
     592:	f8d3 8008 	ldr.w	r8, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     596:	2105      	movs	r1, #5
     598:	4620      	mov	r0, r4
     59a:	f004 fb3d 	bl	4c18 <set_state>
		res = 0;
     59e:	f04f 0900 	mov.w	r9, #0
     5a2:	e794      	b.n	4ce <process_event+0x5a>
		if (evt == EVT_NOP) {
     5a4:	f04f 0800 	mov.w	r8, #0
     5a8:	46c1      	mov	r9, r8
     5aa:	e790      	b.n	4ce <process_event+0x5a>
     5ac:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     5ae:	b10a      	cbz	r2, 5b4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xcc>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5b0:	2200      	movs	r2, #0
     5b2:	e795      	b.n	4e0 <process_event+0x6c>
		    || (transit != NULL)) {
     5b4:	f1b8 0f00 	cmp.w	r8, #0
     5b8:	d192      	bne.n	4e0 <process_event+0x6c>
     5ba:	e7b4      	b.n	526 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3e>
				notify_monitors(mgr, state, res);
     5bc:	464a      	mov	r2, r9
     5be:	4639      	mov	r1, r7
     5c0:	4620      	mov	r0, r4
     5c2:	f004 fb31 	bl	4c28 <notify_monitors>
     5c6:	e794      	b.n	4f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5c8:	f013 0f20 	tst.w	r3, #32
     5cc:	d004      	beq.n	5d8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf0>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5ce:	f023 0320 	bic.w	r3, r3, #32
     5d2:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     5d4:	2002      	movs	r0, #2
     5d6:	e7ae      	b.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
		evt = EVT_NOP;
     5d8:	2000      	movs	r0, #0
     5da:	e7ac      	b.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
     5dc:	00004dbf 	.word	0x00004dbf

000005e0 <extract_flags>:
 *
 * @return a pointer the first character that follows the flags.
 */
static inline const char *extract_flags(struct conversion *conv,
					const char *sp)
{
     5e0:	4684      	mov	ip, r0
     5e2:	4608      	mov	r0, r1
	bool loop = true;
     5e4:	2201      	movs	r2, #1
     5e6:	e026      	b.n	636 <extract_flags+0x56>

	do {
		switch (*sp) {
		case '-':
			conv->flag_dash = true;
     5e8:	f89c 3000 	ldrb.w	r3, [ip]
     5ec:	f043 0304 	orr.w	r3, r3, #4
     5f0:	f88c 3000 	strb.w	r3, [ip]
			conv->flag_zero = true;
			break;
		default:
			loop = false;
		}
		if (loop) {
     5f4:	b1f2      	cbz	r2, 634 <extract_flags+0x54>
			++sp;
     5f6:	3001      	adds	r0, #1
     5f8:	e01c      	b.n	634 <extract_flags+0x54>
			conv->flag_plus = true;
     5fa:	f89c 3000 	ldrb.w	r3, [ip]
     5fe:	f043 0308 	orr.w	r3, r3, #8
     602:	f88c 3000 	strb.w	r3, [ip]
			break;
     606:	e7f5      	b.n	5f4 <extract_flags+0x14>
			conv->flag_space = true;
     608:	f89c 3000 	ldrb.w	r3, [ip]
     60c:	f043 0310 	orr.w	r3, r3, #16
     610:	f88c 3000 	strb.w	r3, [ip]
			break;
     614:	e7ee      	b.n	5f4 <extract_flags+0x14>
			conv->flag_hash = true;
     616:	f89c 3000 	ldrb.w	r3, [ip]
     61a:	f043 0320 	orr.w	r3, r3, #32
     61e:	f88c 3000 	strb.w	r3, [ip]
			break;
     622:	e7e7      	b.n	5f4 <extract_flags+0x14>
			conv->flag_zero = true;
     624:	f89c 3000 	ldrb.w	r3, [ip]
     628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     62c:	f88c 3000 	strb.w	r3, [ip]
			break;
     630:	e7e0      	b.n	5f4 <extract_flags+0x14>
		switch (*sp) {
     632:	2200      	movs	r2, #0
		}
	} while (loop);
     634:	b342      	cbz	r2, 688 <extract_flags+0xa8>
		switch (*sp) {
     636:	7803      	ldrb	r3, [r0, #0]
     638:	3b20      	subs	r3, #32
     63a:	2b10      	cmp	r3, #16
     63c:	d8f9      	bhi.n	632 <extract_flags+0x52>
     63e:	a101      	add	r1, pc, #4	; (adr r1, 644 <extract_flags+0x64>)
     640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
     644:	00000609 	.word	0x00000609
     648:	00000633 	.word	0x00000633
     64c:	00000633 	.word	0x00000633
     650:	00000617 	.word	0x00000617
     654:	00000633 	.word	0x00000633
     658:	00000633 	.word	0x00000633
     65c:	00000633 	.word	0x00000633
     660:	00000633 	.word	0x00000633
     664:	00000633 	.word	0x00000633
     668:	00000633 	.word	0x00000633
     66c:	00000633 	.word	0x00000633
     670:	000005fb 	.word	0x000005fb
     674:	00000633 	.word	0x00000633
     678:	000005e9 	.word	0x000005e9
     67c:	00000633 	.word	0x00000633
     680:	00000633 	.word	0x00000633
     684:	00000625 	.word	0x00000625

	/* zero && dash => !zero */
	if (conv->flag_zero && conv->flag_dash) {
     688:	f89c 3000 	ldrb.w	r3, [ip]
     68c:	f003 0344 	and.w	r3, r3, #68	; 0x44
     690:	2b44      	cmp	r3, #68	; 0x44
     692:	d000      	beq.n	696 <extract_flags+0xb6>
	}

	/* space && plus => !plus, handled in emitter code */

	return sp;
}
     694:	4770      	bx	lr
		conv->flag_zero = false;
     696:	f89c 3000 	ldrb.w	r3, [ip]
     69a:	f36f 1386 	bfc	r3, #6, #1
     69e:	f88c 3000 	strb.w	r3, [ip]
     6a2:	e7f7      	b.n	694 <extract_flags+0xb4>

000006a4 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     6a8:	b091      	sub	sp, #68	; 0x44
     6aa:	4606      	mov	r6, r0
     6ac:	460d      	mov	r5, r1
     6ae:	4691      	mov	r9, r2
     6b0:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     6b2:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     6b4:	f899 0000 	ldrb.w	r0, [r9]
     6b8:	2800      	cmp	r0, #0
     6ba:	f000 82b9 	beq.w	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		if (*fp != '%') {
     6be:	2825      	cmp	r0, #37	; 0x25
     6c0:	d008      	beq.n	6d4 <z_cbvprintf_impl+0x30>
			OUTC(*fp++);
     6c2:	f109 0901 	add.w	r9, r9, #1
     6c6:	4629      	mov	r1, r5
     6c8:	47b0      	blx	r6
     6ca:	2800      	cmp	r0, #0
     6cc:	f2c0 82b1 	blt.w	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     6d0:	3401      	adds	r4, #1
			continue;
     6d2:	e7ef      	b.n	6b4 <z_cbvprintf_impl+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     6d4:	2300      	movs	r3, #0
     6d6:	9304      	str	r3, [sp, #16]
     6d8:	9305      	str	r3, [sp, #20]
     6da:	9306      	str	r3, [sp, #24]
     6dc:	9307      	str	r3, [sp, #28]
     6de:	9308      	str	r3, [sp, #32]
     6e0:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
     6e2:	4649      	mov	r1, r9
     6e4:	a806      	add	r0, sp, #24
     6e6:	f004 fd86 	bl	51f6 <extract_conversion>
     6ea:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     6ec:	f89d 3019 	ldrb.w	r3, [sp, #25]
     6f0:	f013 0f01 	tst.w	r3, #1
     6f4:	f000 8097 	beq.w	826 <CONFIG_ISR_STACK_SIZE+0x26>
			width = va_arg(ap, int);
     6f8:	9b03      	ldr	r3, [sp, #12]
     6fa:	1d1a      	adds	r2, r3, #4
     6fc:	9203      	str	r2, [sp, #12]
     6fe:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     700:	2f00      	cmp	r7, #0
     702:	f2c0 8088 	blt.w	816 <CONFIG_ISR_STACK_SIZE+0x16>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     706:	f89d 3019 	ldrb.w	r3, [sp, #25]
     70a:	f013 0f04 	tst.w	r3, #4
     70e:	f000 809c 	beq.w	84a <CONFIG_ISR_STACK_SIZE+0x4a>
			int arg = va_arg(ap, int);
     712:	9b03      	ldr	r3, [sp, #12]
     714:	1d1a      	adds	r2, r3, #4
     716:	9203      	str	r2, [sp, #12]
     718:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
     71c:	f1ba 0f00 	cmp.w	sl, #0
     720:	f2c0 808a 	blt.w	838 <CONFIG_ISR_STACK_SIZE+0x38>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     724:	2300      	movs	r3, #0
     726:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
     728:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     72a:	f89d 301a 	ldrb.w	r3, [sp, #26]
     72e:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     732:	f89d 1019 	ldrb.w	r1, [sp, #25]
     736:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     73a:	2b01      	cmp	r3, #1
     73c:	f000 808e 	beq.w	85c <CONFIG_ISR_STACK_SIZE+0x5c>
			if (length_mod == LENGTH_HH) {
				value->sint = (signed char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     740:	2b02      	cmp	r3, #2
     742:	f000 80d3 	beq.w	8ec <CONFIG_ISR_STACK_SIZE+0xec>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     746:	2b04      	cmp	r3, #4
     748:	f000 8124 	beq.w	994 <CONFIG_ISR_STACK_SIZE+0x194>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     74c:	2b03      	cmp	r3, #3
     74e:	f000 813b 	beq.w	9c8 <CONFIG_ISR_STACK_SIZE+0x1c8>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     752:	f89d 8018 	ldrb.w	r8, [sp, #24]
     756:	f018 0b03 	ands.w	fp, r8, #3
     75a:	f040 813b 	bne.w	9d4 <CONFIG_ISR_STACK_SIZE+0x1d4>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     75e:	f89d 301b 	ldrb.w	r3, [sp, #27]
     762:	3b25      	subs	r3, #37	; 0x25
     764:	2b53      	cmp	r3, #83	; 0x53
     766:	f200 81ca 	bhi.w	afe <CONFIG_ISR_STACK_SIZE+0x2fe>
     76a:	e8df f013 	tbh	[pc, r3, lsl #1]
     76e:	0140      	.short	0x0140
     770:	01c801c8 	.word	0x01c801c8
     774:	01c801c8 	.word	0x01c801c8
     778:	01c801c8 	.word	0x01c801c8
     77c:	01c801c8 	.word	0x01c801c8
     780:	01c801c8 	.word	0x01c801c8
     784:	01c801c8 	.word	0x01c801c8
     788:	01c801c8 	.word	0x01c801c8
     78c:	01c801c8 	.word	0x01c801c8
     790:	01c801c8 	.word	0x01c801c8
     794:	01c801c8 	.word	0x01c801c8
     798:	01c801c8 	.word	0x01c801c8
     79c:	01c801c8 	.word	0x01c801c8
     7a0:	01c801c8 	.word	0x01c801c8
     7a4:	01c801c8 	.word	0x01c801c8
     7a8:	01c801c8 	.word	0x01c801c8
     7ac:	01c801c8 	.word	0x01c801c8
     7b0:	01c801c8 	.word	0x01c801c8
     7b4:	01c801c8 	.word	0x01c801c8
     7b8:	01c801c8 	.word	0x01c801c8
     7bc:	01c801c8 	.word	0x01c801c8
     7c0:	01c801c8 	.word	0x01c801c8
     7c4:	01c801c8 	.word	0x01c801c8
     7c8:	01c801c8 	.word	0x01c801c8
     7cc:	01c801c8 	.word	0x01c801c8
     7d0:	01c801c8 	.word	0x01c801c8
     7d4:	01c80181 	.word	0x01c80181
     7d8:	01c801c8 	.word	0x01c801c8
     7dc:	01c801c8 	.word	0x01c801c8
     7e0:	01c801c8 	.word	0x01c801c8
     7e4:	01c801c8 	.word	0x01c801c8
     7e8:	015e01c8 	.word	0x015e01c8
     7ec:	01c80167 	.word	0x01c80167
     7f0:	01c801c8 	.word	0x01c801c8
     7f4:	016701c8 	.word	0x016701c8
     7f8:	01c801c8 	.word	0x01c801c8
     7fc:	01c801c8 	.word	0x01c801c8
     800:	018101bd 	.word	0x018101bd
     804:	01c801a1 	.word	0x01c801a1
     808:	014d01c8 	.word	0x014d01c8
     80c:	018101c8 	.word	0x018101c8
     810:	01c801c8 	.word	0x01c801c8
     814:	0181      	.short	0x0181
				conv->flag_dash = true;
     816:	f89d 3018 	ldrb.w	r3, [sp, #24]
     81a:	f043 0304 	orr.w	r3, r3, #4
     81e:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
     822:	427f      	negs	r7, r7
     824:	e76f      	b.n	706 <z_cbvprintf_impl+0x62>
		} else if (conv->width_present) {
     826:	f99d 3018 	ldrsb.w	r3, [sp, #24]
     82a:	2b00      	cmp	r3, #0
     82c:	db02      	blt.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
		int width = -1;
     82e:	f04f 37ff 	mov.w	r7, #4294967295
     832:	e768      	b.n	706 <z_cbvprintf_impl+0x62>
			width = conv->width_value;
     834:	9f07      	ldr	r7, [sp, #28]
     836:	e766      	b.n	706 <z_cbvprintf_impl+0x62>
				conv->prec_present = false;
     838:	f89d 3019 	ldrb.w	r3, [sp, #25]
     83c:	f36f 0341 	bfc	r3, #1, #1
     840:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
     844:	f04f 3aff 	mov.w	sl, #4294967295
     848:	e76c      	b.n	724 <z_cbvprintf_impl+0x80>
		} else if (conv->prec_present) {
     84a:	f013 0f02 	tst.w	r3, #2
     84e:	d002      	beq.n	856 <CONFIG_ISR_STACK_SIZE+0x56>
			precision = conv->prec_value;
     850:	f8dd a020 	ldr.w	sl, [sp, #32]
     854:	e766      	b.n	724 <z_cbvprintf_impl+0x80>
		int precision = -1;
     856:	f04f 3aff 	mov.w	sl, #4294967295
     85a:	e763      	b.n	724 <z_cbvprintf_impl+0x80>
			switch (length_mod) {
     85c:	1ecb      	subs	r3, r1, #3
     85e:	2b04      	cmp	r3, #4
     860:	d804      	bhi.n	86c <CONFIG_ISR_STACK_SIZE+0x6c>
     862:	e8df f003 	tbb	[pc, r3]
     866:	1d0b      	.short	0x1d0b
     868:	3529      	.short	0x3529
     86a:	35          	.byte	0x35
     86b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     86c:	9b03      	ldr	r3, [sp, #12]
     86e:	1d1a      	adds	r2, r3, #4
     870:	9203      	str	r2, [sp, #12]
     872:	681b      	ldr	r3, [r3, #0]
     874:	17da      	asrs	r2, r3, #31
     876:	9304      	str	r3, [sp, #16]
     878:	9205      	str	r2, [sp, #20]
				break;
     87a:	e006      	b.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
					value->sint = va_arg(ap, long);
     87c:	9b03      	ldr	r3, [sp, #12]
     87e:	1d1a      	adds	r2, r3, #4
     880:	9203      	str	r2, [sp, #12]
     882:	681b      	ldr	r3, [r3, #0]
     884:	17da      	asrs	r2, r3, #31
     886:	9304      	str	r3, [sp, #16]
     888:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
     88a:	2901      	cmp	r1, #1
     88c:	d028      	beq.n	8e0 <CONFIG_ISR_STACK_SIZE+0xe0>
			} else if (length_mod == LENGTH_H) {
     88e:	2902      	cmp	r1, #2
     890:	f47f af5f 	bne.w	752 <z_cbvprintf_impl+0xae>
				value->sint = (short)value->sint;
     894:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
     898:	17da      	asrs	r2, r3, #31
     89a:	9304      	str	r3, [sp, #16]
     89c:	9205      	str	r2, [sp, #20]
     89e:	e758      	b.n	752 <z_cbvprintf_impl+0xae>
					(sint_value_type)va_arg(ap, long long);
     8a0:	9b03      	ldr	r3, [sp, #12]
     8a2:	3307      	adds	r3, #7
     8a4:	f023 0307 	bic.w	r3, r3, #7
     8a8:	f103 0208 	add.w	r2, r3, #8
     8ac:	9203      	str	r2, [sp, #12]
     8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     8b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     8b6:	e7e8      	b.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
					(sint_value_type)va_arg(ap, intmax_t);
     8b8:	9b03      	ldr	r3, [sp, #12]
     8ba:	3307      	adds	r3, #7
     8bc:	f023 0307 	bic.w	r3, r3, #7
     8c0:	f103 0208 	add.w	r2, r3, #8
     8c4:	9203      	str	r2, [sp, #12]
     8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     8ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     8ce:	e7dc      	b.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     8d0:	9b03      	ldr	r3, [sp, #12]
     8d2:	1d1a      	adds	r2, r3, #4
     8d4:	9203      	str	r2, [sp, #12]
     8d6:	681b      	ldr	r3, [r3, #0]
     8d8:	17da      	asrs	r2, r3, #31
				value->sint =
     8da:	9304      	str	r3, [sp, #16]
     8dc:	9205      	str	r2, [sp, #20]
				break;
     8de:	e7d4      	b.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
				value->sint = (signed char)value->sint;
     8e0:	f99d 3010 	ldrsb.w	r3, [sp, #16]
     8e4:	17da      	asrs	r2, r3, #31
     8e6:	9304      	str	r3, [sp, #16]
     8e8:	9205      	str	r2, [sp, #20]
     8ea:	e732      	b.n	752 <z_cbvprintf_impl+0xae>
			switch (length_mod) {
     8ec:	1ecb      	subs	r3, r1, #3
     8ee:	2b04      	cmp	r3, #4
     8f0:	d804      	bhi.n	8fc <CONFIG_ISR_STACK_SIZE+0xfc>
     8f2:	e8df f003 	tbb	[pc, r3]
     8f6:	1f0b      	.short	0x1f0b
     8f8:	4135      	.short	0x4135
     8fa:	41          	.byte	0x41
     8fb:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     8fc:	9b03      	ldr	r3, [sp, #12]
     8fe:	1d1a      	adds	r2, r3, #4
     900:	9203      	str	r2, [sp, #12]
     902:	681b      	ldr	r3, [r3, #0]
     904:	9304      	str	r3, [sp, #16]
     906:	2300      	movs	r3, #0
     908:	9305      	str	r3, [sp, #20]
				break;
     90a:	e01e      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
				    && (conv->specifier == 'c')) {
     90c:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
     910:	2b63      	cmp	r3, #99	; 0x63
     912:	d007      	beq.n	924 <CONFIG_ISR_STACK_SIZE+0x124>
					value->uint = va_arg(ap, unsigned long);
     914:	9b03      	ldr	r3, [sp, #12]
     916:	1d1a      	adds	r2, r3, #4
     918:	9203      	str	r2, [sp, #12]
     91a:	681b      	ldr	r3, [r3, #0]
     91c:	9304      	str	r3, [sp, #16]
     91e:	2300      	movs	r3, #0
     920:	9305      	str	r3, [sp, #20]
     922:	e012      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
					value->uint = (wchar_t)va_arg(ap,
     924:	9b03      	ldr	r3, [sp, #12]
     926:	1d1a      	adds	r2, r3, #4
     928:	9203      	str	r2, [sp, #12]
     92a:	681b      	ldr	r3, [r3, #0]
     92c:	9304      	str	r3, [sp, #16]
     92e:	2300      	movs	r3, #0
     930:	9305      	str	r3, [sp, #20]
     932:	e00a      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
					(uint_value_type)va_arg(ap,
     934:	9b03      	ldr	r3, [sp, #12]
     936:	3307      	adds	r3, #7
     938:	f023 0307 	bic.w	r3, r3, #7
     93c:	f103 0208 	add.w	r2, r3, #8
     940:	9203      	str	r2, [sp, #12]
     942:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     946:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
     94a:	2901      	cmp	r1, #1
     94c:	d01c      	beq.n	988 <CONFIG_ISR_STACK_SIZE+0x188>
			} else if (length_mod == LENGTH_H) {
     94e:	2902      	cmp	r1, #2
     950:	f47f aeff 	bne.w	752 <z_cbvprintf_impl+0xae>
				value->uint = (unsigned short)value->uint;
     954:	f8bd 3010 	ldrh.w	r3, [sp, #16]
     958:	9304      	str	r3, [sp, #16]
     95a:	2300      	movs	r3, #0
     95c:	9305      	str	r3, [sp, #20]
     95e:	e6f8      	b.n	752 <z_cbvprintf_impl+0xae>
					(uint_value_type)va_arg(ap,
     960:	9b03      	ldr	r3, [sp, #12]
     962:	3307      	adds	r3, #7
     964:	f023 0307 	bic.w	r3, r3, #7
     968:	f103 0208 	add.w	r2, r3, #8
     96c:	9203      	str	r2, [sp, #12]
     96e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     972:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     976:	e7e8      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
					(uint_value_type)va_arg(ap, size_t);
     978:	9b03      	ldr	r3, [sp, #12]
     97a:	1d1a      	adds	r2, r3, #4
     97c:	9203      	str	r2, [sp, #12]
     97e:	681b      	ldr	r3, [r3, #0]
				value->uint =
     980:	9304      	str	r3, [sp, #16]
     982:	2300      	movs	r3, #0
     984:	9305      	str	r3, [sp, #20]
				break;
     986:	e7e0      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
				value->uint = (unsigned char)value->uint;
     988:	f89d 3010 	ldrb.w	r3, [sp, #16]
     98c:	9304      	str	r3, [sp, #16]
     98e:	2300      	movs	r3, #0
     990:	9305      	str	r3, [sp, #20]
     992:	e6de      	b.n	752 <z_cbvprintf_impl+0xae>
			if (length_mod == LENGTH_UPPER_L) {
     994:	2908      	cmp	r1, #8
     996:	d00b      	beq.n	9b0 <CONFIG_ISR_STACK_SIZE+0x1b0>
				value->dbl = va_arg(ap, double);
     998:	9b03      	ldr	r3, [sp, #12]
     99a:	3307      	adds	r3, #7
     99c:	f023 0307 	bic.w	r3, r3, #7
     9a0:	f103 0208 	add.w	r2, r3, #8
     9a4:	9203      	str	r2, [sp, #12]
     9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
     9aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
     9ae:	e6d0      	b.n	752 <z_cbvprintf_impl+0xae>
				value->ldbl = va_arg(ap, long double);
     9b0:	9b03      	ldr	r3, [sp, #12]
     9b2:	3307      	adds	r3, #7
     9b4:	f023 0307 	bic.w	r3, r3, #7
     9b8:	f103 0208 	add.w	r2, r3, #8
     9bc:	9203      	str	r2, [sp, #12]
     9be:	e9d3 2300 	ldrd	r2, r3, [r3]
     9c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
     9c6:	e6c4      	b.n	752 <z_cbvprintf_impl+0xae>
			value->ptr = va_arg(ap, void *);
     9c8:	9b03      	ldr	r3, [sp, #12]
     9ca:	1d1a      	adds	r2, r3, #4
     9cc:	9203      	str	r2, [sp, #12]
     9ce:	681b      	ldr	r3, [r3, #0]
     9d0:	9304      	str	r3, [sp, #16]
     9d2:	e6be      	b.n	752 <z_cbvprintf_impl+0xae>
			OUTS(sp, fp);
     9d4:	9f02      	ldr	r7, [sp, #8]
     9d6:	463b      	mov	r3, r7
     9d8:	464a      	mov	r2, r9
     9da:	4629      	mov	r1, r5
     9dc:	4630      	mov	r0, r6
     9de:	f004 fcb0 	bl	5342 <outs>
     9e2:	2800      	cmp	r0, #0
     9e4:	f2c0 8125 	blt.w	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     9e8:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     9ea:	46b9      	mov	r9, r7
			continue;
     9ec:	e662      	b.n	6b4 <z_cbvprintf_impl+0x10>
		case '%':
			OUTC('%');
     9ee:	4629      	mov	r1, r5
     9f0:	2025      	movs	r0, #37	; 0x25
     9f2:	47b0      	blx	r6
     9f4:	2800      	cmp	r0, #0
     9f6:	f2c0 811c 	blt.w	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     9fa:	3401      	adds	r4, #1
		char sign = 0;
     9fc:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     9fe:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     a02:	f04f 0900 	mov.w	r9, #0
			break;
     a06:	e07f      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
		case 's': {
			bps = (const char *)value->ptr;
     a08:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
     a0c:	f1ba 0f00 	cmp.w	sl, #0
     a10:	db07      	blt.n	a22 <CONFIG_ISR_STACK_SIZE+0x222>
				len = strnlen(bps, precision);
     a12:	4651      	mov	r1, sl
     a14:	4648      	mov	r0, r9
     a16:	f004 fdd4 	bl	55c2 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     a1a:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
     a1e:	46d8      	mov	r8, fp
			precision = -1;

			break;
     a20:	e072      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
				len = strlen(bps);
     a22:	4648      	mov	r0, r9
     a24:	f004 fdc4 	bl	55b0 <strlen>
     a28:	e7f7      	b.n	a1a <CONFIG_ISR_STACK_SIZE+0x21a>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     a2a:	9b04      	ldr	r3, [sp, #16]
     a2c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
     a30:	46d8      	mov	r8, fp
			bpe = buf + 1;
     a32:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
     a36:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
     a3a:	e065      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     a3c:	f018 0f08 	tst.w	r8, #8
     a40:	d105      	bne.n	a4e <CONFIG_ISR_STACK_SIZE+0x24e>
				sign = '+';
			} else if (conv->flag_space) {
     a42:	f018 0810 	ands.w	r8, r8, #16
     a46:	d004      	beq.n	a52 <CONFIG_ISR_STACK_SIZE+0x252>
				sign = ' ';
     a48:	f04f 0820 	mov.w	r8, #32
     a4c:	e001      	b.n	a52 <CONFIG_ISR_STACK_SIZE+0x252>
				sign = '+';
     a4e:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     a52:	9a04      	ldr	r2, [sp, #16]
     a54:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
     a56:	2b00      	cmp	r3, #0
     a58:	db02      	blt.n	a60 <CONFIG_ISR_STACK_SIZE+0x260>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     a5a:	9204      	str	r2, [sp, #16]
     a5c:	9305      	str	r3, [sp, #20]
     a5e:	e008      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
				value->uint = (uint_value_type)-sint;
     a60:	4252      	negs	r2, r2
     a62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     a66:	9204      	str	r2, [sp, #16]
     a68:	9305      	str	r3, [sp, #20]
				sign = '-';
     a6a:	f04f 082d 	mov.w	r8, #45	; 0x2d
     a6e:	e000      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
		switch (conv->specifier) {
     a70:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     a72:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     a76:	9300      	str	r3, [sp, #0]
     a78:	ab0a      	add	r3, sp, #40	; 0x28
     a7a:	aa06      	add	r2, sp, #24
     a7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     a80:	f004 fbf0 	bl	5264 <encode_uint>
     a84:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     a86:	f1ba 0f00 	cmp.w	sl, #0
     a8a:	db6c      	blt.n	b66 <CONFIG_ISR_STACK_SIZE+0x366>
				size_t len = bpe - bps;
     a8c:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     a90:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     a94:	f89d 2018 	ldrb.w	r2, [sp, #24]
     a98:	f36f 1286 	bfc	r2, #6, #1
     a9c:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     aa0:	459a      	cmp	sl, r3
     aa2:	d963      	bls.n	b6c <CONFIG_ISR_STACK_SIZE+0x36c>
					conv->pad0_value = precision - (int)len;
     aa4:	ebaa 0303 	sub.w	r3, sl, r3
     aa8:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
     aaa:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     aae:	e02b      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     ab0:	9804      	ldr	r0, [sp, #16]
     ab2:	b928      	cbnz	r0, ac0 <CONFIG_ISR_STACK_SIZE+0x2c0>
		char sign = 0;
     ab4:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     ab6:	f8df a180 	ldr.w	sl, [pc, #384]	; c38 <CONFIG_ISR_STACK_SIZE+0x438>
			bps = "(nil)";
     aba:	f1aa 0905 	sub.w	r9, sl, #5
     abe:	e023      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     ac0:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     ac4:	9300      	str	r3, [sp, #0]
     ac6:	ab0a      	add	r3, sp, #40	; 0x28
     ac8:	aa06      	add	r2, sp, #24
     aca:	2100      	movs	r1, #0
     acc:	f004 fbca 	bl	5264 <encode_uint>
     ad0:	4681      	mov	r9, r0
				conv->altform_0c = true;
     ad2:	f89d 301a 	ldrb.w	r3, [sp, #26]
     ad6:	f043 0310 	orr.w	r3, r3, #16
     ada:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
     ade:	2378      	movs	r3, #120	; 0x78
     ae0:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
     ae4:	46d8      	mov	r8, fp
				goto prec_int_pad0;
     ae6:	e7ce      	b.n	a86 <CONFIG_ISR_STACK_SIZE+0x286>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     ae8:	4622      	mov	r2, r4
     aea:	9904      	ldr	r1, [sp, #16]
     aec:	a806      	add	r0, sp, #24
     aee:	f004 fc09 	bl	5304 <store_count>
		char sign = 0;
     af2:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     af4:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     af8:	f04f 0900 	mov.w	r9, #0
			}

			break;
     afc:	e004      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
		switch (conv->specifier) {
     afe:	46d8      	mov	r8, fp
     b00:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     b04:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     b08:	f1b9 0f00 	cmp.w	r9, #0
     b0c:	f000 808d 	beq.w	c2a <CONFIG_ISR_STACK_SIZE+0x42a>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     b10:	ebaa 0309 	sub.w	r3, sl, r9
		int pad_len = 0;

		if (sign != 0) {
     b14:	f1b8 0f00 	cmp.w	r8, #0
     b18:	d000      	beq.n	b1c <CONFIG_ISR_STACK_SIZE+0x31c>
			nj_len += 1U;
     b1a:	3301      	adds	r3, #1
		}

		if (conv->altform_0c) {
     b1c:	f89d 201a 	ldrb.w	r2, [sp, #26]
     b20:	f012 0f10 	tst.w	r2, #16
     b24:	d025      	beq.n	b72 <CONFIG_ISR_STACK_SIZE+0x372>
			nj_len += 2U;
     b26:	3302      	adds	r3, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     b28:	9907      	ldr	r1, [sp, #28]
     b2a:	440b      	add	r3, r1
		if (conv->pad_fp) {
     b2c:	f012 0f40 	tst.w	r2, #64	; 0x40
     b30:	d001      	beq.n	b36 <CONFIG_ISR_STACK_SIZE+0x336>
			nj_len += conv->pad0_pre_exp;
     b32:	9a08      	ldr	r2, [sp, #32]
     b34:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     b36:	2f00      	cmp	r7, #0
     b38:	dd31      	ble.n	b9e <CONFIG_ISR_STACK_SIZE+0x39e>
			width -= (int)nj_len;
     b3a:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     b3c:	f89d 3018 	ldrb.w	r3, [sp, #24]
     b40:	f013 0f04 	tst.w	r3, #4
     b44:	d12b      	bne.n	b9e <CONFIG_ISR_STACK_SIZE+0x39e>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     b46:	f013 0f40 	tst.w	r3, #64	; 0x40
     b4a:	d017      	beq.n	b7c <CONFIG_ISR_STACK_SIZE+0x37c>
					if (sign != 0) {
     b4c:	f1b8 0f00 	cmp.w	r8, #0
     b50:	d017      	beq.n	b82 <CONFIG_ISR_STACK_SIZE+0x382>
						OUTC(sign);
     b52:	4629      	mov	r1, r5
     b54:	4640      	mov	r0, r8
     b56:	47b0      	blx	r6
     b58:	2800      	cmp	r0, #0
     b5a:	db6a      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     b5c:	3401      	adds	r4, #1
						sign = 0;
     b5e:	46d8      	mov	r8, fp
					}
					pad = '0';
     b60:	f04f 0b30 	mov.w	fp, #48	; 0x30
     b64:	e00f      	b.n	b86 <CONFIG_ISR_STACK_SIZE+0x386>
		const char *bpe = buf + sizeof(buf);
     b66:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     b6a:	e7cd      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
     b6c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     b70:	e7ca      	b.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
		} else if (conv->altform_0) {
     b72:	f012 0f08 	tst.w	r2, #8
     b76:	d0d7      	beq.n	b28 <CONFIG_ISR_STACK_SIZE+0x328>
			nj_len += 1U;
     b78:	3301      	adds	r3, #1
     b7a:	e7d5      	b.n	b28 <CONFIG_ISR_STACK_SIZE+0x328>
				char pad = ' ';
     b7c:	f04f 0b20 	mov.w	fp, #32
     b80:	e001      	b.n	b86 <CONFIG_ISR_STACK_SIZE+0x386>
					pad = '0';
     b82:	f04f 0b30 	mov.w	fp, #48	; 0x30
     b86:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     b88:	1e5f      	subs	r7, r3, #1
     b8a:	2b00      	cmp	r3, #0
     b8c:	dd07      	ble.n	b9e <CONFIG_ISR_STACK_SIZE+0x39e>
					OUTC(pad);
     b8e:	4629      	mov	r1, r5
     b90:	4658      	mov	r0, fp
     b92:	47b0      	blx	r6
     b94:	2800      	cmp	r0, #0
     b96:	db4c      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     b98:	3401      	adds	r4, #1
				while (width-- > 0) {
     b9a:	463b      	mov	r3, r7
     b9c:	e7f4      	b.n	b88 <CONFIG_ISR_STACK_SIZE+0x388>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     b9e:	f1b8 0f00 	cmp.w	r8, #0
     ba2:	d005      	beq.n	bb0 <CONFIG_ISR_STACK_SIZE+0x3b0>
			OUTC(sign);
     ba4:	4629      	mov	r1, r5
     ba6:	4640      	mov	r0, r8
     ba8:	47b0      	blx	r6
     baa:	2800      	cmp	r0, #0
     bac:	db41      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     bae:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     bb0:	f89d 301a 	ldrb.w	r3, [sp, #26]
     bb4:	f3c3 1200 	ubfx	r2, r3, #4, #1
     bb8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     bbc:	431a      	orrs	r2, r3
     bbe:	d005      	beq.n	bcc <CONFIG_ISR_STACK_SIZE+0x3cc>
				OUTC('0');
     bc0:	4629      	mov	r1, r5
     bc2:	2030      	movs	r0, #48	; 0x30
     bc4:	47b0      	blx	r6
     bc6:	2800      	cmp	r0, #0
     bc8:	db33      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     bca:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     bcc:	f89d 301a 	ldrb.w	r3, [sp, #26]
     bd0:	f013 0f10 	tst.w	r3, #16
     bd4:	d006      	beq.n	be4 <CONFIG_ISR_STACK_SIZE+0x3e4>
				OUTC(conv->specifier);
     bd6:	4629      	mov	r1, r5
     bd8:	f89d 001b 	ldrb.w	r0, [sp, #27]
     bdc:	47b0      	blx	r6
     bde:	2800      	cmp	r0, #0
     be0:	db27      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     be2:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     be4:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
     be6:	f103 38ff 	add.w	r8, r3, #4294967295
     bea:	2b00      	cmp	r3, #0
     bec:	dd07      	ble.n	bfe <CONFIG_ISR_STACK_SIZE+0x3fe>
				OUTC('0');
     bee:	4629      	mov	r1, r5
     bf0:	2030      	movs	r0, #48	; 0x30
     bf2:	47b0      	blx	r6
     bf4:	2800      	cmp	r0, #0
     bf6:	db1c      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     bf8:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     bfa:	4643      	mov	r3, r8
     bfc:	e7f3      	b.n	be6 <CONFIG_ISR_STACK_SIZE+0x3e6>
			}

			OUTS(bps, bpe);
     bfe:	4653      	mov	r3, sl
     c00:	464a      	mov	r2, r9
     c02:	4629      	mov	r1, r5
     c04:	4630      	mov	r0, r6
     c06:	f004 fb9c 	bl	5342 <outs>
     c0a:	2800      	cmp	r0, #0
     c0c:	db11      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     c0e:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     c10:	2f00      	cmp	r7, #0
     c12:	dd07      	ble.n	c24 <CONFIG_ISR_STACK_SIZE+0x424>
			OUTC(' ');
     c14:	4629      	mov	r1, r5
     c16:	2020      	movs	r0, #32
     c18:	47b0      	blx	r6
     c1a:	2800      	cmp	r0, #0
     c1c:	db09      	blt.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
     c1e:	3401      	adds	r4, #1
			--width;
     c20:	3f01      	subs	r7, #1
     c22:	e7f5      	b.n	c10 <CONFIG_ISR_STACK_SIZE+0x410>
		fp = extract_conversion(conv, sp);
     c24:	f8dd 9008 	ldr.w	r9, [sp, #8]
     c28:	e544      	b.n	6b4 <z_cbvprintf_impl+0x10>
     c2a:	f8dd 9008 	ldr.w	r9, [sp, #8]
     c2e:	e541      	b.n	6b4 <z_cbvprintf_impl+0x10>
		}
	}

	return count;
     c30:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     c32:	b011      	add	sp, #68	; 0x44
     c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     c38:	00006c61 	.word	0x00006c61

00000c3c <sys_reboot>:
#include <zephyr/sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     c3c:	b508      	push	{r3, lr}
     c3e:	f04f 0220 	mov.w	r2, #32
     c42:	f3ef 8311 	mrs	r3, BASEPRI
     c46:	f382 8812 	msr	BASEPRI_MAX, r2
     c4a:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     c4e:	f004 fc1f 	bl	5490 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     c52:	4803      	ldr	r0, [pc, #12]	; (c60 <sys_reboot+0x24>)
     c54:	f003 ffc8 	bl	4be8 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     c58:	f000 fb30 	bl	12bc <arch_cpu_idle>
     c5c:	e7fc      	b.n	c58 <sys_reboot+0x1c>
     c5e:	bf00      	nop
     c60:	00006c64 	.word	0x00006c64

00000c64 <nrfx_coredep_delay_us>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     c64:	b168      	cbz	r0, c82 <nrfx_coredep_delay_us+0x1e>
{
     c66:	b508      	push	{r3, lr}
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     c68:	4a06      	ldr	r2, [pc, #24]	; (c84 <nrfx_coredep_delay_us+0x20>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
     c6a:	4b07      	ldr	r3, [pc, #28]	; (c88 <nrfx_coredep_delay_us+0x24>)
     c6c:	681b      	ldr	r3, [r3, #0]
     c6e:	4907      	ldr	r1, [pc, #28]	; (c8c <nrfx_coredep_delay_us+0x28>)
     c70:	fba1 1303 	umull	r1, r3, r1, r3
     c74:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
     c76:	fb00 f003 	mul.w	r0, r0, r3
     c7a:	f042 0301 	orr.w	r3, r2, #1
     c7e:	4798      	blx	r3
}
     c80:	bd08      	pop	{r3, pc}
     c82:	4770      	bx	lr
     c84:	00006c20 	.word	0x00006c20
     c88:	20000048 	.word	0x20000048
     c8c:	431bde83 	.word	0x431bde83

00000c90 <nrf53_anomaly_160_workaround>:
{
	/* This part is supposed to be removed once the writes are available
	 * in hal_nordic/nrfx/MDK.
	 */
#if defined(CONFIG_SOC_NRF5340_CPUAPP) && !defined(CONFIG_TRUSTED_EXECUTION_NONSECURE)
	*((volatile uint32_t *)0x5000470C) = 0x7Eul;
     c90:	4b0f      	ldr	r3, [pc, #60]	; (cd0 <nrf53_anomaly_160_workaround+0x40>)
     c92:	227e      	movs	r2, #126	; 0x7e
     c94:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
	*((volatile uint32_t *)0x5000493C) = 0x7Eul;
     c98:	f8c3 293c 	str.w	r2, [r3, #2364]	; 0x93c
	*((volatile uint32_t *)0x50002118) = 0x7Ful;
     c9c:	4a0d      	ldr	r2, [pc, #52]	; (cd4 <nrf53_anomaly_160_workaround+0x44>)
     c9e:	237f      	movs	r3, #127	; 0x7f
     ca0:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
	*((volatile uint32_t *)0x50039E04) = 0x0ul;
     ca4:	490c      	ldr	r1, [pc, #48]	; (cd8 <nrf53_anomaly_160_workaround+0x48>)
     ca6:	2300      	movs	r3, #0
     ca8:	f8c1 3e04 	str.w	r3, [r1, #3588]	; 0xe04
	*((volatile uint32_t *)0x50039E08) = 0x0ul;
     cac:	f8c1 3e08 	str.w	r3, [r1, #3592]	; 0xe08
	*((volatile uint32_t *)0x50101110) = 0x0ul;
     cb0:	f501 2148 	add.w	r1, r1, #819200	; 0xc8000
     cb4:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
	*((volatile uint32_t *)0x50002124) = 0x0ul;
     cb8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
	*((volatile uint32_t *)0x5000212C) = 0x0ul;
     cbc:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
	*((volatile uint32_t *)0x502012A0) = 0x0ul;
     cc0:	f502 12ff 	add.w	r2, r2, #2088960	; 0x1fe000
     cc4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
     cc8:	f8c2 32a0 	str.w	r3, [r2, #672]	; 0x2a0
	*((volatile uint32_t *)0x41080E08) = 0x0ul;
	*((volatile uint32_t *)0x41002124) = 0x0ul;
	*((volatile uint32_t *)0x4100212C) = 0x0ul;
	*((volatile uint32_t *)0x41101110) = 0x0ul;
#endif
}
     ccc:	4770      	bx	lr
     cce:	bf00      	nop
     cd0:	50004000 	.word	0x50004000
     cd4:	50002000 	.word	0x50002000
     cd8:	50039000 	.word	0x50039000

00000cdc <nordicsemi_nrf53_init>:
	return true;
}
#endif /* CONFIG_SOC_NRF53_ANOMALY_160_WORKAROUND */

static int nordicsemi_nrf53_init(const struct device *arg)
{
     cdc:	b570      	push	{r4, r5, r6, lr}
     cde:	f04f 0320 	mov.w	r3, #32
     ce2:	f3ef 8611 	mrs	r6, BASEPRI
     ce6:	f383 8812 	msr	BASEPRI_MAX, r3
     cea:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
     cee:	2501      	movs	r5, #1
     cf0:	4b12      	ldr	r3, [pc, #72]	; (d3c <nordicsemi_nrf53_init+0x60>)
     cf2:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
     cf6:	4c12      	ldr	r4, [pc, #72]	; (d40 <nordicsemi_nrf53_init+0x64>)
     cf8:	2302      	movs	r3, #2
     cfa:	f8c4 36d0 	str.w	r3, [r4, #1744]	; 0x6d0

#if NRF_GPIO_HAS_SEL
NRF_STATIC_INLINE void nrf_gpio_pin_control_select(uint32_t pin_number, nrf_gpio_pin_sel_t ctrl)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     cfe:	4a11      	ldr	r2, [pc, #68]	; (d44 <nordicsemi_nrf53_init+0x68>)
     d00:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
     d04:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     d08:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     d0c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     d10:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
     d14:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     d18:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     d1c:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	nrf_oscillators_hfxo_cap_set(NRF_OSCILLATORS, false, 0);
#endif

#if defined(CONFIG_SOC_NRF53_ANOMALY_160_WORKAROUND)
	/* This needs to be done before DC/DC operation is enabled. */
	nrf53_anomaly_160_workaround();
     d20:	f7ff ffb6 	bl	c90 <nrf53_anomaly_160_workaround>
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
     d24:	f8c4 5704 	str.w	r5, [r4, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
     d28:	f8c4 5904 	str.w	r5, [r4, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
     d2c:	f8c4 5b00 	str.w	r5, [r4, #2816]	; 0xb00
	__asm__ volatile(
     d30:	f386 8811 	msr	BASEPRI, r6
     d34:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     d38:	2000      	movs	r0, #0
     d3a:	bd70      	pop	{r4, r5, r6, pc}
     d3c:	50001000 	.word	0x50001000
     d40:	50004000 	.word	0x50004000
     d44:	50842500 	.word	0x50842500

00000d48 <z_arm_on_enter_cpu_idle>:
{
     d48:	b538      	push	{r3, r4, r5, lr}
	uint8_t oldest = (current + 1) % ARRAY_SIZE(timestamps);
     d4a:	4b1e      	ldr	r3, [pc, #120]	; (dc4 <z_arm_on_enter_cpu_idle+0x7c>)
     d4c:	781b      	ldrb	r3, [r3, #0]
     d4e:	3301      	adds	r3, #1
     d50:	4a1d      	ldr	r2, [pc, #116]	; (dc8 <z_arm_on_enter_cpu_idle+0x80>)
     d52:	fba2 1203 	umull	r1, r2, r2, r3
     d56:	f402 71fe 	and.w	r1, r2, #508	; 0x1fc
     d5a:	eb01 0292 	add.w	r2, r1, r2, lsr #2
     d5e:	1a9c      	subs	r4, r3, r2
     d60:	b2e5      	uxtb	r5, r4
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
     d62:	f005 f8b8 	bl	5ed6 <sys_clock_cycle_get_32>
	if (timestamps_filled &&
     d66:	4b19      	ldr	r3, [pc, #100]	; (dcc <z_arm_on_enter_cpu_idle+0x84>)
     d68:	781b      	ldrb	r3, [r3, #0]
     d6a:	b12b      	cbz	r3, d78 <z_arm_on_enter_cpu_idle+0x30>
	    (now - timestamps[oldest]) < (window_cycles + 1)) {
     d6c:	4a18      	ldr	r2, [pc, #96]	; (dd0 <z_arm_on_enter_cpu_idle+0x88>)
     d6e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
     d72:	1ac0      	subs	r0, r0, r3
	if (timestamps_filled &&
     d74:	2807      	cmp	r0, #7
     d76:	d91c      	bls.n	db2 <z_arm_on_enter_cpu_idle+0x6a>
	suppress_warning = false;
     d78:	4b16      	ldr	r3, [pc, #88]	; (dd4 <z_arm_on_enter_cpu_idle+0x8c>)
     d7a:	2200      	movs	r2, #0
     d7c:	701a      	strb	r2, [r3, #0]
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_power_event_check(NRF_POWER_Type const * p_reg, nrf_power_event_t event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
     d7e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     d82:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
	if (nrf_power_event_check(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER)) {
     d86:	b15b      	cbz	r3, da0 <z_arm_on_enter_cpu_idle+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     d88:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     d8c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
     d90:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
		current = oldest;
     d94:	4b0b      	ldr	r3, [pc, #44]	; (dc4 <z_arm_on_enter_cpu_idle+0x7c>)
     d96:	701d      	strb	r5, [r3, #0]
		if (current == 0) {
     d98:	b915      	cbnz	r5, da0 <z_arm_on_enter_cpu_idle+0x58>
			timestamps_filled = true;
     d9a:	4b0c      	ldr	r3, [pc, #48]	; (dcc <z_arm_on_enter_cpu_idle+0x84>)
     d9c:	2201      	movs	r2, #1
     d9e:	701a      	strb	r2, [r3, #0]
	timestamps[current] = k_cycle_get_32();
     da0:	4b08      	ldr	r3, [pc, #32]	; (dc4 <z_arm_on_enter_cpu_idle+0x7c>)
     da2:	781c      	ldrb	r4, [r3, #0]
     da4:	f005 f897 	bl	5ed6 <sys_clock_cycle_get_32>
     da8:	4b09      	ldr	r3, [pc, #36]	; (dd0 <z_arm_on_enter_cpu_idle+0x88>)
     daa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	return true;
     dae:	2001      	movs	r0, #1
}
     db0:	bd38      	pop	{r3, r4, r5, pc}
		if (!suppress_warning) {
     db2:	4b08      	ldr	r3, [pc, #32]	; (dd4 <z_arm_on_enter_cpu_idle+0x8c>)
     db4:	781b      	ldrb	r3, [r3, #0]
     db6:	b913      	cbnz	r3, dbe <z_arm_on_enter_cpu_idle+0x76>
			suppress_warning = true;
     db8:	4b06      	ldr	r3, [pc, #24]	; (dd4 <z_arm_on_enter_cpu_idle+0x8c>)
     dba:	2201      	movs	r2, #1
     dbc:	701a      	strb	r2, [r3, #0]
		return false;
     dbe:	2000      	movs	r0, #0
     dc0:	e7f6      	b.n	db0 <z_arm_on_enter_cpu_idle+0x68>
     dc2:	bf00      	nop
     dc4:	20000b7a 	.word	0x20000b7a
     dc8:	cccccccd 	.word	0xcccccccd
     dcc:	20000b79 	.word	0x20000b79
     dd0:	20000318 	.word	0x20000318
     dd4:	20000b78 	.word	0x20000b78

00000dd8 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
     dd8:	2806      	cmp	r0, #6
     dda:	d000      	beq.n	dde <pm_state_set+0x6>
     ddc:	4770      	bx	lr
{
     dde:	b508      	push	{r3, lr}
	case PM_STATE_SOFT_OFF:
		nrf_regulators_system_off(NRF_REGULATORS);
     de0:	4801      	ldr	r0, [pc, #4]	; (de8 <pm_state_set+0x10>)
     de2:	f004 facd 	bl	5380 <nrf_regulators_system_off>
     de6:	bf00      	nop
     de8:	50004000 	.word	0x50004000

00000dec <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     dec:	f001 beb2 	b.w	2b54 <SystemInit>

00000df0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     df0:	b570      	push	{r4, r5, r6, lr}
     df2:	4605      	mov	r5, r0
	__asm__ volatile(
     df4:	f04f 0320 	mov.w	r3, #32
     df8:	f3ef 8611 	mrs	r6, BASEPRI
     dfc:	f383 8812 	msr	BASEPRI_MAX, r3
     e00:	f3bf 8f6f 	isb	sy
     e04:	4b0e      	ldr	r3, [pc, #56]	; (e40 <pm_state_notify+0x50>)
     e06:	681c      	ldr	r4, [r3, #0]
     e08:	e00d      	b.n	e26 <pm_state_notify+0x36>
	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
		if (entering_state) {
			callback = notifier->state_entry;
		} else {
			callback = notifier->state_exit;
     e0a:	68a2      	ldr	r2, [r4, #8]
		}

		if (callback) {
     e0c:	b13a      	cbz	r2, e1e <pm_state_notify+0x2e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     e0e:	4b0d      	ldr	r3, [pc, #52]	; (e44 <pm_state_notify+0x54>)
     e10:	7d1b      	ldrb	r3, [r3, #20]
     e12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
     e16:	490c      	ldr	r1, [pc, #48]	; (e48 <pm_state_notify+0x58>)
     e18:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
     e1c:	4790      	blx	r2
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     e1e:	4623      	mov	r3, r4
	return node->next;
     e20:	6824      	ldr	r4, [r4, #0]
     e22:	b104      	cbz	r4, e26 <pm_state_notify+0x36>
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
     e24:	b123      	cbz	r3, e30 <pm_state_notify+0x40>
     e26:	b12c      	cbz	r4, e34 <pm_state_notify+0x44>
		if (entering_state) {
     e28:	2d00      	cmp	r5, #0
     e2a:	d0ee      	beq.n	e0a <pm_state_notify+0x1a>
			callback = notifier->state_entry;
     e2c:	6862      	ldr	r2, [r4, #4]
     e2e:	e7ed      	b.n	e0c <pm_state_notify+0x1c>
     e30:	461c      	mov	r4, r3
     e32:	e7f8      	b.n	e26 <pm_state_notify+0x36>
	__asm__ volatile(
     e34:	f386 8811 	msr	BASEPRI, r6
     e38:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     e3c:	bd70      	pop	{r4, r5, r6, pc}
     e3e:	bf00      	nop
     e40:	20000344 	.word	0x20000344
     e44:	20000964 	.word	0x20000964
     e48:	20000338 	.word	0x20000338

00000e4c <pm_exit_pos_ops>:
{
     e4c:	b508      	push	{r3, lr}
	if (pm_state_exit_post_ops != NULL) {
     e4e:	4b06      	ldr	r3, [pc, #24]	; (e68 <pm_exit_pos_ops+0x1c>)
     e50:	b123      	cbz	r3, e5c <pm_exit_pos_ops+0x10>
		pm_state_exit_post_ops(info->state, info->substate_id);
     e52:	7841      	ldrb	r1, [r0, #1]
     e54:	7800      	ldrb	r0, [r0, #0]
     e56:	f004 fa9a 	bl	538e <pm_state_exit_post_ops>
}
     e5a:	bd08      	pop	{r3, pc}
     e5c:	2300      	movs	r3, #0
     e5e:	f383 8811 	msr	BASEPRI, r3
     e62:	f3bf 8f6f 	isb	sy
     e66:	e7f8      	b.n	e5a <pm_exit_pos_ops+0xe>
     e68:	0000538f 	.word	0x0000538f

00000e6c <pm_system_resume>:

void pm_system_resume(void)
{
     e6c:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     e6e:	4b0e      	ldr	r3, [pc, #56]	; (ea8 <pm_system_resume+0x3c>)
     e70:	7d1c      	ldrb	r4, [r3, #20]
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     e72:	4621      	mov	r1, r4
     e74:	480d      	ldr	r0, [pc, #52]	; (eac <pm_system_resume+0x40>)
     e76:	f004 fa90 	bl	539a <atomic_test_and_clear_bit>
     e7a:	b900      	cbnz	r0, e7e <pm_system_resume+0x12>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
     e7c:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
     e7e:	0065      	lsls	r5, r4, #1
     e80:	eb04 0044 	add.w	r0, r4, r4, lsl #1
     e84:	4e0a      	ldr	r6, [pc, #40]	; (eb0 <pm_system_resume+0x44>)
     e86:	eb06 0080 	add.w	r0, r6, r0, lsl #2
     e8a:	f7ff ffdf 	bl	e4c <pm_exit_pos_ops>
		pm_state_notify(false);
     e8e:	2000      	movs	r0, #0
     e90:	f7ff ffae 	bl	df0 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e94:	192b      	adds	r3, r5, r4
     e96:	0099      	lsls	r1, r3, #2
     e98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
     e9c:	2200      	movs	r2, #0
     e9e:	5072      	str	r2, [r6, r1]
     ea0:	605a      	str	r2, [r3, #4]
     ea2:	609a      	str	r2, [r3, #8]
}
     ea4:	e7ea      	b.n	e7c <pm_system_resume+0x10>
     ea6:	bf00      	nop
     ea8:	20000964 	.word	0x20000964
     eac:	2000034c 	.word	0x2000034c
     eb0:	20000338 	.word	0x20000338

00000eb4 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     eb6:	4605      	mov	r5, r0
	uint8_t id = CURRENT_CPU;
     eb8:	4b38      	ldr	r3, [pc, #224]	; (f9c <pm_system_suspend+0xe8>)
     eba:	7d1c      	ldrb	r4, [r3, #20]
	__asm__ volatile(
     ebc:	f04f 0320 	mov.w	r3, #32
     ec0:	f3ef 8611 	mrs	r6, BASEPRI
     ec4:	f383 8812 	msr	BASEPRI_MAX, r3
     ec8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
     ecc:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     ed0:	4b33      	ldr	r3, [pc, #204]	; (fa0 <pm_system_suspend+0xec>)
     ed2:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
     ed6:	2b00      	cmp	r3, #0
     ed8:	d039      	beq.n	f4e <pm_system_suspend+0x9a>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
     eda:	4b32      	ldr	r3, [pc, #200]	; (fa4 <pm_system_suspend+0xf0>)
     edc:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
     ee0:	4f2f      	ldr	r7, [pc, #188]	; (fa0 <pm_system_suspend+0xec>)
     ee2:	ea4f 0e82 	mov.w	lr, r2, lsl #2
     ee6:	eb07 0382 	add.w	r3, r7, r2, lsl #2
     eea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     eee:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
     ef2:	2300      	movs	r3, #0
     ef4:	f807 300e 	strb.w	r3, [r7, lr]
	__asm__ volatile(
     ef8:	f386 8811 	msr	BASEPRI, r6
     efc:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     f00:	eb04 0344 	add.w	r3, r4, r4, lsl #1
     f04:	4a27      	ldr	r2, [pc, #156]	; (fa4 <pm_system_suspend+0xf0>)
     f06:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     f0a:	2b00      	cmp	r3, #0
     f0c:	d044      	beq.n	f98 <pm_system_suspend+0xe4>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
     f0e:	f1b5 3fff 	cmp.w	r5, #4294967295
     f12:	d12b      	bne.n	f6c <pm_system_suspend+0xb8>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     f14:	f003 f804 	bl	3f20 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     f18:	2001      	movs	r0, #1
     f1a:	f7ff ff69 	bl	df0 <pm_state_notify>
	atomic_set_bit(z_post_ops_required, id);
     f1e:	4621      	mov	r1, r4
     f20:	4821      	ldr	r0, [pc, #132]	; (fa8 <pm_system_suspend+0xf4>)
     f22:	f004 fa52 	bl	53ca <atomic_set_bit>
	if (pm_state_set != NULL) {
     f26:	4b21      	ldr	r3, [pc, #132]	; (fac <pm_system_suspend+0xf8>)
     f28:	b15b      	cbz	r3, f42 <pm_system_suspend+0x8e>
		pm_state_set(info->state, info->substate_id);
     f2a:	4a1e      	ldr	r2, [pc, #120]	; (fa4 <pm_system_suspend+0xf0>)
     f2c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
     f30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     f34:	eb04 0444 	add.w	r4, r4, r4, lsl #1
     f38:	7859      	ldrb	r1, [r3, #1]
     f3a:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
     f3e:	f7ff ff4b 	bl	dd8 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
     f42:	f7ff ff93 	bl	e6c <pm_system_resume>
	k_sched_unlock();
     f46:	f003 f9ed 	bl	4324 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
     f4a:	2001      	movs	r0, #1
}
     f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		info = pm_policy_next_state(id, ticks);
     f4e:	4601      	mov	r1, r0
     f50:	4620      	mov	r0, r4
     f52:	f000 f831 	bl	fb8 <pm_policy_next_state>
		if (info != NULL) {
     f56:	2800      	cmp	r0, #0
     f58:	d0ce      	beq.n	ef8 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
     f5a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
     f5e:	4b11      	ldr	r3, [pc, #68]	; (fa4 <pm_system_suspend+0xf0>)
     f60:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     f64:	c807      	ldmia	r0, {r0, r1, r2}
     f66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
     f6a:	e7c5      	b.n	ef8 <pm_system_suspend+0x44>
		     k_us_to_ticks_ceil32(
     f6c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     f70:	4b0c      	ldr	r3, [pc, #48]	; (fa4 <pm_system_suspend+0xf0>)
     f72:	eb03 0382 	add.w	r3, r3, r2, lsl #2
     f76:	6898      	ldr	r0, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     f78:	0c41      	lsrs	r1, r0, #17
     f7a:	03c0      	lsls	r0, r0, #15
     f7c:	4b0c      	ldr	r3, [pc, #48]	; (fb0 <pm_system_suspend+0xfc>)
     f7e:	18c0      	adds	r0, r0, r3
     f80:	4a0c      	ldr	r2, [pc, #48]	; (fb4 <pm_system_suspend+0x100>)
     f82:	f04f 0300 	mov.w	r3, #0
     f86:	f141 0100 	adc.w	r1, r1, #0
     f8a:	f7ff f8e3 	bl	154 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
     f8e:	2101      	movs	r1, #1
     f90:	1a28      	subs	r0, r5, r0
     f92:	f005 fc3a 	bl	680a <z_set_timeout_expiry>
     f96:	e7bd      	b.n	f14 <pm_system_suspend+0x60>
		return false;
     f98:	2000      	movs	r0, #0
     f9a:	e7d7      	b.n	f4c <pm_system_suspend+0x98>
     f9c:	20000964 	.word	0x20000964
     fa0:	2000032c 	.word	0x2000032c
     fa4:	20000338 	.word	0x20000338
     fa8:	2000034c 	.word	0x2000034c
     fac:	00000dd9 	.word	0x00000dd9
     fb0:	000f423f 	.word	0x000f423f
     fb4:	000f4240 	.word	0x000f4240

00000fb8 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     fbc:	b082      	sub	sp, #8
     fbe:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     fc0:	a901      	add	r1, sp, #4
     fc2:	f000 f845 	bl	1050 <pm_state_cpu_get_all>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     fc6:	1e44      	subs	r4, r0, #1
     fc8:	b224      	sxth	r4, r4
     fca:	e007      	b.n	fdc <pm_policy_next_state+0x24>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
		    (exit_latency >= max_latency_ticks)) {
			continue;
		}

		if ((ticks == K_TICKS_FOREVER) ||
     fcc:	f1b6 3fff 	cmp.w	r6, #4294967295
     fd0:	d033      	beq.n	103a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x3a>
		    (ticks >= (min_residency + exit_latency))) {
     fd2:	4480      	add	r8, r0
		if ((ticks == K_TICKS_FOREVER) ||
     fd4:	45b0      	cmp	r8, r6
     fd6:	d930      	bls.n	103a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x3a>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     fd8:	3c01      	subs	r4, #1
     fda:	b224      	sxth	r4, r4
     fdc:	2c00      	cmp	r4, #0
     fde:	db2b      	blt.n	1038 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x38>
		const struct pm_state_info *state = &cpu_states[i];
     fe0:	9b01      	ldr	r3, [sp, #4]
     fe2:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     fe6:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state, state->substate_id)) {
     fea:	7869      	ldrb	r1, [r5, #1]
     fec:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
     ff0:	f004 f9fa 	bl	53e8 <pm_policy_state_lock_is_active>
     ff4:	2800      	cmp	r0, #0
     ff6:	d1ef      	bne.n	fd8 <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
     ff8:	6868      	ldr	r0, [r5, #4]
     ffa:	0c41      	lsrs	r1, r0, #17
     ffc:	03c0      	lsls	r0, r0, #15
     ffe:	4f11      	ldr	r7, [pc, #68]	; (1044 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x44>)
    1000:	19c0      	adds	r0, r0, r7
    1002:	4a11      	ldr	r2, [pc, #68]	; (1048 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x48>)
    1004:	f04f 0300 	mov.w	r3, #0
    1008:	f141 0100 	adc.w	r1, r1, #0
    100c:	f7ff f8a2 	bl	154 <__aeabi_uldivmod>
    1010:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    1012:	68ab      	ldr	r3, [r5, #8]
    1014:	0c59      	lsrs	r1, r3, #17
    1016:	03db      	lsls	r3, r3, #15
    1018:	19d8      	adds	r0, r3, r7
    101a:	4a0b      	ldr	r2, [pc, #44]	; (1048 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x48>)
    101c:	f04f 0300 	mov.w	r3, #0
    1020:	f141 0100 	adc.w	r1, r1, #0
    1024:	f7ff f896 	bl	154 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1028:	4b08      	ldr	r3, [pc, #32]	; (104c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x4c>)
    102a:	681b      	ldr	r3, [r3, #0]
    102c:	f1b3 3fff 	cmp.w	r3, #4294967295
    1030:	d0cc      	beq.n	fcc <pm_policy_next_state+0x14>
    1032:	4283      	cmp	r3, r0
    1034:	d8ca      	bhi.n	fcc <pm_policy_next_state+0x14>
    1036:	e7cf      	b.n	fd8 <pm_policy_next_state+0x20>
			return state;
		}
	}

	return NULL;
    1038:	2500      	movs	r5, #0
}
    103a:	4628      	mov	r0, r5
    103c:	b002      	add	sp, #8
    103e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1042:	bf00      	nop
    1044:	000f423f 	.word	0x000f423f
    1048:	000f4240 	.word	0x000f4240
    104c:	20000004 	.word	0x20000004

00001050 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1050:	b908      	cbnz	r0, 1056 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1052:	4b02      	ldr	r3, [pc, #8]	; (105c <pm_state_cpu_get_all+0xc>)
    1054:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1056:	2000      	movs	r0, #0
    1058:	4770      	bx	lr
    105a:	bf00      	nop
    105c:	00006c98 	.word	0x00006c98

00001060 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    1060:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    1062:	4802      	ldr	r0, [pc, #8]	; (106c <nrf_cc3xx_platform_abort_init+0xc>)
    1064:	f003 fc7c 	bl	4960 <nrf_cc3xx_platform_set_abort>
}
    1068:	bd08      	pop	{r3, pc}
    106a:	bf00      	nop
    106c:	00006c98 	.word	0x00006c98

00001070 <mutex_flags_unknown>:
                    NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_HW_MUTEX :
                    NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID
};

static bool mutex_flags_unknown(uint32_t flags){
    switch(flags){
    1070:	f5b0 0f68 	cmp.w	r0, #15204352	; 0xe80000
    1074:	d017      	beq.n	10a6 <mutex_flags_unknown+0x36>
    1076:	d80c      	bhi.n	1092 <mutex_flags_unknown+0x22>
    1078:	f640 63ba 	movw	r3, #3770	; 0xeba
    107c:	4298      	cmp	r0, r3
    107e:	d014      	beq.n	10aa <mutex_flags_unknown+0x3a>
    1080:	f5b0 3f68 	cmp.w	r0, #237568	; 0x3a000
    1084:	d013      	beq.n	10ae <mutex_flags_unknown+0x3e>
    1086:	283a      	cmp	r0, #58	; 0x3a
    1088:	d001      	beq.n	108e <mutex_flags_unknown+0x1e>
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID:
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_HW_MUTEX:
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
            return false;
        default:
            return true;
    108a:	2001      	movs	r0, #1
    108c:	4770      	bx	lr
    switch(flags){
    108e:	2000      	movs	r0, #0
    1090:	4770      	bx	lr
    1092:	4b09      	ldr	r3, [pc, #36]	; (10b8 <mutex_flags_unknown+0x48>)
    1094:	4298      	cmp	r0, r3
    1096:	d00c      	beq.n	10b2 <mutex_flags_unknown+0x42>
    1098:	4b08      	ldr	r3, [pc, #32]	; (10bc <mutex_flags_unknown+0x4c>)
    109a:	4298      	cmp	r0, r3
    109c:	d001      	beq.n	10a2 <mutex_flags_unknown+0x32>
            return true;
    109e:	2001      	movs	r0, #1
    }
}
    10a0:	4770      	bx	lr
    switch(flags){
    10a2:	2000      	movs	r0, #0
    10a4:	4770      	bx	lr
    10a6:	2000      	movs	r0, #0
    10a8:	4770      	bx	lr
    10aa:	2000      	movs	r0, #0
    10ac:	4770      	bx	lr
    10ae:	2000      	movs	r0, #0
    10b0:	4770      	bx	lr
    10b2:	2000      	movs	r0, #0
    10b4:	4770      	bx	lr
    10b6:	bf00      	nop
    10b8:	3a00003a 	.word	0x3a00003a
    10bc:	a95c5f2c 	.word	0xa95c5f2c

000010c0 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    10c0:	b328      	cbz	r0, 110e <mutex_unlock_platform+0x4e>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    10c2:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    10c4:	6843      	ldr	r3, [r0, #4]
    10c6:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    10ca:	d00a      	beq.n	10e2 <mutex_unlock_platform+0x22>
    10cc:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    10d0:	d014      	beq.n	10fc <mutex_unlock_platform+0x3c>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    10d2:	4912      	ldr	r1, [pc, #72]	; (111c <mutex_unlock_platform+0x5c>)
    10d4:	428b      	cmp	r3, r1
    10d6:	d01f      	beq.n	1118 <mutex_unlock_platform+0x58>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    10d8:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    10da:	f002 fe05 	bl	3ce8 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    10de:	2000      	movs	r0, #0
    10e0:	e014      	b.n	110c <mutex_unlock_platform+0x4c>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    10e2:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    10e4:	2200      	movs	r2, #0
    10e6:	e8d3 1fef 	ldaex	r1, [r3]
    10ea:	2901      	cmp	r1, #1
    10ec:	d103      	bne.n	10f6 <mutex_unlock_platform+0x36>
    10ee:	e8c3 2fe0 	stlex	r0, r2, [r3]
    10f2:	2800      	cmp	r0, #0
    10f4:	d1f7      	bne.n	10e6 <mutex_unlock_platform+0x26>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    10f6:	d10d      	bne.n	1114 <mutex_unlock_platform+0x54>
    10f8:	4610      	mov	r0, r2
    10fa:	e007      	b.n	110c <mutex_unlock_platform+0x4c>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    10fc:	6803      	ldr	r3, [r0, #0]
    10fe:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    1100:	f503 7380 	add.w	r3, r3, #256	; 0x100
    1104:	2000      	movs	r0, #0
    1106:	4a06      	ldr	r2, [pc, #24]	; (1120 <mutex_unlock_platform+0x60>)
    1108:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    110c:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    110e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    1112:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1114:	4803      	ldr	r0, [pc, #12]	; (1124 <mutex_unlock_platform+0x64>)
    1116:	e7f9      	b.n	110c <mutex_unlock_platform+0x4c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1118:	4803      	ldr	r0, [pc, #12]	; (1128 <mutex_unlock_platform+0x68>)
    111a:	e7f7      	b.n	110c <mutex_unlock_platform+0x4c>
    111c:	a95c5f2c 	.word	0xa95c5f2c
    1120:	50030000 	.word	0x50030000
    1124:	ffff8fe9 	.word	0xffff8fe9
    1128:	ffff8fea 	.word	0xffff8fea

0000112c <mutex_lock_platform>:
    if(mutex == NULL) {
    112c:	b388      	cbz	r0, 1192 <mutex_lock_platform+0x66>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    112e:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    1130:	6843      	ldr	r3, [r0, #4]
    1132:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    1136:	d00f      	beq.n	1158 <mutex_lock_platform+0x2c>
    1138:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    113c:	d019      	beq.n	1172 <mutex_lock_platform+0x46>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    113e:	4916      	ldr	r1, [pc, #88]	; (1198 <mutex_lock_platform+0x6c>)
    1140:	428b      	cmp	r3, r1
    1142:	d024      	beq.n	118e <mutex_lock_platform+0x62>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1144:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1146:	f04f 32ff 	mov.w	r2, #4294967295
    114a:	f04f 33ff 	mov.w	r3, #4294967295
    114e:	f002 fd47 	bl	3be0 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1152:	b168      	cbz	r0, 1170 <mutex_lock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    1154:	4811      	ldr	r0, [pc, #68]	; (119c <mutex_lock_platform+0x70>)
    1156:	e00b      	b.n	1170 <mutex_lock_platform+0x44>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    1158:	6803      	ldr	r3, [r0, #0]
    115a:	2201      	movs	r2, #1
    115c:	e8d3 1fef 	ldaex	r1, [r3]
    1160:	2900      	cmp	r1, #0
    1162:	d103      	bne.n	116c <mutex_lock_platform+0x40>
    1164:	e8c3 2fe0 	stlex	r0, r2, [r3]
    1168:	2800      	cmp	r0, #0
    116a:	d1f7      	bne.n	115c <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    116c:	d10b      	bne.n	1186 <mutex_lock_platform+0x5a>
    116e:	2000      	movs	r0, #0
}
    1170:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    1172:	6803      	ldr	r3, [r0, #0]
    1174:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    1176:	f503 7380 	add.w	r3, r3, #256	; 0x100
    117a:	4a09      	ldr	r2, [pc, #36]	; (11a0 <mutex_lock_platform+0x74>)
    117c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1180:	b91b      	cbnz	r3, 118a <mutex_lock_platform+0x5e>
    1182:	2000      	movs	r0, #0
    1184:	e7f4      	b.n	1170 <mutex_lock_platform+0x44>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1186:	4805      	ldr	r0, [pc, #20]	; (119c <mutex_lock_platform+0x70>)
    1188:	e7f2      	b.n	1170 <mutex_lock_platform+0x44>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    118a:	4804      	ldr	r0, [pc, #16]	; (119c <mutex_lock_platform+0x70>)
    118c:	e7f0      	b.n	1170 <mutex_lock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    118e:	4805      	ldr	r0, [pc, #20]	; (11a4 <mutex_lock_platform+0x78>)
    1190:	e7ee      	b.n	1170 <mutex_lock_platform+0x44>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1192:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    1196:	4770      	bx	lr
    1198:	a95c5f2c 	.word	0xa95c5f2c
    119c:	ffff8fe9 	.word	0xffff8fe9
    11a0:	50030000 	.word	0x50030000
    11a4:	ffff8fea 	.word	0xffff8fea

000011a8 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    11a8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    11aa:	4604      	mov	r4, r0
    11ac:	b1a8      	cbz	r0, 11da <mutex_free_platform+0x32>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    11ae:	6863      	ldr	r3, [r4, #4]
    11b0:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    11b4:	d010      	beq.n	11d8 <mutex_free_platform+0x30>
    11b6:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    11ba:	d00d      	beq.n	11d8 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    11bc:	4a0c      	ldr	r2, [pc, #48]	; (11f0 <mutex_free_platform+0x48>)
    11be:	4293      	cmp	r3, r2
    11c0:	d00a      	beq.n	11d8 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    11c2:	f413 6f68 	tst.w	r3, #3712	; 0xe80
    11c6:	d00d      	beq.n	11e4 <mutex_free_platform+0x3c>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    11c8:	4621      	mov	r1, r4
    11ca:	480a      	ldr	r0, [pc, #40]	; (11f4 <mutex_free_platform+0x4c>)
    11cc:	f005 f95c 	bl	6488 <k_mem_slab_free>
        mutex->mutex = NULL;
    11d0:	2300      	movs	r3, #0
    11d2:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    11d4:	4b06      	ldr	r3, [pc, #24]	; (11f0 <mutex_free_platform+0x48>)
    11d6:	6063      	str	r3, [r4, #4]
}
    11d8:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    11da:	4b07      	ldr	r3, [pc, #28]	; (11f8 <mutex_free_platform+0x50>)
    11dc:	685b      	ldr	r3, [r3, #4]
    11de:	4807      	ldr	r0, [pc, #28]	; (11fc <mutex_free_platform+0x54>)
    11e0:	4798      	blx	r3
    11e2:	e7e4      	b.n	11ae <mutex_free_platform+0x6>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    11e4:	2214      	movs	r2, #20
    11e6:	2100      	movs	r1, #0
    11e8:	6820      	ldr	r0, [r4, #0]
    11ea:	f004 fa23 	bl	5634 <memset>
    11ee:	e7f1      	b.n	11d4 <mutex_free_platform+0x2c>
    11f0:	a95c5f2c 	.word	0xa95c5f2c
    11f4:	20000850 	.word	0x20000850
    11f8:	200000d4 	.word	0x200000d4
    11fc:	00006ca0 	.word	0x00006ca0

00001200 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1200:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1202:	4604      	mov	r4, r0
    1204:	b368      	cbz	r0, 1262 <mutex_init_platform+0x62>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1206:	6860      	ldr	r0, [r4, #4]
    1208:	f5b0 3f68 	cmp.w	r0, #237568	; 0x3a000
    120c:	d028      	beq.n	1260 <mutex_init_platform+0x60>
    120e:	f5b0 0f68 	cmp.w	r0, #15204352	; 0xe80000
    1212:	d025      	beq.n	1260 <mutex_init_platform+0x60>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    1214:	4b17      	ldr	r3, [pc, #92]	; (1274 <mutex_init_platform+0x74>)
    1216:	4298      	cmp	r0, r3
    1218:	d028      	beq.n	126c <mutex_init_platform+0x6c>
        mutex_flags_unknown(mutex->flags)) {
    121a:	f7ff ff29 	bl	1070 <mutex_flags_unknown>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    121e:	b1c0      	cbz	r0, 1252 <mutex_init_platform+0x52>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1220:	f04f 32ff 	mov.w	r2, #4294967295
    1224:	f04f 33ff 	mov.w	r3, #4294967295
    1228:	4621      	mov	r1, r4
    122a:	4813      	ldr	r0, [pc, #76]	; (1278 <mutex_init_platform+0x78>)
    122c:	f002 fbaa 	bl	3984 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1230:	b908      	cbnz	r0, 1236 <mutex_init_platform+0x36>
    1232:	6823      	ldr	r3, [r4, #0]
    1234:	b91b      	cbnz	r3, 123e <mutex_init_platform+0x3e>
            platform_abort_apis.abort_fn(
    1236:	4b11      	ldr	r3, [pc, #68]	; (127c <mutex_init_platform+0x7c>)
    1238:	685b      	ldr	r3, [r3, #4]
    123a:	4811      	ldr	r0, [pc, #68]	; (1280 <mutex_init_platform+0x80>)
    123c:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    123e:	2214      	movs	r2, #20
    1240:	2100      	movs	r1, #0
    1242:	6820      	ldr	r0, [r4, #0]
    1244:	f004 f9f6 	bl	5634 <memset>
        mutex->flags = 0;
    1248:	2300      	movs	r3, #0
    124a:	6063      	str	r3, [r4, #4]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    124c:	f44f 6368 	mov.w	r3, #3712	; 0xe80
    1250:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1252:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1254:	f005 f984 	bl	6560 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1258:	6863      	ldr	r3, [r4, #4]
    125a:	f043 033a 	orr.w	r3, r3, #58	; 0x3a
    125e:	6063      	str	r3, [r4, #4]
}
    1260:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    1262:	4b06      	ldr	r3, [pc, #24]	; (127c <mutex_init_platform+0x7c>)
    1264:	685b      	ldr	r3, [r3, #4]
    1266:	4807      	ldr	r0, [pc, #28]	; (1284 <mutex_init_platform+0x84>)
    1268:	4798      	blx	r3
    126a:	e7cc      	b.n	1206 <mutex_init_platform+0x6>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    126c:	6823      	ldr	r3, [r4, #0]
    126e:	2b00      	cmp	r3, #0
    1270:	d1d3      	bne.n	121a <mutex_init_platform+0x1a>
    1272:	e7d5      	b.n	1220 <mutex_init_platform+0x20>
    1274:	a95c5f2c 	.word	0xa95c5f2c
    1278:	20000850 	.word	0x20000850
    127c:	200000d4 	.word	0x200000d4
    1280:	00006cc8 	.word	0x00006cc8
    1284:	00006ca0 	.word	0x00006ca0

00001288 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1288:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    128a:	2340      	movs	r3, #64	; 0x40
    128c:	2214      	movs	r2, #20
    128e:	4904      	ldr	r1, [pc, #16]	; (12a0 <nrf_cc3xx_platform_mutex_init+0x18>)
    1290:	4804      	ldr	r0, [pc, #16]	; (12a4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1292:	f005 f8eb 	bl	646c <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1296:	4904      	ldr	r1, [pc, #16]	; (12a8 <nrf_cc3xx_platform_mutex_init+0x20>)
    1298:	4804      	ldr	r0, [pc, #16]	; (12ac <nrf_cc3xx_platform_mutex_init+0x24>)
    129a:	f003 fbd3 	bl	4a44 <nrf_cc3xx_platform_set_mutexes>
}
    129e:	bd08      	pop	{r3, pc}
    12a0:	20000350 	.word	0x20000350
    12a4:	20000850 	.word	0x20000850
    12a8:	00006cf8 	.word	0x00006cf8
    12ac:	00006d0c 	.word	0x00006d0c

000012b0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    12b0:	4901      	ldr	r1, [pc, #4]	; (12b8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    12b2:	2210      	movs	r2, #16
	str	r2, [r1]
    12b4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    12b6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    12b8:	e000ed10 	.word	0xe000ed10

000012bc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    12bc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    12be:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    12c0:	f380 8811 	msr	BASEPRI, r0
	isb
    12c4:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    12c8:	b501      	push	{r0, lr}
    12ca:	f7ff fd3d 	bl	d48 <z_arm_on_enter_cpu_idle>
    12ce:	2800      	cmp	r0, #0
    12d0:	d002      	beq.n	12d8 <_skip_0>
    12d2:	f3bf 8f4f 	dsb	sy
    12d6:	bf30      	wfi

000012d8 <_skip_0>:
    12d8:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    12dc:	b662      	cpsie	i
	isb
    12de:	f3bf 8f6f 	isb	sy

	bx	lr
    12e2:	4770      	bx	lr

000012e4 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    12e4:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    12e6:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    12e8:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    12ec:	b501      	push	{r0, lr}
    12ee:	f7ff fd2b 	bl	d48 <z_arm_on_enter_cpu_idle>
    12f2:	2800      	cmp	r0, #0
    12f4:	d002      	beq.n	12fc <_skip_1>
    12f6:	f3bf 8f4f 	dsb	sy
    12fa:	bf20      	wfe

000012fc <_skip_1>:
    12fc:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	msr	BASEPRI, r0
    1300:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1304:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1306:	4770      	bx	lr

00001308 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1308:	2800      	cmp	r0, #0
    130a:	db07      	blt.n	131c <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    130c:	f000 021f 	and.w	r2, r0, #31
    1310:	0940      	lsrs	r0, r0, #5
    1312:	2301      	movs	r3, #1
    1314:	4093      	lsls	r3, r2
    1316:	4a02      	ldr	r2, [pc, #8]	; (1320 <__NVIC_EnableIRQ+0x18>)
    1318:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
    131c:	4770      	bx	lr
    131e:	bf00      	nop
    1320:	e000e100 	.word	0xe000e100

00001324 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1324:	2800      	cmp	r0, #0
    1326:	db08      	blt.n	133a <__NVIC_SetPriority+0x16>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1328:	0149      	lsls	r1, r1, #5
    132a:	b2c9      	uxtb	r1, r1
    132c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    1330:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    1334:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    1338:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    133a:	f000 000f 	and.w	r0, r0, #15
    133e:	0149      	lsls	r1, r1, #5
    1340:	b2c9      	uxtb	r1, r1
    1342:	4b01      	ldr	r3, [pc, #4]	; (1348 <__NVIC_SetPriority+0x24>)
    1344:	5419      	strb	r1, [r3, r0]
  }
}
    1346:	4770      	bx	lr
    1348:	e000ed14 	.word	0xe000ed14

0000134c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    134c:	0942      	lsrs	r2, r0, #5
    134e:	4b05      	ldr	r3, [pc, #20]	; (1364 <arch_irq_is_enabled+0x18>)
    1350:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1354:	f000 001f 	and.w	r0, r0, #31
    1358:	2301      	movs	r3, #1
    135a:	fa03 f000 	lsl.w	r0, r3, r0
}
    135e:	4010      	ands	r0, r2
    1360:	4770      	bx	lr
    1362:	bf00      	nop
    1364:	e000e100 	.word	0xe000e100

00001368 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1368:	bf30      	wfi
    b z_SysNmiOnReset
    136a:	f7ff bffd 	b.w	1368 <z_SysNmiOnReset>
    136e:	bf00      	nop

00001370 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1370:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1372:	4b0b      	ldr	r3, [pc, #44]	; (13a0 <z_arm_prep_c+0x30>)
    1374:	4a0b      	ldr	r2, [pc, #44]	; (13a4 <z_arm_prep_c+0x34>)
    1376:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    137a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    137c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1380:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1384:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1388:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    138c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1390:	f002 fa44 	bl	381c <z_bss_zero>
	z_data_copy();
    1394:	f003 f91e 	bl	45d4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1398:	f000 f9f8 	bl	178c <z_arm_interrupt_init>
	z_cstart();
    139c:	f002 fa9a 	bl	38d4 <z_cstart>
    13a0:	e000ed00 	.word	0xe000ed00
    13a4:	00000000 	.word	0x00000000

000013a8 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    13a8:	4a0a      	ldr	r2, [pc, #40]	; (13d4 <arch_swap+0x2c>)
    13aa:	6893      	ldr	r3, [r2, #8]
    13ac:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    13b0:	4909      	ldr	r1, [pc, #36]	; (13d8 <arch_swap+0x30>)
    13b2:	6809      	ldr	r1, [r1, #0]
    13b4:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    13b8:	4908      	ldr	r1, [pc, #32]	; (13dc <arch_swap+0x34>)
    13ba:	684b      	ldr	r3, [r1, #4]
    13bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    13c0:	604b      	str	r3, [r1, #4]
    13c2:	2300      	movs	r3, #0
    13c4:	f383 8811 	msr	BASEPRI, r3
    13c8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    13cc:	6893      	ldr	r3, [r2, #8]
}
    13ce:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    13d2:	4770      	bx	lr
    13d4:	20000964 	.word	0x20000964
    13d8:	00006eb8 	.word	0x00006eb8
    13dc:	e000ed00 	.word	0xe000ed00

000013e0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    13e0:	4914      	ldr	r1, [pc, #80]	; (1434 <z_arm_pendsv+0x54>)
    ldr r2, [r1, #_kernel_offset_to_current]
    13e2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    13e4:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    13e8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    13ea:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    13ee:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    13f2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    13f4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    13f8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    13fc:	4f0e      	ldr	r7, [pc, #56]	; (1438 <z_arm_pendsv+0x58>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    13fe:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1402:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1404:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1406:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1408:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    140c:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    140e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1412:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1416:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    141a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    141e:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    1422:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    1426:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    1428:	f004 f805 	bl	5436 <configure_builtin_stack_guard>
    pop {r2, lr}
    142c:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1430:	4770      	bx	lr
    1432:	0000      	.short	0x0000
    ldr r1, =_kernel
    1434:	20000964 	.word	0x20000964
    ldr v4, =_SCS_ICSR
    1438:	e000ed04 	.word	0xe000ed04

0000143c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    143c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1440:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1442:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1446:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    144a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    144c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1450:	2902      	cmp	r1, #2
    beq _oops
    1452:	d0ff      	beq.n	1454 <_oops>

00001454 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1454:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    1456:	f003 ffd1 	bl	53fc <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    145a:	bd01      	pop	{r0, pc}

0000145c <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    145c:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    145e:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    1462:	490e      	ldr	r1, [pc, #56]	; (149c <arch_new_thread+0x40>)
    1464:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    1468:	f021 0101 	bic.w	r1, r1, #1
    146c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    1470:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1474:	9b01      	ldr	r3, [sp, #4]
    1476:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    147a:	9b02      	ldr	r3, [sp, #8]
    147c:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1480:	9b03      	ldr	r3, [sp, #12]
    1482:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1486:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    148a:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe = (struct __basic_sf *)
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
    148e:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1490:	2300      	movs	r3, #0
    1492:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1496:	bc10      	pop	{r4}
    1498:	4770      	bx	lr
    149a:	bf00      	nop
    149c:	00004c05 	.word	0x00004c05

000014a0 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    14a0:	4b09      	ldr	r3, [pc, #36]	; (14c8 <arch_switch_to_main_thread+0x28>)
    14a2:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    14a4:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    14a8:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    14ac:	4610      	mov	r0, r2
    14ae:	f381 8809 	msr	PSP, r1
    14b2:	2100      	movs	r1, #0
    14b4:	b663      	cpsie	if
    14b6:	f381 8811 	msr	BASEPRI, r1
    14ba:	f3bf 8f6f 	isb	sy
    14be:	2200      	movs	r2, #0
    14c0:	2300      	movs	r3, #0
    14c2:	f003 fb9f 	bl	4c04 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    14c6:	bf00      	nop
    14c8:	20000964 	.word	0x20000964

000014cc <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    14cc:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    14ce:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    14d0:	4a0b      	ldr	r2, [pc, #44]	; (1500 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    14d2:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    14d4:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    14d6:	bf1e      	ittt	ne
	movne	r1, #0
    14d8:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    14da:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    14dc:	f005 f824 	blne	6528 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    14e0:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    14e2:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    14e6:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    14ea:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    14ee:	4905      	ldr	r1, [pc, #20]	; (1504 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    14f0:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    14f2:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    14f4:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    14f6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    14fa:	4903      	ldr	r1, [pc, #12]	; (1508 <_isr_wrapper+0x3c>)
	bx r1
    14fc:	4708      	bx	r1
    14fe:	0000      	.short	0x0000
	ldr r2, =_kernel
    1500:	20000964 	.word	0x20000964
	ldr r1, =_sw_isr_table
    1504:	00006930 	.word	0x00006930
	ldr r1, =z_arm_int_exit
    1508:	0000150d 	.word	0x0000150d

0000150c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    150c:	4b04      	ldr	r3, [pc, #16]	; (1520 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    150e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1510:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1512:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1514:	d003      	beq.n	151e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1516:	4903      	ldr	r1, [pc, #12]	; (1524 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    151c:	600a      	str	r2, [r1, #0]

0000151e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    151e:	4770      	bx	lr
	ldr r3, =_kernel
    1520:	20000964 	.word	0x20000964
	ldr r1, =_SCS_ICSR
    1524:	e000ed04 	.word	0xe000ed04

00001528 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1528:	b510      	push	{r4, lr}
    152a:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    152c:	4b18      	ldr	r3, [pc, #96]	; (1590 <mem_manage_fault+0x68>)
    152e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1530:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1534:	f013 0f02 	tst.w	r3, #2
    1538:	d00b      	beq.n	1552 <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    153a:	4b15      	ldr	r3, [pc, #84]	; (1590 <mem_manage_fault+0x68>)
    153c:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    153e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1540:	f013 0f80 	tst.w	r3, #128	; 0x80
    1544:	d005      	beq.n	1552 <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    1546:	b121      	cbz	r1, 1552 <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1548:	4a11      	ldr	r2, [pc, #68]	; (1590 <mem_manage_fault+0x68>)
    154a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    154c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    1550:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1552:	4b0f      	ldr	r3, [pc, #60]	; (1590 <mem_manage_fault+0x68>)
    1554:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    155a:	f013 0f10 	tst.w	r3, #16
    155e:	d101      	bne.n	1564 <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1560:	4b0b      	ldr	r3, [pc, #44]	; (1590 <mem_manage_fault+0x68>)
    1562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1564:	4b0a      	ldr	r3, [pc, #40]	; (1590 <mem_manage_fault+0x68>)
    1566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1568:	f013 0f20 	tst.w	r3, #32
    156c:	d004      	beq.n	1578 <mem_manage_fault+0x50>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    156e:	4a08      	ldr	r2, [pc, #32]	; (1590 <mem_manage_fault+0x68>)
    1570:	6a53      	ldr	r3, [r2, #36]	; 0x24
    1572:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1576:	6253      	str	r3, [r2, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1578:	4a05      	ldr	r2, [pc, #20]	; (1590 <mem_manage_fault+0x68>)
    157a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    157c:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1580:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1582:	2101      	movs	r1, #1
    1584:	f003 ff5c 	bl	5440 <memory_fault_recoverable>
    1588:	7020      	strb	r0, [r4, #0]

	return reason;
}
    158a:	2000      	movs	r0, #0
    158c:	bd10      	pop	{r4, pc}
    158e:	bf00      	nop
    1590:	e000ed00 	.word	0xe000ed00

00001594 <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    1594:	b510      	push	{r4, lr}
    1596:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1598:	4b12      	ldr	r3, [pc, #72]	; (15e4 <bus_fault+0x50>)
    159a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    159c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    159e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15a0:	f413 7f00 	tst.w	r3, #512	; 0x200
    15a4:	d00b      	beq.n	15be <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    15a6:	4b0f      	ldr	r3, [pc, #60]	; (15e4 <bus_fault+0x50>)
    15a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    15aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15ac:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    15b0:	d005      	beq.n	15be <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    15b2:	b121      	cbz	r1, 15be <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    15b4:	4a0b      	ldr	r2, [pc, #44]	; (15e4 <bus_fault+0x50>)
    15b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    15bc:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    15be:	4b09      	ldr	r3, [pc, #36]	; (15e4 <bus_fault+0x50>)
    15c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    15c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15c4:	f413 7f80 	tst.w	r3, #256	; 0x100
    15c8:	d101      	bne.n	15ce <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    15ca:	4b06      	ldr	r3, [pc, #24]	; (15e4 <bus_fault+0x50>)
    15cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    15ce:	4a05      	ldr	r2, [pc, #20]	; (15e4 <bus_fault+0x50>)
    15d0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15d2:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    15d6:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    15d8:	2101      	movs	r1, #1
    15da:	f003 ff31 	bl	5440 <memory_fault_recoverable>
    15de:	7020      	strb	r0, [r4, #0]

	return reason;
}
    15e0:	2000      	movs	r0, #0
    15e2:	bd10      	pop	{r4, pc}
    15e4:	e000ed00 	.word	0xe000ed00

000015e8 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    15e8:	4b0a      	ldr	r3, [pc, #40]	; (1614 <usage_fault+0x2c>)
    15ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    15ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    15ee:	6a98      	ldr	r0, [r3, #40]	; 0x28
    15f0:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    15f4:	d10b      	bne.n	160e <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    15f6:	4b07      	ldr	r3, [pc, #28]	; (1614 <usage_fault+0x2c>)
    15f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    15fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    15fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    15fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1602:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1606:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    160a:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    160c:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    160e:	2002      	movs	r0, #2
    1610:	e7f1      	b.n	15f6 <usage_fault+0xe>
    1612:	bf00      	nop
    1614:	e000ed00 	.word	0xe000ed00

00001618 <z_arm_is_synchronous_svc>:
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

static inline bool z_arm_is_synchronous_svc(z_arch_esf_t *esf)
{
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1618:	6981      	ldr	r1, [r0, #24]
	/* Note: ARMv6-M does not support CCR.BFHFNMIGN so this access
	 * could generate a fault if the pc was invalid.
	 */
	uint16_t fault_insn = *(ret_addr - 1);
#else
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    161a:	4b0d      	ldr	r3, [pc, #52]	; (1650 <z_arm_is_synchronous_svc+0x38>)
    161c:	695a      	ldr	r2, [r3, #20]
    161e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1622:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1624:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1628:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();

	uint16_t fault_insn = *(ret_addr - 1);
    162c:	f831 1c02 	ldrh.w	r1, [r1, #-2]

	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    1630:	695a      	ldr	r2, [r3, #20]
    1632:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1636:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1638:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    163c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
#endif /* ARMV6_M_ARMV8_M_BASELINE && !ARMV8_M_BASELINE */

	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1640:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1644:	4299      	cmp	r1, r3
    1646:	d001      	beq.n	164c <z_arm_is_synchronous_svc+0x34>
		((fault_insn & 0x00ff) == _SVC_CALL_RUNTIME_EXCEPT)) {
		return true;
	}
#undef _SVC_OPCODE
	return false;
    1648:	2000      	movs	r0, #0
    164a:	4770      	bx	lr
		return true;
    164c:	2001      	movs	r0, #1
}
    164e:	4770      	bx	lr
    1650:	e000ed00 	.word	0xe000ed00

00001654 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    1654:	b538      	push	{r3, r4, r5, lr}
    1656:	4605      	mov	r5, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    1658:	2300      	movs	r3, #0
    165a:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    165c:	4b1a      	ldr	r3, [pc, #104]	; (16c8 <hard_fault+0x74>)
    165e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    1660:	f010 0002 	ands.w	r0, r0, #2
    1664:	d12d      	bne.n	16c2 <hard_fault+0x6e>
    1666:	460c      	mov	r4, r1
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    166a:	2b00      	cmp	r3, #0
    166c:	db2a      	blt.n	16c4 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    166e:	4b16      	ldr	r3, [pc, #88]	; (16c8 <hard_fault+0x74>)
    1670:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    1672:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
    1676:	d025      	beq.n	16c4 <hard_fault+0x70>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
    1678:	4628      	mov	r0, r5
    167a:	f7ff ffcd 	bl	1618 <z_arm_is_synchronous_svc>
    167e:	b108      	cbz	r0, 1684 <hard_fault+0x30>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
    1680:	6828      	ldr	r0, [r5, #0]
    1682:	e01f      	b.n	16c4 <hard_fault+0x70>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    1684:	4b10      	ldr	r3, [pc, #64]	; (16c8 <hard_fault+0x74>)
    1686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1688:	f013 0fff 	tst.w	r3, #255	; 0xff
    168c:	d10d      	bne.n	16aa <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    168e:	4b0e      	ldr	r3, [pc, #56]	; (16c8 <hard_fault+0x74>)
    1690:	6a98      	ldr	r0, [r3, #40]	; 0x28
    1692:	f410 407f 	ands.w	r0, r0, #65280	; 0xff00
    1696:	d10e      	bne.n	16b6 <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    1698:	4b0b      	ldr	r3, [pc, #44]	; (16c8 <hard_fault+0x74>)
    169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    169c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    16a0:	d310      	bcc.n	16c4 <hard_fault+0x70>
			reason = usage_fault(esf);
    16a2:	4628      	mov	r0, r5
    16a4:	f7ff ffa0 	bl	15e8 <usage_fault>
    16a8:	e00c      	b.n	16c4 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    16aa:	4622      	mov	r2, r4
    16ac:	2101      	movs	r1, #1
    16ae:	4628      	mov	r0, r5
    16b0:	f7ff ff3a 	bl	1528 <mem_manage_fault>
    16b4:	e006      	b.n	16c4 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    16b6:	4622      	mov	r2, r4
    16b8:	2101      	movs	r1, #1
    16ba:	4628      	mov	r0, r5
    16bc:	f7ff ff6a 	bl	1594 <bus_fault>
    16c0:	e000      	b.n	16c4 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    16c2:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    16c4:	bd38      	pop	{r3, r4, r5, pc}
    16c6:	bf00      	nop
    16c8:	e000ed00 	.word	0xe000ed00

000016cc <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    16cc:	b570      	push	{r4, r5, r6, lr}
    16ce:	b08a      	sub	sp, #40	; 0x28
    16d0:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    16d2:	4b22      	ldr	r3, [pc, #136]	; (175c <z_arm_fault+0x90>)
    16d4:	6859      	ldr	r1, [r3, #4]
    16d6:	f3c1 0108 	ubfx	r1, r1, #0, #9
    16da:	2300      	movs	r3, #0
    16dc:	f383 8811 	msr	BASEPRI, r3
    16e0:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    16e4:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    16e8:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    16ec:	d115      	bne.n	171a <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    16ee:	f002 030c 	and.w	r3, r2, #12
    16f2:	2b08      	cmp	r3, #8
    16f4:	d014      	beq.n	1720 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    16f6:	f012 0f08 	tst.w	r2, #8
    16fa:	d00b      	beq.n	1714 <z_arm_fault+0x48>
	*nested_exc = false;
    16fc:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    16fe:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    1702:	4620      	mov	r0, r4
    1704:	f003 fea1 	bl	544a <fault_handle>
    1708:	4605      	mov	r5, r0
	if (recoverable) {
    170a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    170e:	b153      	cbz	r3, 1726 <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    1710:	b00a      	add	sp, #40	; 0x28
    1712:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    1714:	4604      	mov	r4, r0
			*nested_exc = true;
    1716:	2601      	movs	r6, #1
    1718:	e7f1      	b.n	16fe <z_arm_fault+0x32>
	*nested_exc = false;
    171a:	2600      	movs	r6, #0
		return NULL;
    171c:	4634      	mov	r4, r6
    171e:	e7ee      	b.n	16fe <z_arm_fault+0x32>
	*nested_exc = false;
    1720:	2600      	movs	r6, #0
		return NULL;
    1722:	4634      	mov	r4, r6
    1724:	e7eb      	b.n	16fe <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1726:	2220      	movs	r2, #32
    1728:	4621      	mov	r1, r4
    172a:	a801      	add	r0, sp, #4
    172c:	f003 ff53 	bl	55d6 <memcpy>
	if (nested_exc) {
    1730:	b14e      	cbz	r6, 1746 <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1732:	9b08      	ldr	r3, [sp, #32]
    1734:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1738:	b95a      	cbnz	r2, 1752 <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    173a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    173e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    1742:	9308      	str	r3, [sp, #32]
    1744:	e005      	b.n	1752 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1746:	9b08      	ldr	r3, [sp, #32]
    1748:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    174c:	f023 0301 	bic.w	r3, r3, #1
    1750:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    1752:	a901      	add	r1, sp, #4
    1754:	4628      	mov	r0, r5
    1756:	f003 fe4d 	bl	53f4 <z_arm_fatal_error>
    175a:	e7d9      	b.n	1710 <z_arm_fault+0x44>
    175c:	e000ed00 	.word	0xe000ed00

00001760 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1760:	4b04      	ldr	r3, [pc, #16]	; (1774 <z_arm_fault_init+0x14>)
    1762:	695a      	ldr	r2, [r3, #20]
    1764:	f042 0210 	orr.w	r2, r2, #16
    1768:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    176a:	695a      	ldr	r2, [r3, #20]
    176c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1770:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    1772:	4770      	bx	lr
    1774:	e000ed00 	.word	0xe000ed00

00001778 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1778:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    177c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1780:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1782:	4672      	mov	r2, lr
	bl z_arm_fault
    1784:	f7ff ffa2 	bl	16cc <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1788:	bd01      	pop	{r0, pc}
    178a:	bf00      	nop

0000178c <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    178c:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    178e:	e007      	b.n	17a0 <z_arm_interrupt_init+0x14>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1790:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1794:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    1798:	2120      	movs	r1, #32
    179a:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    179e:	3201      	adds	r2, #1
    17a0:	2a44      	cmp	r2, #68	; 0x44
    17a2:	dc09      	bgt.n	17b8 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    17a4:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    17a6:	2b00      	cmp	r3, #0
    17a8:	daf2      	bge.n	1790 <z_arm_interrupt_init+0x4>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    17aa:	f003 030f 	and.w	r3, r3, #15
    17ae:	4903      	ldr	r1, [pc, #12]	; (17bc <z_arm_interrupt_init+0x30>)
    17b0:	4419      	add	r1, r3
    17b2:	2320      	movs	r3, #32
    17b4:	760b      	strb	r3, [r1, #24]
    17b6:	e7f2      	b.n	179e <z_arm_interrupt_init+0x12>
	}
}
    17b8:	4770      	bx	lr
    17ba:	bf00      	nop
    17bc:	e000ecfc 	.word	0xe000ecfc

000017c0 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_DEBUG_THREAD_INFO)
    /* Clear z_sys_post_kernel flag for RTOS aware debuggers */
    movs.n r0, #0
    17c0:	2000      	movs	r0, #0
    ldr r1, =z_sys_post_kernel
    17c2:	4915      	ldr	r1, [pc, #84]	; (1818 <__start+0x58>)
    strb r0, [r1]
    17c4:	7008      	strb	r0, [r1, #0]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    17c6:	2000      	movs	r0, #0
    msr CONTROL, r0
    17c8:	f380 8814 	msr	CONTROL, r0
    isb
    17cc:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    17d0:	2000      	movs	r0, #0
    msr MSPLIM, r0
    17d2:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    17d6:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    17da:	f7ff fb07 	bl	dec <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    17de:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    17e0:	490e      	ldr	r1, [pc, #56]	; (181c <__start+0x5c>)
    str r0, [r1]
    17e2:	6008      	str	r0, [r1, #0]
    dsb
    17e4:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    17e8:	480d      	ldr	r0, [pc, #52]	; (1820 <__start+0x60>)
    msr msp, r0
    17ea:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    17ee:	f000 f841 	bl	1874 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    17f2:	2020      	movs	r0, #32
    msr BASEPRI, r0
    17f4:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    17f8:	480a      	ldr	r0, [pc, #40]	; (1824 <__start+0x64>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    17fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    17fe:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1800:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1804:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1808:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    180a:	4308      	orrs	r0, r1
    msr CONTROL, r0
    180c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1810:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1814:	f7ff fdac 	bl	1370 <z_arm_prep_c>
    ldr r1, =z_sys_post_kernel
    1818:	20000b7f 	.word	0x20000b7f
    ldr r1, =_SCS_MPU_CTRL
    181c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1820:	200018c0 	.word	0x200018c0
    ldr r0, =z_interrupt_stacks
    1824:	20000b80 	.word	0x20000b80

00001828 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
    1828:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    182c:	4905      	ldr	r1, [pc, #20]	; (1844 <__NVIC_SystemReset+0x1c>)
    182e:	68ca      	ldr	r2, [r1, #12]
    1830:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1834:	4b04      	ldr	r3, [pc, #16]	; (1848 <__NVIC_SystemReset+0x20>)
    1836:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1838:	60cb      	str	r3, [r1, #12]
    183a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    183e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1840:	e7fd      	b.n	183e <__NVIC_SystemReset+0x16>
    1842:	bf00      	nop
    1844:	e000ed00 	.word	0xe000ed00
    1848:	05fa0004 	.word	0x05fa0004

0000184c <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    184c:	4b08      	ldr	r3, [pc, #32]	; (1870 <z_arm_clear_arm_mpu_config+0x24>)
    184e:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    1852:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    1856:	2300      	movs	r3, #0
    1858:	e006      	b.n	1868 <z_arm_clear_arm_mpu_config+0x1c>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    185a:	4a05      	ldr	r2, [pc, #20]	; (1870 <z_arm_clear_arm_mpu_config+0x24>)
    185c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  mpu->RLAR = 0U;
    1860:	2100      	movs	r1, #0
    1862:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    1866:	3301      	adds	r3, #1
    1868:	4283      	cmp	r3, r0
    186a:	dbf6      	blt.n	185a <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    186c:	4770      	bx	lr
    186e:	bf00      	nop
    1870:	e000ed00 	.word	0xe000ed00

00001874 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1874:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1876:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1878:	2400      	movs	r4, #0
    187a:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    187e:	f7ff ffe5 	bl	184c <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1882:	4623      	mov	r3, r4
    1884:	e008      	b.n	1898 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    1886:	f103 0120 	add.w	r1, r3, #32
    188a:	4a0e      	ldr	r2, [pc, #56]	; (18c4 <z_arm_init_arch_hw_at_boot+0x50>)
    188c:	f04f 30ff 	mov.w	r0, #4294967295
    1890:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1894:	3301      	adds	r3, #1
    1896:	b2db      	uxtb	r3, r3
    1898:	2b0f      	cmp	r3, #15
    189a:	d9f4      	bls.n	1886 <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    189c:	2300      	movs	r3, #0
    189e:	e008      	b.n	18b2 <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    18a0:	f103 0160 	add.w	r1, r3, #96	; 0x60
    18a4:	4a07      	ldr	r2, [pc, #28]	; (18c4 <z_arm_init_arch_hw_at_boot+0x50>)
    18a6:	f04f 30ff 	mov.w	r0, #4294967295
    18aa:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    18ae:	3301      	adds	r3, #1
    18b0:	b2db      	uxtb	r3, r3
    18b2:	2b0f      	cmp	r3, #15
    18b4:	d9f4      	bls.n	18a0 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    18b6:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    18b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    18bc:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    18c0:	bd10      	pop	{r4, pc}
    18c2:	bf00      	nop
    18c4:	e000e100 	.word	0xe000e100

000018c8 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    18c8:	b508      	push	{r3, lr}
	if (_current == thread) {
    18ca:	4b0a      	ldr	r3, [pc, #40]	; (18f4 <z_impl_k_thread_abort+0x2c>)
    18cc:	689b      	ldr	r3, [r3, #8]
    18ce:	4283      	cmp	r3, r0
    18d0:	d002      	beq.n	18d8 <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    18d2:	f002 fe47 	bl	4564 <z_thread_abort>
}
    18d6:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    18d8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    18dc:	2b00      	cmp	r3, #0
    18de:	d0f8      	beq.n	18d2 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    18e0:	4b05      	ldr	r3, [pc, #20]	; (18f8 <z_impl_k_thread_abort+0x30>)
    18e2:	685a      	ldr	r2, [r3, #4]
    18e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    18e8:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    18ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    18ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    18f0:	625a      	str	r2, [r3, #36]	; 0x24
    18f2:	e7ee      	b.n	18d2 <z_impl_k_thread_abort+0xa>
    18f4:	20000964 	.word	0x20000964
    18f8:	e000ed00 	.word	0xe000ed00

000018fc <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    18fc:	b510      	push	{r4, lr}
    18fe:	b084      	sub	sp, #16
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1900:	4c0a      	ldr	r4, [pc, #40]	; (192c <z_arm_configure_static_mpu_regions+0x30>)
    1902:	4623      	mov	r3, r4
    1904:	4a0a      	ldr	r2, [pc, #40]	; (1930 <z_arm_configure_static_mpu_regions+0x34>)
    1906:	2101      	movs	r1, #1
    1908:	480a      	ldr	r0, [pc, #40]	; (1934 <z_arm_configure_static_mpu_regions+0x38>)
    190a:	f003 fe2f 	bl	556c <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    190e:	2300      	movs	r3, #0
    1910:	9301      	str	r3, [sp, #4]
    1912:	9302      	str	r3, [sp, #8]
    1914:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1916:	4b08      	ldr	r3, [pc, #32]	; (1938 <z_arm_configure_static_mpu_regions+0x3c>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1918:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    191a:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    191c:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    191e:	2101      	movs	r1, #1
    1920:	a801      	add	r0, sp, #4
    1922:	f003 fe27 	bl	5574 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1926:	b004      	add	sp, #16
    1928:	bd10      	pop	{r4, pc}
    192a:	bf00      	nop
    192c:	20070000 	.word	0x20070000
    1930:	20000000 	.word	0x20000000
    1934:	00006d1c 	.word	0x00006d1c
    1938:	20000190 	.word	0x20000190

0000193c <mpu_init>:
static struct dynamic_region_info dyn_reg_info[MPU_DYNAMIC_REGION_AREAS_NUM];
#if defined(CONFIG_CPU_CORTEX_M23) || defined(CONFIG_CPU_CORTEX_M33) || \
	defined(CONFIG_CPU_CORTEX_M55)
static inline void mpu_set_mair0(uint32_t mair0)
{
	MPU->MAIR0 = mair0;
    193c:	4b02      	ldr	r3, [pc, #8]	; (1948 <mpu_init+0xc>)
    193e:	4a03      	ldr	r2, [pc, #12]	; (194c <mpu_init+0x10>)
    1940:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
{
	/* Configure the cache-ability attributes for all the
	 * different types of memory regions.
	 */
	mpu_set_mair0(MPU_MAIR_ATTRS);
}
    1944:	4770      	bx	lr
    1946:	bf00      	nop
    1948:	e000ed00 	.word	0xe000ed00
    194c:	0044ffaa 	.word	0x0044ffaa

00001950 <mpu_set_region>:
	MPU->RNR = rnr;
    1950:	4b03      	ldr	r3, [pc, #12]	; (1960 <mpu_set_region+0x10>)
    1952:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	MPU->RBAR = rbar;
    1956:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
	MPU->RLAR = rlar;
    195a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
static void mpu_set_region(uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
	mpu_set_rnr(rnr);
	mpu_set_rbar(rbar);
	mpu_set_rlar(rlar);
}
    195e:	4770      	bx	lr
    1960:	e000ed00 	.word	0xe000ed00

00001964 <mpu_region_get_conf>:
	MPU->RNR = rnr;
    1964:	4b0e      	ldr	r3, [pc, #56]	; (19a0 <mpu_region_get_conf+0x3c>)
    1966:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
    196a:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RBAR;
    196e:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
static inline void mpu_region_get_access_attr(const uint32_t index,
	arm_mpu_region_attr_t *attr)
{
	mpu_set_rnr(index);

	attr->rbar = mpu_get_rbar() &
    1972:	7a0a      	ldrb	r2, [r1, #8]
    1974:	f360 0204 	bfi	r2, r0, #0, #5
    1978:	720a      	strb	r2, [r1, #8]
	return MPU->RLAR;
    197a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
		(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk);
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    197e:	f3c2 0242 	ubfx	r2, r2, #1, #3
    1982:	7a08      	ldrb	r0, [r1, #8]
    1984:	f362 1047 	bfi	r0, r2, #5, #3
    1988:	7208      	strb	r0, [r1, #8]
	return MPU->RBAR;
    198a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	 * - Access Permissions
	 */
	mpu_region_get_access_attr(index, &region_conf->attr);

	/* Region base address */
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    198e:	f022 021f 	bic.w	r2, r2, #31
    1992:	600a      	str	r2, [r1, #0]
	return MPU->RLAR;
    1994:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0

	/* Region limit address */
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
    1998:	f023 031f 	bic.w	r3, r3, #31
    199c:	60cb      	str	r3, [r1, #12]
}
    199e:	4770      	bx	lr
    19a0:	e000ed00 	.word	0xe000ed00

000019a4 <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    19a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    19a8:	b087      	sub	sp, #28
    19aa:	4681      	mov	r9, r0
    19ac:	9100      	str	r1, [sp, #0]
    19ae:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    19b0:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    19b2:	2700      	movs	r7, #0
    19b4:	e034      	b.n	1a20 <mpu_configure_regions_and_partition+0x7c>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    19b6:	45d8      	cmp	r8, fp
    19b8:	d165      	bne.n	1a86 <mpu_configure_regions_and_partition+0xe2>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    19ba:	4629      	mov	r1, r5
    19bc:	b2c0      	uxtb	r0, r0
    19be:	f003 fda5 	bl	550c <mpu_configure_region>
    19c2:	e02c      	b.n	1a1e <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = rnr;
    19c4:	4a58      	ldr	r2, [pc, #352]	; (1b28 <mpu_configure_regions_and_partition+0x184>)
    19c6:	f8c2 6098 	str.w	r6, [r2, #152]	; 0x98
	return MPU->RBAR;
    19ca:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
    19ce:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
    19d2:	f021 011f 	bic.w	r1, r1, #31
    19d6:	430b      	orrs	r3, r1
	MPU->RBAR = rbar;
    19d8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    19dc:	4629      	mov	r1, r5
    19de:	b2e0      	uxtb	r0, r4
    19e0:	f003 fd94 	bl	550c <mpu_configure_region>
    19e4:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    19e6:	f110 0f16 	cmn.w	r0, #22
    19ea:	f000 8096 	beq.w	1b1a <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    19ee:	3401      	adds	r4, #1
    19f0:	e015      	b.n	1a1e <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    19f2:	3b01      	subs	r3, #1
	MPU->RNR = rnr;
    19f4:	494c      	ldr	r1, [pc, #304]	; (1b28 <mpu_configure_regions_and_partition+0x184>)
    19f6:	f8c1 6098 	str.w	r6, [r1, #152]	; 0x98
	return MPU->RLAR;
    19fa:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    19fe:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1a02:	f023 031f 	bic.w	r3, r3, #31
    1a06:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    1a08:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1a0c:	4629      	mov	r1, r5
    1a0e:	b2e0      	uxtb	r0, r4
    1a10:	f003 fd7c 	bl	550c <mpu_configure_region>
    1a14:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1a16:	f110 0f16 	cmn.w	r0, #22
    1a1a:	d07e      	beq.n	1b1a <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1a1c:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    1a1e:	3701      	adds	r7, #1
    1a20:	9b00      	ldr	r3, [sp, #0]
    1a22:	429f      	cmp	r7, r3
    1a24:	da79      	bge.n	1b1a <mpu_configure_regions_and_partition+0x176>
		if (regions[i].size == 0U) {
    1a26:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    1a2a:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    1a2e:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    1a32:	686e      	ldr	r6, [r5, #4]
    1a34:	2e00      	cmp	r6, #0
    1a36:	d0f2      	beq.n	1a1e <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    1a38:	9b01      	ldr	r3, [sp, #4]
    1a3a:	b123      	cbz	r3, 1a46 <mpu_configure_regions_and_partition+0xa2>
			(!mpu_partition_is_valid(&regions[i]))) {
    1a3c:	4628      	mov	r0, r5
    1a3e:	f003 fd48 	bl	54d2 <mpu_partition_is_valid>
		if (do_sanity_check &&
    1a42:	2800      	cmp	r0, #0
    1a44:	d065      	beq.n	1b12 <mpu_configure_regions_and_partition+0x16e>
			get_region_index(regions[i].start, regions[i].size);
    1a46:	4631      	mov	r1, r6
    1a48:	f859 000a 	ldr.w	r0, [r9, sl]
    1a4c:	f003 fd7d 	bl	554a <get_region_index>
    1a50:	4606      	mov	r6, r0
		if ((u_reg_index == -EINVAL) ||
    1a52:	f110 0f16 	cmn.w	r0, #22
    1a56:	d05f      	beq.n	1b18 <mpu_configure_regions_and_partition+0x174>
    1a58:	42a0      	cmp	r0, r4
    1a5a:	da62      	bge.n	1b22 <mpu_configure_regions_and_partition+0x17e>
	MPU->RNR = rnr;
    1a5c:	4b32      	ldr	r3, [pc, #200]	; (1b28 <mpu_configure_regions_and_partition+0x184>)
    1a5e:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RBAR;
    1a62:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    1a66:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = rnr;
    1a6a:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RLAR;
    1a6e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1a72:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    1a76:	f859 300a 	ldr.w	r3, [r9, sl]
    1a7a:	6869      	ldr	r1, [r5, #4]
    1a7c:	4419      	add	r1, r3
    1a7e:	f101 3bff 	add.w	fp, r1, #4294967295
		if ((regions[i].start == u_reg_base) &&
    1a82:	429a      	cmp	r2, r3
    1a84:	d097      	beq.n	19b6 <mpu_configure_regions_and_partition+0x12>
		} else if (regions[i].start == u_reg_base) {
    1a86:	429a      	cmp	r2, r3
    1a88:	d09c      	beq.n	19c4 <mpu_configure_regions_and_partition+0x20>
		} else if (reg_last == u_reg_last) {
    1a8a:	45d8      	cmp	r8, fp
    1a8c:	d0b1      	beq.n	19f2 <mpu_configure_regions_and_partition+0x4e>
			/* The new regions lies strictly inside the
			 * underlying region, which needs to split
			 * into two regions.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    1a8e:	3b01      	subs	r3, #1
	MPU->RNR = rnr;
    1a90:	4925      	ldr	r1, [pc, #148]	; (1b28 <mpu_configure_regions_and_partition+0x184>)
    1a92:	f8c1 6098 	str.w	r6, [r1, #152]	; 0x98
	return MPU->RLAR;
    1a96:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    1a9a:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1a9e:	f023 031f 	bic.w	r3, r3, #31
    1aa2:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    1aa4:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1aa8:	4629      	mov	r1, r5
    1aaa:	b2e0      	uxtb	r0, r4
    1aac:	f003 fd2e 	bl	550c <mpu_configure_region>
    1ab0:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1ab2:	f110 0f16 	cmn.w	r0, #22
    1ab6:	d030      	beq.n	1b1a <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}
			reg_index++;
    1ab8:	3001      	adds	r0, #1
	MPU->RNR = rnr;
    1aba:	4b1b      	ldr	r3, [pc, #108]	; (1b28 <mpu_configure_regions_and_partition+0x184>)
    1abc:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98
	return MPU->RBAR;
    1ac0:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    1ac4:	f89d 2010 	ldrb.w	r2, [sp, #16]
    1ac8:	f361 0204 	bfi	r2, r1, #0, #5
    1acc:	f88d 2010 	strb.w	r2, [sp, #16]
	return MPU->RLAR;
    1ad0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    1ad4:	f3c3 0342 	ubfx	r3, r3, #1, #3
    1ad8:	b2d2      	uxtb	r2, r2
    1ada:	f363 1247 	bfi	r2, r3, #5, #3
    1ade:	f88d 2010 	strb.w	r2, [sp, #16]
			 */
			struct arm_mpu_region fill_region;

			mpu_region_get_access_attr(u_reg_index,
				&fill_region.attr);
			fill_region.base = regions[i].start +
    1ae2:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    1ae6:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    1ae8:	4413      	add	r3, r2
    1aea:	9302      	str	r3, [sp, #8]
			fill_region.attr.r_limit =
			REGION_LIMIT_ADDR((regions[i].start +
    1aec:	f023 031f 	bic.w	r3, r3, #31
    1af0:	eba8 080b 	sub.w	r8, r8, fp
    1af4:	4443      	add	r3, r8
    1af6:	3b01      	subs	r3, #1
    1af8:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    1afc:	9305      	str	r3, [sp, #20]
				regions[i].size), (u_reg_last - reg_last));

			reg_index =
				region_allocate_and_init(reg_index,
    1afe:	a902      	add	r1, sp, #8
    1b00:	b2c0      	uxtb	r0, r0
    1b02:	f003 fcf8 	bl	54f6 <region_allocate_and_init>
    1b06:	4604      	mov	r4, r0
					(const struct arm_mpu_region *)
						&fill_region);

			if (reg_index == -EINVAL) {
    1b08:	f110 0f16 	cmn.w	r0, #22
    1b0c:	d005      	beq.n	1b1a <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1b0e:	3401      	adds	r4, #1
    1b10:	e785      	b.n	1a1e <mpu_configure_regions_and_partition+0x7a>
			return -EINVAL;
    1b12:	f06f 0415 	mvn.w	r4, #21
    1b16:	e000      	b.n	1b1a <mpu_configure_regions_and_partition+0x176>
			return -EINVAL;
    1b18:	4604      	mov	r4, r0
		}
	}

	return reg_index;
}
    1b1a:	4620      	mov	r0, r4
    1b1c:	b007      	add	sp, #28
    1b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    1b22:	f06f 0415 	mvn.w	r4, #21
    1b26:	e7f8      	b.n	1b1a <mpu_configure_regions_and_partition+0x176>
    1b28:	e000ed00 	.word	0xe000ed00

00001b2c <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    1b2c:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    1b2e:	4c03      	ldr	r4, [pc, #12]	; (1b3c <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1b30:	2301      	movs	r3, #1
    1b32:	7822      	ldrb	r2, [r4, #0]
    1b34:	f7ff ff36 	bl	19a4 <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1b38:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    1b3a:	bd10      	pop	{r4, pc}
    1b3c:	20000b7b 	.word	0x20000b7b

00001b40 <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    1b40:	b570      	push	{r4, r5, r6, lr}
    1b42:	4605      	mov	r5, r0
    1b44:	460e      	mov	r6, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1b46:	2400      	movs	r4, #0
    1b48:	e000      	b.n	1b4c <mpu_mark_areas_for_dynamic_regions+0xc>
    1b4a:	3401      	adds	r4, #1
    1b4c:	42a6      	cmp	r6, r4
    1b4e:	dd1e      	ble.n	1b8e <mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1b50:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1b54:	009a      	lsls	r2, r3, #2
    1b56:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    1b5a:	6859      	ldr	r1, [r3, #4]
    1b5c:	2900      	cmp	r1, #0
    1b5e:	d0f4      	beq.n	1b4a <mpu_mark_areas_for_dynamic_regions+0xa>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1b60:	58a8      	ldr	r0, [r5, r2]
    1b62:	f003 fcf2 	bl	554a <get_region_index>
		dyn_reg_info[i].index =
    1b66:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    1b6a:	4a0b      	ldr	r2, [pc, #44]	; (1b98 <mpu_mark_areas_for_dynamic_regions+0x58>)
    1b6c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1b70:	f110 0f16 	cmn.w	r0, #22
    1b74:	d00c      	beq.n	1b90 <mpu_mark_areas_for_dynamic_regions+0x50>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1b76:	4b09      	ldr	r3, [pc, #36]	; (1b9c <mpu_mark_areas_for_dynamic_regions+0x5c>)
    1b78:	781b      	ldrb	r3, [r3, #0]
    1b7a:	4298      	cmp	r0, r3
    1b7c:	da09      	bge.n	1b92 <mpu_mark_areas_for_dynamic_regions+0x52>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    1b7e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    1b82:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1b86:	3104      	adds	r1, #4
    1b88:	f7ff feec 	bl	1964 <mpu_region_get_conf>
    1b8c:	e7dd      	b.n	1b4a <mpu_mark_areas_for_dynamic_regions+0xa>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    1b8e:	2000      	movs	r0, #0
}
    1b90:	bd70      	pop	{r4, r5, r6, pc}
			return -EINVAL;
    1b92:	f06f 0015 	mvn.w	r0, #21
    1b96:	e7fb      	b.n	1b90 <mpu_mark_areas_for_dynamic_regions+0x50>
    1b98:	2000086c 	.word	0x2000086c
    1b9c:	20000b7b 	.word	0x20000b7b

00001ba0 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1ba0:	4b04      	ldr	r3, [pc, #16]	; (1bb4 <arm_core_mpu_enable+0x14>)
    1ba2:	2205      	movs	r2, #5
    1ba4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1ba8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1bac:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1bb0:	4770      	bx	lr
    1bb2:	bf00      	nop
    1bb4:	e000ed00 	.word	0xe000ed00

00001bb8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1bb8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1bbc:	4b02      	ldr	r3, [pc, #8]	; (1bc8 <arm_core_mpu_disable+0x10>)
    1bbe:	2200      	movs	r2, #0
    1bc0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1bc4:	4770      	bx	lr
    1bc6:	bf00      	nop
    1bc8:	e000ed00 	.word	0xe000ed00

00001bcc <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1bcc:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1bce:	4b0e      	ldr	r3, [pc, #56]	; (1c08 <z_arm_mpu_init+0x3c>)
    1bd0:	681d      	ldr	r5, [r3, #0]
    1bd2:	2d08      	cmp	r5, #8
    1bd4:	d815      	bhi.n	1c02 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1bd6:	f7ff ffef 	bl	1bb8 <arm_core_mpu_disable>
#endif
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    1bda:	f7ff feaf 	bl	193c <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1bde:	2400      	movs	r4, #0
    1be0:	e007      	b.n	1bf2 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1be2:	4b09      	ldr	r3, [pc, #36]	; (1c08 <z_arm_mpu_init+0x3c>)
    1be4:	6859      	ldr	r1, [r3, #4]
    1be6:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    1bea:	4620      	mov	r0, r4
    1bec:	f003 fc5d 	bl	54aa <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1bf0:	3401      	adds	r4, #1
    1bf2:	42a5      	cmp	r5, r4
    1bf4:	d8f5      	bhi.n	1be2 <z_arm_mpu_init+0x16>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1bf6:	4b05      	ldr	r3, [pc, #20]	; (1c0c <z_arm_mpu_init+0x40>)
    1bf8:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1bfa:	f7ff ffd1 	bl	1ba0 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1bfe:	2000      	movs	r0, #0
}
    1c00:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    1c02:	f04f 30ff 	mov.w	r0, #4294967295
    1c06:	e7fb      	b.n	1c00 <z_arm_mpu_init+0x34>
    1c08:	00006d2c 	.word	0x00006d2c
    1c0c:	20000b7b 	.word	0x20000b7b

00001c10 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    1c10:	4b01      	ldr	r3, [pc, #4]	; (1c18 <__stdout_hook_install+0x8>)
    1c12:	6018      	str	r0, [r3, #0]
}
    1c14:	4770      	bx	lr
    1c16:	bf00      	nop
    1c18:	20000028 	.word	0x20000028

00001c1c <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1c1c:	4800      	ldr	r0, [pc, #0]	; (1c20 <get_hf_flags+0x4>)
    1c1e:	4770      	bx	lr
    1c20:	2000090c 	.word	0x2000090c

00001c24 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1c24:	4b03      	ldr	r3, [pc, #12]	; (1c34 <get_subsys+0x10>)
    1c26:	1ac0      	subs	r0, r0, r3
    1c28:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1c2a:	4b03      	ldr	r3, [pc, #12]	; (1c38 <get_subsys+0x14>)
    1c2c:	fb03 f000 	mul.w	r0, r3, r0
    1c30:	4770      	bx	lr
    1c32:	bf00      	nop
    1c34:	20000894 	.word	0x20000894
    1c38:	b6db6db7 	.word	0xb6db6db7

00001c3c <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1c3c:	b538      	push	{r3, r4, r5, lr}
    1c3e:	4605      	mov	r5, r0
    1c40:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1c42:	f7ff ffef 	bl	1c24 <get_subsys>
    1c46:	4601      	mov	r1, r0
    1c48:	2240      	movs	r2, #64	; 0x40
    1c4a:	4803      	ldr	r0, [pc, #12]	; (1c58 <onoff_stop+0x1c>)
    1c4c:	f003 fdc2 	bl	57d4 <stop>
    1c50:	4601      	mov	r1, r0
	notify(mgr, res);
    1c52:	4628      	mov	r0, r5
    1c54:	47a0      	blx	r4
}
    1c56:	bd38      	pop	{r3, r4, r5, pc}
    1c58:	000068d0 	.word	0x000068d0

00001c5c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1c5c:	b530      	push	{r4, r5, lr}
    1c5e:	b083      	sub	sp, #12
    1c60:	4605      	mov	r5, r0
    1c62:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c64:	f7ff ffde 	bl	1c24 <get_subsys>
    1c68:	4601      	mov	r1, r0
    1c6a:	2340      	movs	r3, #64	; 0x40
    1c6c:	9300      	str	r3, [sp, #0]
    1c6e:	4623      	mov	r3, r4
    1c70:	4a05      	ldr	r2, [pc, #20]	; (1c88 <onoff_start+0x2c>)
    1c72:	4806      	ldr	r0, [pc, #24]	; (1c8c <onoff_start+0x30>)
    1c74:	f003 fdc8 	bl	5808 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1c78:	1e01      	subs	r1, r0, #0
    1c7a:	db01      	blt.n	1c80 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1c7c:	b003      	add	sp, #12
    1c7e:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1c80:	4628      	mov	r0, r5
    1c82:	47a0      	blx	r4
}
    1c84:	e7fa      	b.n	1c7c <onoff_start+0x20>
    1c86:	bf00      	nop
    1c88:	00005851 	.word	0x00005851
    1c8c:	000068d0 	.word	0x000068d0

00001c90 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1c90:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1c92:	2805      	cmp	r0, #5
    1c94:	d815      	bhi.n	1cc2 <clock_event_handler+0x32>
    1c96:	e8df f000 	tbb	[pc, r0]
    1c9a:	1a03      	.short	0x1a03
    1c9c:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1ca0:	2100      	movs	r1, #0
    1ca2:	480d      	ldr	r0, [pc, #52]	; (1cd8 <clock_event_handler+0x48>)
    1ca4:	f003 fd21 	bl	56ea <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1ca8:	6883      	ldr	r3, [r0, #8]
    1caa:	f013 0f07 	tst.w	r3, #7
    1cae:	d108      	bne.n	1cc2 <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1cb0:	2100      	movs	r1, #0
    1cb2:	4809      	ldr	r0, [pc, #36]	; (1cd8 <clock_event_handler+0x48>)
    1cb4:	f003 fd7c 	bl	57b0 <clkstarted_handle>
    1cb8:	e003      	b.n	1cc2 <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    1cba:	2102      	movs	r1, #2
    1cbc:	4806      	ldr	r0, [pc, #24]	; (1cd8 <clock_event_handler+0x48>)
    1cbe:	f003 fd77 	bl	57b0 <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1cc2:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    1cc4:	2103      	movs	r1, #3
    1cc6:	4804      	ldr	r0, [pc, #16]	; (1cd8 <clock_event_handler+0x48>)
    1cc8:	f003 fd72 	bl	57b0 <clkstarted_handle>
		break;
    1ccc:	e7f9      	b.n	1cc2 <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1cce:	2101      	movs	r1, #1
    1cd0:	4801      	ldr	r0, [pc, #4]	; (1cd8 <clock_event_handler+0x48>)
    1cd2:	f003 fd6d 	bl	57b0 <clkstarted_handle>
}
    1cd6:	e7f4      	b.n	1cc2 <clock_event_handler+0x32>
    1cd8:	000068d0 	.word	0x000068d0

00001cdc <generic_hfclk_start>:
{
    1cdc:	b510      	push	{r4, lr}
    1cde:	b082      	sub	sp, #8
	__asm__ volatile(
    1ce0:	f04f 0320 	mov.w	r3, #32
    1ce4:	f3ef 8411 	mrs	r4, BASEPRI
    1ce8:	f383 8812 	msr	BASEPRI_MAX, r3
    1cec:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1cf0:	4a14      	ldr	r2, [pc, #80]	; (1d44 <generic_hfclk_start+0x68>)
    1cf2:	6813      	ldr	r3, [r2, #0]
    1cf4:	f043 0102 	orr.w	r1, r3, #2
    1cf8:	6011      	str	r1, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1cfa:	f013 0f01 	tst.w	r3, #1
    1cfe:	d109      	bne.n	1d14 <generic_hfclk_start+0x38>
	bool already_started = false;
    1d00:	2300      	movs	r3, #0
	__asm__ volatile(
    1d02:	f384 8811 	msr	BASEPRI, r4
    1d06:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1d0a:	b9b3      	cbnz	r3, 1d3a <generic_hfclk_start+0x5e>
	hfclk_start();
    1d0c:	f003 fda8 	bl	5860 <hfclk_start>
}
    1d10:	b002      	add	sp, #8
    1d12:	bd10      	pop	{r4, pc}
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    1d14:	f10d 0207 	add.w	r2, sp, #7
    1d18:	2101      	movs	r1, #1
    1d1a:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    1d1e:	f003 fcaa 	bl	5676 <nrf_clock_is_running>
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1d22:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1d26:	2b01      	cmp	r3, #1
    1d28:	d001      	beq.n	1d2e <generic_hfclk_start+0x52>
	bool already_started = false;
    1d2a:	2300      	movs	r3, #0
    1d2c:	e7e9      	b.n	1d02 <generic_hfclk_start+0x26>
			set_on_state(get_hf_flags());
    1d2e:	f7ff ff75 	bl	1c1c <get_hf_flags>
    1d32:	f003 fd2a 	bl	578a <set_on_state>
			already_started = true;
    1d36:	2301      	movs	r3, #1
    1d38:	e7e3      	b.n	1d02 <generic_hfclk_start+0x26>
		clkstarted_handle(CLOCK_DEVICE,
    1d3a:	2100      	movs	r1, #0
    1d3c:	4802      	ldr	r0, [pc, #8]	; (1d48 <generic_hfclk_start+0x6c>)
    1d3e:	f003 fd37 	bl	57b0 <clkstarted_handle>
		return;
    1d42:	e7e5      	b.n	1d10 <generic_hfclk_start+0x34>
    1d44:	20000934 	.word	0x20000934
    1d48:	000068d0 	.word	0x000068d0

00001d4c <generic_hfclk_stop>:
{
    1d4c:	b510      	push	{r4, lr}
	__asm__ volatile(
    1d4e:	f04f 0320 	mov.w	r3, #32
    1d52:	f3ef 8411 	mrs	r4, BASEPRI
    1d56:	f383 8812 	msr	BASEPRI_MAX, r3
    1d5a:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    1d5e:	4a08      	ldr	r2, [pc, #32]	; (1d80 <generic_hfclk_stop+0x34>)
    1d60:	6813      	ldr	r3, [r2, #0]
    1d62:	f023 0102 	bic.w	r1, r3, #2
    1d66:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    1d68:	f013 0f01 	tst.w	r3, #1
    1d6c:	d004      	beq.n	1d78 <generic_hfclk_stop+0x2c>
	__asm__ volatile(
    1d6e:	f384 8811 	msr	BASEPRI, r4
    1d72:	f3bf 8f6f 	isb	sy
}
    1d76:	bd10      	pop	{r4, pc}
		hfclk_stop();
    1d78:	f003 fd86 	bl	5888 <hfclk_stop>
    1d7c:	e7f7      	b.n	1d6e <generic_hfclk_stop+0x22>
    1d7e:	bf00      	nop
    1d80:	20000934 	.word	0x20000934

00001d84 <lfclk_spinwait>:
{
    1d84:	b570      	push	{r4, r5, r6, lr}
    1d86:	b082      	sub	sp, #8
    1d88:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1d8a:	2801      	cmp	r0, #1
    1d8c:	d107      	bne.n	1d9e <lfclk_spinwait+0x1a>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1d8e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1d92:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1d96:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1d9a:	2b02      	cmp	r3, #2
    1d9c:	d037      	beq.n	1e0e <lfclk_spinwait+0x8a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1d9e:	f004 fbae 	bl	64fe <k_is_in_isr>
    1da2:	4604      	mov	r4, r0
    1da4:	b910      	cbnz	r0, 1dac <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    1da6:	4b2b      	ldr	r3, [pc, #172]	; (1e54 <lfclk_spinwait+0xd0>)
    1da8:	781b      	ldrb	r3, [r3, #0]
    1daa:	b97b      	cbnz	r3, 1dcc <lfclk_spinwait+0x48>
	__asm__ volatile(
    1dac:	f04f 0320 	mov.w	r3, #32
    1db0:	f3ef 8611 	mrs	r6, BASEPRI
    1db4:	f383 8812 	msr	BASEPRI_MAX, r3
    1db8:	f3bf 8f6f 	isb	sy
    1dbc:	2401      	movs	r4, #1
	if (!isr_mode) {
    1dbe:	b994      	cbnz	r4, 1de6 <lfclk_spinwait+0x62>
    p_reg->INTENCLR = mask;
    1dc0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1dc4:	2202      	movs	r2, #2
    1dc6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    1dca:	e00c      	b.n	1de6 <lfclk_spinwait+0x62>
	int key = isr_mode ? irq_lock() : 0;
    1dcc:	2600      	movs	r6, #0
    1dce:	e7f6      	b.n	1dbe <lfclk_spinwait+0x3a>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1dd0:	b1fc      	cbz	r4, 1e12 <lfclk_spinwait+0x8e>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1dd2:	4630      	mov	r0, r6
    1dd4:	f7ff fa86 	bl	12e4 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1dd8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1ddc:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    1de0:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1de2:	2b01      	cmp	r3, #1
    1de4:	d019      	beq.n	1e1a <lfclk_spinwait+0x96>
    1de6:	f10d 0207 	add.w	r2, sp, #7
    1dea:	2100      	movs	r1, #0
    1dec:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    1df0:	f003 fc41 	bl	5676 <nrf_clock_is_running>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1df4:	2800      	cmp	r0, #0
    1df6:	d0eb      	beq.n	1dd0 <lfclk_spinwait+0x4c>
		 && ((type == target_type)
    1df8:	f89d 3007 	ldrb.w	r3, [sp, #7]
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1dfc:	2b02      	cmp	r3, #2
    1dfe:	d001      	beq.n	1e04 <lfclk_spinwait+0x80>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1e00:	2d01      	cmp	r5, #1
    1e02:	d1e5      	bne.n	1dd0 <lfclk_spinwait+0x4c>
	if (isr_mode) {
    1e04:	b304      	cbz	r4, 1e48 <lfclk_spinwait+0xc4>
	__asm__ volatile(
    1e06:	f386 8811 	msr	BASEPRI, r6
    1e0a:	f3bf 8f6f 	isb	sy
}
    1e0e:	b002      	add	sp, #8
    1e10:	bd70      	pop	{r4, r5, r6, pc}
				k_msleep(1);
    1e12:	2001      	movs	r0, #1
    1e14:	f003 fd4c 	bl	58b0 <k_msleep>
    1e18:	e7de      	b.n	1dd8 <lfclk_spinwait+0x54>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1e1a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1e1e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1e22:	2b00      	cmp	r3, #0
    1e24:	d0df      	beq.n	1de6 <lfclk_spinwait+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1e26:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1e2a:	2200      	movs	r2, #0
    1e2c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    1e30:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1e34:	2202      	movs	r2, #2
    1e36:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1e3a:	4a07      	ldr	r2, [pc, #28]	; (1e58 <lfclk_spinwait+0xd4>)
    1e3c:	2120      	movs	r1, #32
    1e3e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1e42:	2201      	movs	r2, #1
    1e44:	609a      	str	r2, [r3, #8]
}
    1e46:	e7ce      	b.n	1de6 <lfclk_spinwait+0x62>
    p_reg->INTENSET = mask;
    1e48:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1e4c:	2202      	movs	r2, #2
    1e4e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1e52:	e7dc      	b.n	1e0e <lfclk_spinwait+0x8a>
    1e54:	20000b7f 	.word	0x20000b7f
    1e58:	e000e100 	.word	0xe000e100

00001e5c <api_blocking_start>:
{
    1e5c:	b500      	push	{lr}
    1e5e:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1e60:	f8cd d000 	str.w	sp, [sp]
    1e64:	f8cd d004 	str.w	sp, [sp, #4]
    1e68:	2300      	movs	r3, #0
    1e6a:	9302      	str	r3, [sp, #8]
    1e6c:	2301      	movs	r3, #1
    1e6e:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1e70:	466b      	mov	r3, sp
    1e72:	4a07      	ldr	r2, [pc, #28]	; (1e90 <api_blocking_start+0x34>)
    1e74:	f003 fce4 	bl	5840 <api_start>
	if (err < 0) {
    1e78:	2800      	cmp	r0, #0
    1e7a:	db05      	blt.n	1e88 <api_blocking_start+0x2c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1e7c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1e80:	2300      	movs	r3, #0
    1e82:	4668      	mov	r0, sp
    1e84:	f001 ff92 	bl	3dac <z_impl_k_sem_take>
}
    1e88:	b005      	add	sp, #20
    1e8a:	f85d fb04 	ldr.w	pc, [sp], #4
    1e8e:	bf00      	nop
    1e90:	000058dd 	.word	0x000058dd

00001e94 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1e94:	b570      	push	{r4, r5, r6, lr}
    1e96:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1e98:	2200      	movs	r2, #0
    1e9a:	2101      	movs	r1, #1
    1e9c:	2005      	movs	r0, #5
    1e9e:	f003 fab8 	bl	5412 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1ea2:	4811      	ldr	r0, [pc, #68]	; (1ee8 <clk_init+0x54>)
    1ea4:	f000 ff48 	bl	2d38 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1ea8:	4b10      	ldr	r3, [pc, #64]	; (1eec <clk_init+0x58>)
    1eaa:	4298      	cmp	r0, r3
    1eac:	d119      	bne.n	1ee2 <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1eae:	f004 f994 	bl	61da <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1eb2:	2400      	movs	r4, #0
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1eb4:	2c03      	cmp	r4, #3
    1eb6:	d812      	bhi.n	1ede <clk_init+0x4a>
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1eb8:	4621      	mov	r1, r4
    1eba:	4630      	mov	r0, r6
    1ebc:	f003 fc15 	bl	56ea <get_sub_data>
    1ec0:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1ec2:	4621      	mov	r1, r4
    1ec4:	4630      	mov	r0, r6
    1ec6:	f003 fc1b 	bl	5700 <get_onoff_manager>
    1eca:	4909      	ldr	r1, [pc, #36]	; (1ef0 <clk_init+0x5c>)
    1ecc:	f002 ff85 	bl	4dda <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1ed0:	2800      	cmp	r0, #0
    1ed2:	db05      	blt.n	1ee0 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1ed4:	2301      	movs	r3, #1
    1ed6:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1ed8:	441c      	add	r4, r3
    1eda:	b2e4      	uxtb	r4, r4
    1edc:	e7ea      	b.n	1eb4 <clk_init+0x20>
	}

	return 0;
    1ede:	2000      	movs	r0, #0
}
    1ee0:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1ee2:	f06f 0004 	mvn.w	r0, #4
    1ee6:	e7fb      	b.n	1ee0 <clk_init+0x4c>
    1ee8:	00001c91 	.word	0x00001c91
    1eec:	0bad0000 	.word	0x0bad0000
    1ef0:	00006d64 	.word	0x00006d64

00001ef4 <z_nrf_clock_control_lf_on>:
{
    1ef4:	b510      	push	{r4, lr}
    1ef6:	4604      	mov	r4, r0
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1ef8:	4b0e      	ldr	r3, [pc, #56]	; (1f34 <z_nrf_clock_control_lf_on+0x40>)
    1efa:	2101      	movs	r1, #1
    1efc:	e8d3 2fef 	ldaex	r2, [r3]
    1f00:	e8c3 1fe0 	stlex	r0, r1, [r3]
    1f04:	2800      	cmp	r0, #0
    1f06:	d1f9      	bne.n	1efc <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    1f08:	b11a      	cbz	r2, 1f12 <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    1f0a:	1e63      	subs	r3, r4, #1
    1f0c:	2b01      	cmp	r3, #1
    1f0e:	d90d      	bls.n	1f2c <z_nrf_clock_control_lf_on+0x38>
}
    1f10:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1f12:	4809      	ldr	r0, [pc, #36]	; (1f38 <z_nrf_clock_control_lf_on+0x44>)
    1f14:	f003 fbf4 	bl	5700 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1f18:	4908      	ldr	r1, [pc, #32]	; (1f3c <z_nrf_clock_control_lf_on+0x48>)
    1f1a:	2300      	movs	r3, #0
    1f1c:	604b      	str	r3, [r1, #4]
    1f1e:	608b      	str	r3, [r1, #8]
    1f20:	60cb      	str	r3, [r1, #12]
    1f22:	2301      	movs	r3, #1
    1f24:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1f26:	f002 ff75 	bl	4e14 <onoff_request>
    1f2a:	e7ee      	b.n	1f0a <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    1f2c:	4620      	mov	r0, r4
    1f2e:	f7ff ff29 	bl	1d84 <lfclk_spinwait>
		break;
    1f32:	e7ed      	b.n	1f10 <z_nrf_clock_control_lf_on+0x1c>
    1f34:	20000890 	.word	0x20000890
    1f38:	000068d0 	.word	0x000068d0
    1f3c:	20000880 	.word	0x20000880

00001f40 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1f40:	b510      	push	{r4, lr}
    1f42:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1f44:	280a      	cmp	r0, #10
    1f46:	d006      	beq.n	1f56 <console_out+0x16>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1f48:	b2e1      	uxtb	r1, r4
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
    1f4a:	4806      	ldr	r0, [pc, #24]	; (1f64 <console_out+0x24>)
    1f4c:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1f4e:	685b      	ldr	r3, [r3, #4]
    1f50:	4798      	blx	r3

	return c;
}
    1f52:	4620      	mov	r0, r4
    1f54:	bd10      	pop	{r4, pc}
	const struct uart_driver_api *api =
    1f56:	4803      	ldr	r0, [pc, #12]	; (1f64 <console_out+0x24>)
    1f58:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1f5a:	685b      	ldr	r3, [r3, #4]
    1f5c:	210d      	movs	r1, #13
    1f5e:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1f60:	e7f2      	b.n	1f48 <console_out+0x8>
    1f62:	bf00      	nop
    1f64:	00006918 	.word	0x00006918

00001f68 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    1f68:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1f6a:	4c04      	ldr	r4, [pc, #16]	; (1f7c <uart_console_hook_install+0x14>)
    1f6c:	4620      	mov	r0, r4
    1f6e:	f7ff fe4f 	bl	1c10 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1f72:	4620      	mov	r0, r4
    1f74:	f7fe fa6a 	bl	44c <__printk_hook_install>
#endif
}
    1f78:	bd10      	pop	{r4, pc}
    1f7a:	bf00      	nop
    1f7c:	00001f41 	.word	0x00001f41

00001f80 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1f80:	b508      	push	{r3, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    1f82:	4805      	ldr	r0, [pc, #20]	; (1f98 <uart_console_init+0x18>)
    1f84:	f004 fa29 	bl	63da <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
    1f88:	b118      	cbz	r0, 1f92 <uart_console_init+0x12>
		return -ENODEV;
	}

	uart_console_hook_install();
    1f8a:	f7ff ffed 	bl	1f68 <uart_console_hook_install>

	return 0;
    1f8e:	2000      	movs	r0, #0
}
    1f90:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1f92:	f06f 0012 	mvn.w	r0, #18
    1f96:	e7fb      	b.n	1f90 <uart_console_init+0x10>
    1f98:	00006918 	.word	0x00006918

00001f9c <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1f9c:	b128      	cbz	r0, 1faa <get_dev+0xe>
    1f9e:	2801      	cmp	r0, #1
    1fa0:	d101      	bne.n	1fa6 <get_dev+0xa>
    1fa2:	4803      	ldr	r0, [pc, #12]	; (1fb0 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1fa4:	4770      	bx	lr
	const struct device *dev = NULL;
    1fa6:	2000      	movs	r0, #0
    1fa8:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1faa:	4802      	ldr	r0, [pc, #8]	; (1fb4 <get_dev+0x18>)
    1fac:	4770      	bx	lr
    1fae:	bf00      	nop
    1fb0:	000068e8 	.word	0x000068e8
    1fb4:	00006900 	.word	0x00006900

00001fb8 <gpio_nrfx_pin_interrupt_configure>:
{
    1fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fba:	b085      	sub	sp, #20
    1fbc:	460e      	mov	r6, r1
    1fbe:	4619      	mov	r1, r3
	return port->config;
    1fc0:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1fc2:	7b1b      	ldrb	r3, [r3, #12]
    1fc4:	f006 051f 	and.w	r5, r6, #31
    1fc8:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1fcc:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    1fd0:	d022      	beq.n	2018 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x18>
    1fd2:	4607      	mov	r7, r0
    1fd4:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1fd6:	2300      	movs	r3, #0
    1fd8:	9301      	str	r3, [sp, #4]
    1fda:	9302      	str	r3, [sp, #8]
		.trigger = get_trigger(mode, trig),
    1fdc:	4610      	mov	r0, r2
    1fde:	f003 fd57 	bl	5a90 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1fe2:	f88d 0004 	strb.w	r0, [sp, #4]
	return port->config;
    1fe6:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1fe8:	6899      	ldr	r1, [r3, #8]
    1fea:	40f1      	lsrs	r1, r6
    1fec:	f011 0f01 	tst.w	r1, #1
    1ff0:	d102      	bne.n	1ff8 <gpio_nrfx_pin_interrupt_configure+0x40>
    1ff2:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
    1ff6:	d014      	beq.n	2022 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x22>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1ff8:	2300      	movs	r3, #0
    1ffa:	aa01      	add	r2, sp, #4
    1ffc:	4619      	mov	r1, r3
    1ffe:	4628      	mov	r0, r5
    2000:	f001 f986 	bl	3310 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2004:	4b1a      	ldr	r3, [pc, #104]	; (2070 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x70>)
    2006:	4298      	cmp	r0, r3
    2008:	d12f      	bne.n	206a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x6a>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    200a:	2101      	movs	r1, #1
    200c:	4628      	mov	r0, r5
    200e:	f001 fae3 	bl	35d8 <nrfx_gpiote_trigger_enable>
	return 0;
    2012:	2000      	movs	r0, #0
}
    2014:	b005      	add	sp, #20
    2016:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    2018:	4628      	mov	r0, r5
    201a:	f001 fb0f 	bl	363c <nrfx_gpiote_trigger_disable>
		return 0;
    201e:	2000      	movs	r0, #0
    2020:	e7f8      	b.n	2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    2022:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    2026:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2028:	2a01      	cmp	r2, #1
    202a:	d012      	beq.n	2052 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x52>
        case 0: return NRF_P0;
    202c:	4a11      	ldr	r2, [pc, #68]	; (2074 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x74>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    202e:	3380      	adds	r3, #128	; 0x80
    2030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2034:	f013 0f01 	tst.w	r3, #1
    2038:	d1de      	bne.n	1ff8 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    203a:	f10d 010f 	add.w	r1, sp, #15
    203e:	4628      	mov	r0, r5
    2040:	f001 fa6e 	bl	3520 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2044:	4b0c      	ldr	r3, [pc, #48]	; (2078 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x78>)
    2046:	4298      	cmp	r0, r3
    2048:	d005      	beq.n	2056 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x56>
		trigger_config.p_in_channel = &ch;
    204a:	f10d 030f 	add.w	r3, sp, #15
    204e:	9302      	str	r3, [sp, #8]
    2050:	e7d2      	b.n	1ff8 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    2052:	4a0a      	ldr	r2, [pc, #40]	; (207c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x7c>)
    2054:	e7eb      	b.n	202e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2e>
			err = nrfx_gpiote_channel_alloc(&ch);
    2056:	f10d 000f 	add.w	r0, sp, #15
    205a:	f001 fab5 	bl	35c8 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    205e:	4b04      	ldr	r3, [pc, #16]	; (2070 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x70>)
    2060:	4298      	cmp	r0, r3
    2062:	d0f2      	beq.n	204a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a>
				return -ENOMEM;
    2064:	f06f 000b 	mvn.w	r0, #11
    2068:	e7d4      	b.n	2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>
		return -EINVAL;
    206a:	f06f 0015 	mvn.w	r0, #21
    206e:	e7d1      	b.n	2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>
    2070:	0bad0000 	.word	0x0bad0000
    2074:	50842500 	.word	0x50842500
    2078:	0bad0004 	.word	0x0bad0004
    207c:	50842800 	.word	0x50842800

00002080 <gpio_nrfx_pin_configure>:
{
    2080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2084:	b086      	sub	sp, #24
    2086:	460e      	mov	r6, r1
    2088:	4614      	mov	r4, r2
	return port->config;
    208a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    208e:	f898 300c 	ldrb.w	r3, [r8, #12]
    2092:	f001 051f 	and.w	r5, r1, #31
    2096:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    209a:	f10d 0117 	add.w	r1, sp, #23
    209e:	4628      	mov	r0, r5
    20a0:	f001 fa3e 	bl	3520 <nrfx_gpiote_channel_get>
    20a4:	4607      	mov	r7, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    20a6:	f414 3f40 	tst.w	r4, #196608	; 0x30000
    20aa:	d039      	beq.n	2120 <gpio_nrfx_pin_configure+0xa0>
	nrfx_gpiote_trigger_config_t trigger_config = {
    20ac:	2100      	movs	r1, #0
    20ae:	9103      	str	r1, [sp, #12]
    20b0:	9104      	str	r1, [sp, #16]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    20b2:	460b      	mov	r3, r1
    20b4:	aa03      	add	r2, sp, #12
    20b6:	4628      	mov	r0, r5
    20b8:	f001 f92a 	bl	3310 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    20bc:	4b32      	ldr	r3, [pc, #200]	; (2188 <gpio_nrfx_pin_configure+0x108>)
    20be:	4298      	cmp	r0, r3
    20c0:	d15f      	bne.n	2182 <gpio_nrfx_pin_configure+0x102>
	if (free_ch) {
    20c2:	429f      	cmp	r7, r3
    20c4:	d03c      	beq.n	2140 <gpio_nrfx_pin_configure+0xc0>
	if (flags & GPIO_OUTPUT) {
    20c6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    20ca:	d047      	beq.n	215c <gpio_nrfx_pin_configure+0xdc>
		int rv = get_drive(flags, &drive);
    20cc:	f10d 0103 	add.w	r1, sp, #3
    20d0:	4620      	mov	r0, r4
    20d2:	f003 fc6a 	bl	59aa <get_drive>
		if (rv != 0) {
    20d6:	4607      	mov	r7, r0
    20d8:	bb48      	cbnz	r0, 212e <gpio_nrfx_pin_configure+0xae>
		nrfx_gpiote_output_config_t output_config = {
    20da:	f89d 3003 	ldrb.w	r3, [sp, #3]
    20de:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    20e2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    20e6:	bf0c      	ite	eq
    20e8:	2301      	moveq	r3, #1
    20ea:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    20ec:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    20f0:	4620      	mov	r0, r4
    20f2:	f003 fc9d 	bl	5a30 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    20f6:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    20fa:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    20fe:	d024      	beq.n	214a <gpio_nrfx_pin_configure+0xca>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2100:	f8d8 2004 	ldr.w	r2, [r8, #4]
    2104:	2301      	movs	r3, #1
    2106:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    2108:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    210a:	2200      	movs	r2, #0
    210c:	a901      	add	r1, sp, #4
    210e:	4628      	mov	r0, r5
    2110:	f001 f994 	bl	343c <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2114:	4b1c      	ldr	r3, [pc, #112]	; (2188 <gpio_nrfx_pin_configure+0x108>)
    2116:	4298      	cmp	r0, r3
    2118:	d009      	beq.n	212e <gpio_nrfx_pin_configure+0xae>
    211a:	f06f 0715 	mvn.w	r7, #21
    211e:	e006      	b.n	212e <gpio_nrfx_pin_configure+0xae>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    2120:	4628      	mov	r0, r5
    2122:	f001 faad 	bl	3680 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    2126:	4b18      	ldr	r3, [pc, #96]	; (2188 <gpio_nrfx_pin_configure+0x108>)
    2128:	429f      	cmp	r7, r3
    212a:	d004      	beq.n	2136 <gpio_nrfx_pin_configure+0xb6>
		return 0;
    212c:	2700      	movs	r7, #0
}
    212e:	4638      	mov	r0, r7
    2130:	b006      	add	sp, #24
    2132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			err = nrfx_gpiote_channel_free(ch);
    2136:	f89d 0017 	ldrb.w	r0, [sp, #23]
    213a:	f001 fa3d 	bl	35b8 <nrfx_gpiote_channel_free>
    213e:	e7f5      	b.n	212c <gpio_nrfx_pin_configure+0xac>
		err = nrfx_gpiote_channel_free(ch);
    2140:	f89d 0017 	ldrb.w	r0, [sp, #23]
    2144:	f001 fa38 	bl	35b8 <nrfx_gpiote_channel_free>
    2148:	e7bd      	b.n	20c6 <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    214a:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    214e:	d0dc      	beq.n	210a <gpio_nrfx_pin_configure+0x8a>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2150:	f8d8 2004 	ldr.w	r2, [r8, #4]
    2154:	2301      	movs	r3, #1
    2156:	40b3      	lsls	r3, r6
    p_reg->OUTCLR = clr_mask;
    2158:	60d3      	str	r3, [r2, #12]
}
    215a:	e7d6      	b.n	210a <gpio_nrfx_pin_configure+0x8a>
		.pull = get_pull(flags)
    215c:	4620      	mov	r0, r4
    215e:	f003 fc67 	bl	5a30 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    2162:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2166:	2300      	movs	r3, #0
    2168:	461a      	mov	r2, r3
    216a:	a902      	add	r1, sp, #8
    216c:	4628      	mov	r0, r5
    216e:	f001 f8cf 	bl	3310 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2172:	4b05      	ldr	r3, [pc, #20]	; (2188 <gpio_nrfx_pin_configure+0x108>)
    2174:	4298      	cmp	r0, r3
    2176:	d101      	bne.n	217c <gpio_nrfx_pin_configure+0xfc>
    2178:	2700      	movs	r7, #0
    217a:	e7d8      	b.n	212e <gpio_nrfx_pin_configure+0xae>
    217c:	f06f 0715 	mvn.w	r7, #21
    2180:	e7d5      	b.n	212e <gpio_nrfx_pin_configure+0xae>
		return -EINVAL;
    2182:	f06f 0715 	mvn.w	r7, #21
    2186:	e7d2      	b.n	212e <gpio_nrfx_pin_configure+0xae>
    2188:	0bad0000 	.word	0x0bad0000

0000218c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    218c:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    218e:	f001 fa09 	bl	35a4 <nrfx_gpiote_is_init>
    2192:	b108      	cbz	r0, 2198 <gpio_nrfx_init+0xc>
		return 0;
    2194:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2196:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    2198:	f001 f9da 	bl	3550 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    219c:	4b08      	ldr	r3, [pc, #32]	; (21c0 <gpio_nrfx_init+0x34>)
    219e:	4298      	cmp	r0, r3
    21a0:	d10a      	bne.n	21b8 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    21a2:	2100      	movs	r1, #0
    21a4:	4807      	ldr	r0, [pc, #28]	; (21c4 <gpio_nrfx_init+0x38>)
    21a6:	f001 f9b5 	bl	3514 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    21aa:	2200      	movs	r2, #0
    21ac:	2105      	movs	r1, #5
    21ae:	200d      	movs	r0, #13
    21b0:	f003 f92f 	bl	5412 <z_arm_irq_priority_set>
	return 0;
    21b4:	2000      	movs	r0, #0
    21b6:	e7ee      	b.n	2196 <gpio_nrfx_init+0xa>
		return -EIO;
    21b8:	f06f 0004 	mvn.w	r0, #4
    21bc:	e7eb      	b.n	2196 <gpio_nrfx_init+0xa>
    21be:	bf00      	nop
    21c0:	0bad0000 	.word	0x0bad0000
    21c4:	00005ac9 	.word	0x00005ac9

000021c8 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    21c8:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    21ca:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    21cc:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    21d0:	d06f      	beq.n	22b2 <baudrate_set+0xea>
    21d2:	d83a      	bhi.n	224a <baudrate_set+0x82>
    21d4:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    21d8:	d06e      	beq.n	22b8 <baudrate_set+0xf0>
    21da:	d90a      	bls.n	21f2 <baudrate_set+0x2a>
    21dc:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    21e0:	d075      	beq.n	22ce <baudrate_set+0x106>
    21e2:	d924      	bls.n	222e <baudrate_set+0x66>
    21e4:	f647 2312 	movw	r3, #31250	; 0x7a12
    21e8:	4299      	cmp	r1, r3
    21ea:	d12b      	bne.n	2244 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    21ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    21f0:	e013      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    21f2:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    21f6:	d061      	beq.n	22bc <baudrate_set+0xf4>
    21f8:	d907      	bls.n	220a <baudrate_set+0x42>
    21fa:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    21fe:	d063      	beq.n	22c8 <baudrate_set+0x100>
    2200:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2204:	d110      	bne.n	2228 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2206:	4b3c      	ldr	r3, [pc, #240]	; (22f8 <baudrate_set+0x130>)
    2208:	e007      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    220a:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    220e:	d058      	beq.n	22c2 <baudrate_set+0xfa>
    2210:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2214:	d105      	bne.n	2222 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    2216:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    221a:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    221e:	2000      	movs	r0, #0
    2220:	4770      	bx	lr
	switch (baudrate) {
    2222:	f06f 0015 	mvn.w	r0, #21
    2226:	4770      	bx	lr
    2228:	f06f 0015 	mvn.w	r0, #21
    222c:	4770      	bx	lr
    222e:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    2232:	d04e      	beq.n	22d2 <baudrate_set+0x10a>
    2234:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2238:	d101      	bne.n	223e <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    223a:	4b30      	ldr	r3, [pc, #192]	; (22fc <baudrate_set+0x134>)
    223c:	e7ed      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    223e:	f06f 0015 	mvn.w	r0, #21
    2242:	4770      	bx	lr
    2244:	f06f 0015 	mvn.w	r0, #21
    2248:	4770      	bx	lr
    224a:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    224e:	d042      	beq.n	22d6 <baudrate_set+0x10e>
    2250:	d909      	bls.n	2266 <baudrate_set+0x9e>
    2252:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    2256:	d046      	beq.n	22e6 <baudrate_set+0x11e>
    2258:	d91f      	bls.n	229a <baudrate_set+0xd2>
    225a:	4b29      	ldr	r3, [pc, #164]	; (2300 <baudrate_set+0x138>)
    225c:	4299      	cmp	r1, r3
    225e:	d148      	bne.n	22f2 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2260:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2264:	e7d9      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    2266:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    226a:	d037      	beq.n	22dc <baudrate_set+0x114>
    226c:	d905      	bls.n	227a <baudrate_set+0xb2>
    226e:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    2272:	d10f      	bne.n	2294 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2274:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2278:	e7cf      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    227a:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    227e:	4299      	cmp	r1, r3
    2280:	d02e      	beq.n	22e0 <baudrate_set+0x118>
    2282:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    2286:	d102      	bne.n	228e <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2288:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    228c:	e7c5      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    228e:	f06f 0015 	mvn.w	r0, #21
    2292:	4770      	bx	lr
    2294:	f06f 0015 	mvn.w	r0, #21
    2298:	4770      	bx	lr
    229a:	4b1a      	ldr	r3, [pc, #104]	; (2304 <baudrate_set+0x13c>)
    229c:	4299      	cmp	r1, r3
    229e:	d025      	beq.n	22ec <baudrate_set+0x124>
    22a0:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    22a4:	d102      	bne.n	22ac <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    22a6:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    22aa:	e7b6      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    22ac:	f06f 0015 	mvn.w	r0, #21
    22b0:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    22b2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    22b6:	e7b0      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    22b8:	4b13      	ldr	r3, [pc, #76]	; (2308 <baudrate_set+0x140>)
    22ba:	e7ae      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    22bc:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    22c0:	e7ab      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    22c2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    22c6:	e7a8      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    22c8:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    22cc:	e7a5      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    22ce:	4b0f      	ldr	r3, [pc, #60]	; (230c <baudrate_set+0x144>)
    22d0:	e7a3      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    22d2:	4b0f      	ldr	r3, [pc, #60]	; (2310 <baudrate_set+0x148>)
    22d4:	e7a1      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    22d6:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    22da:	e79e      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    22dc:	4b0d      	ldr	r3, [pc, #52]	; (2314 <baudrate_set+0x14c>)
    22de:	e79c      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    22e0:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    22e4:	e799      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    22e6:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    22ea:	e796      	b.n	221a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    22ec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    22f0:	e793      	b.n	221a <baudrate_set+0x52>
	switch (baudrate) {
    22f2:	f06f 0015 	mvn.w	r0, #21
}
    22f6:	4770      	bx	lr
    22f8:	0013b000 	.word	0x0013b000
    22fc:	004ea000 	.word	0x004ea000
    2300:	000f4240 	.word	0x000f4240
    2304:	0003d090 	.word	0x0003d090
    2308:	00275000 	.word	0x00275000
    230c:	0075c000 	.word	0x0075c000
    2310:	003af000 	.word	0x003af000
    2314:	013a9000 	.word	0x013a9000

00002318 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    231a:	4605      	mov	r5, r0
    231c:	460e      	mov	r6, r1
	struct uarte_nrfx_data *data = dev->data;
    231e:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2320:	f004 f8ed 	bl	64fe <k_is_in_isr>
    2324:	b910      	cbnz	r0, 232c <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    2326:	4b12      	ldr	r3, [pc, #72]	; (2370 <uarte_nrfx_poll_out+0x58>)
    2328:	781b      	ldrb	r3, [r3, #0]
    232a:	b983      	cbnz	r3, 234e <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    232c:	f04f 0320 	mov.w	r3, #32
    2330:	f3ef 8411 	mrs	r4, BASEPRI
    2334:	f383 8812 	msr	BASEPRI_MAX, r3
    2338:	f3bf 8f6f 	isb	sy
#endif

	if (isr_mode) {
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    233c:	4628      	mov	r0, r5
    233e:	f003 fc86 	bl	5c4e <is_tx_ready>
    2342:	b940      	cbnz	r0, 2356 <uarte_nrfx_poll_out+0x3e>
	__asm__ volatile(
    2344:	f384 8811 	msr	BASEPRI, r4
    2348:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    234c:	e7ee      	b.n	232c <uarte_nrfx_poll_out+0x14>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    234e:	4628      	mov	r0, r5
    2350:	f003 fce2 	bl	5d18 <wait_tx_ready>
    2354:	4604      	mov	r4, r0
	}

	*data->char_out = c;
    2356:	693b      	ldr	r3, [r7, #16]
    2358:	701e      	strb	r6, [r3, #0]
	tx_start(dev, data->char_out, 1);
    235a:	2201      	movs	r2, #1
    235c:	6939      	ldr	r1, [r7, #16]
    235e:	4628      	mov	r0, r5
    2360:	f003 fc8f 	bl	5c82 <tx_start>
	__asm__ volatile(
    2364:	f384 8811 	msr	BASEPRI, r4
    2368:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    236c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    236e:	bf00      	nop
    2370:	20000b7f 	.word	0x20000b7f

00002374 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    2374:	b538      	push	{r3, r4, r5, lr}
    2376:	4605      	mov	r5, r0
    2378:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    237a:	f101 0018 	add.w	r0, r1, #24
    237e:	f000 fd51 	bl	2e24 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2382:	4b0a      	ldr	r3, [pc, #40]	; (23ac <endtx_stoptx_ppi_init+0x38>)
    2384:	4298      	cmp	r0, r3
    2386:	d10e      	bne.n	23a6 <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2388:	7e23      	ldrb	r3, [r4, #24]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    238a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    238e:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    2392:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2396:	7e22      	ldrb	r2, [r4, #24]
    2398:	2301      	movs	r3, #1
    239a:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    239c:	4a04      	ldr	r2, [pc, #16]	; (23b0 <endtx_stoptx_ppi_init+0x3c>)
    239e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    23a2:	2000      	movs	r0, #0
}
    23a4:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    23a6:	f06f 0004 	mvn.w	r0, #4
    23aa:	e7fb      	b.n	23a4 <endtx_stoptx_ppi_init+0x30>
    23ac:	0bad0000 	.word	0x0bad0000
    23b0:	50017000 	.word	0x50017000

000023b4 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    23b4:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    23b8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    23bc:	4b01      	ldr	r3, [pc, #4]	; (23c4 <set_comparator+0x10>)
    23be:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    23c2:	4770      	bx	lr
    23c4:	50015000 	.word	0x50015000

000023c8 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    23c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    23cc:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    23ce:	4a02      	ldr	r2, [pc, #8]	; (23d8 <event_enable+0x10>)
    23d0:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    23d4:	4770      	bx	lr
    23d6:	bf00      	nop
    23d8:	50015000 	.word	0x50015000

000023dc <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    23dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    23e0:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    23e2:	4a02      	ldr	r2, [pc, #8]	; (23ec <event_disable+0x10>)
    23e4:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    23e8:	4770      	bx	lr
    23ea:	bf00      	nop
    23ec:	50015000 	.word	0x50015000

000023f0 <counter>:
     return p_reg->COUNTER;
    23f0:	4b01      	ldr	r3, [pc, #4]	; (23f8 <counter+0x8>)
    23f2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    23f6:	4770      	bx	lr
    23f8:	50015000 	.word	0x50015000

000023fc <set_alarm>:
 * @param[in] chan A channel for which a new CC value is to be set.
 *
 * @param[in] req_cc Requested CC register value to be set.
 */
static void set_alarm(int32_t chan, uint32_t req_cc)
{
    23fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2400:	4606      	mov	r6, r0
    2402:	4688      	mov	r8, r1
	 * (however, even if such spurious event was generated, it would be
	 * properly filtered out in process_channel(), where the target time
	 * is checked).
	 * Clear also the event as it may already be generated at this point.
	 */
	event_disable(chan);
    2404:	f7ff ffea 	bl	23dc <event_disable>
	event_clear(chan);
    2408:	4630      	mov	r0, r6
    240a:	f003 fd2e 	bl	5e6a <event_clear>
	uint32_t cc_val = req_cc;
    240e:	4645      	mov	r5, r8
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    2410:	2703      	movs	r7, #3
    2412:	e001      	b.n	2418 <set_alarm+0x1c>
				} else {
					break;
				}
			}

			cc_val = now + cc_inc;
    2414:	193d      	adds	r5, r7, r4
			cc_inc++;
    2416:	3701      	adds	r7, #1
		set_comparator(chan, cc_val);
    2418:	4629      	mov	r1, r5
    241a:	4630      	mov	r0, r6
    241c:	f7ff ffca 	bl	23b4 <set_comparator>
		event_enable(chan);
    2420:	4630      	mov	r0, r6
    2422:	f7ff ffd1 	bl	23c8 <event_enable>
		now = counter();
    2426:	f7ff ffe3 	bl	23f0 <counter>
    242a:	4604      	mov	r4, r0
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    242c:	1cc1      	adds	r1, r0, #3
    242e:	4628      	mov	r0, r5
    2430:	f003 fd0a 	bl	5e48 <counter_sub>
    2434:	4b0b      	ldr	r3, [pc, #44]	; (2464 <set_alarm+0x68>)
    2436:	4298      	cmp	r0, r3
    2438:	d911      	bls.n	245e <set_alarm+0x62>
			if (event_check(chan)) {
    243a:	4630      	mov	r0, r6
    243c:	f003 fd08 	bl	5e50 <event_check>
    2440:	2800      	cmp	r0, #0
    2442:	d0e7      	beq.n	2414 <set_alarm+0x18>
				now = counter();
    2444:	f7ff ffd4 	bl	23f0 <counter>
    2448:	4604      	mov	r4, r0
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    244a:	4641      	mov	r1, r8
    244c:	f003 fcfc 	bl	5e48 <counter_sub>
    2450:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2454:	d903      	bls.n	245e <set_alarm+0x62>
					event_clear(chan);
    2456:	4630      	mov	r0, r6
    2458:	f003 fd07 	bl	5e6a <event_clear>
    245c:	e7da      	b.n	2414 <set_alarm+0x18>
		} else {
			break;
		}
	}
}
    245e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2462:	bf00      	nop
    2464:	007ffffd 	.word	0x007ffffd

00002468 <compare_int_lock>:
{
    2468:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    246a:	2301      	movs	r3, #1
    246c:	4083      	lsls	r3, r0
    246e:	ea6f 0c03 	mvn.w	ip, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2472:	4a0c      	ldr	r2, [pc, #48]	; (24a4 <compare_int_lock+0x3c>)
    2474:	e8d2 1fef 	ldaex	r1, [r2]
    2478:	ea01 0e0c 	and.w	lr, r1, ip
    247c:	e8c2 efe4 	stlex	r4, lr, [r2]
    2480:	2c00      	cmp	r4, #0
    2482:	d1f7      	bne.n	2474 <compare_int_lock+0xc>
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2484:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2488:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    248a:	4807      	ldr	r0, [pc, #28]	; (24a8 <compare_int_lock+0x40>)
    248c:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
    2490:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2494:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    2498:	420b      	tst	r3, r1
}
    249a:	bf14      	ite	ne
    249c:	2001      	movne	r0, #1
    249e:	2000      	moveq	r0, #0
    24a0:	bd10      	pop	{r4, pc}
    24a2:	bf00      	nop
    24a4:	20000954 	.word	0x20000954
    24a8:	50015000 	.word	0x50015000

000024ac <channel_processing_check_and_clear>:
	sys_clock_announce(dticks);
}

static bool channel_processing_check_and_clear(int32_t chan)
{
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    24ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    24b0:	4083      	lsls	r3, r0
    return p_reg->INTENSET & mask;
    24b2:	4a12      	ldr	r2, [pc, #72]	; (24fc <channel_processing_check_and_clear+0x50>)
    24b4:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    24b8:	4213      	tst	r3, r2
    24ba:	d101      	bne.n	24c0 <channel_processing_check_and_clear+0x14>
			event_clear(chan);
			return true;
		}
	}

	return false;
    24bc:	2000      	movs	r0, #0
}
    24be:	4770      	bx	lr
{
    24c0:	b510      	push	{r4, lr}
    24c2:	4604      	mov	r4, r0
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    24c4:	2301      	movs	r3, #1
    24c6:	4083      	lsls	r3, r0
    24c8:	43db      	mvns	r3, r3
    24ca:	490d      	ldr	r1, [pc, #52]	; (2500 <channel_processing_check_and_clear+0x54>)
    24cc:	e8d1 2fef 	ldaex	r2, [r1]
    24d0:	ea02 0003 	and.w	r0, r2, r3
    24d4:	e8c1 0fec 	stlex	ip, r0, [r1]
    24d8:	f1bc 0f00 	cmp.w	ip, #0
    24dc:	d1f6      	bne.n	24cc <channel_processing_check_and_clear+0x20>
    24de:	fa22 f304 	lsr.w	r3, r2, r4
    24e2:	f013 0f01 	tst.w	r3, #1
    24e6:	d103      	bne.n	24f0 <channel_processing_check_and_clear+0x44>
		    event_check(chan)) {
    24e8:	4620      	mov	r0, r4
    24ea:	f003 fcb1 	bl	5e50 <event_check>
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    24ee:	b118      	cbz	r0, 24f8 <channel_processing_check_and_clear+0x4c>
			event_clear(chan);
    24f0:	4620      	mov	r0, r4
    24f2:	f003 fcba 	bl	5e6a <event_clear>
			return true;
    24f6:	2001      	movs	r0, #1
}
    24f8:	bd10      	pop	{r4, pc}
    24fa:	bf00      	nop
    24fc:	50015000 	.word	0x50015000
    2500:	20000950 	.word	0x20000950

00002504 <compare_int_unlock>:
	if (key) {
    2504:	b901      	cbnz	r1, 2508 <compare_int_unlock+0x4>
}
    2506:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    2508:	2301      	movs	r3, #1
    250a:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    250c:	4a0d      	ldr	r2, [pc, #52]	; (2544 <compare_int_unlock+0x40>)
    250e:	e8d2 cfef 	ldaex	ip, [r2]
    2512:	ea4c 0c03 	orr.w	ip, ip, r3
    2516:	e8c2 cfe1 	stlex	r1, ip, [r2]
    251a:	2900      	cmp	r1, #0
    251c:	d1f7      	bne.n	250e <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    251e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2522:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2524:	4a08      	ldr	r2, [pc, #32]	; (2548 <compare_int_unlock+0x44>)
    2526:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    252a:	4b08      	ldr	r3, [pc, #32]	; (254c <compare_int_unlock+0x48>)
    252c:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2530:	40c3      	lsrs	r3, r0
    2532:	f013 0f01 	tst.w	r3, #1
    2536:	d0e6      	beq.n	2506 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2538:	4b05      	ldr	r3, [pc, #20]	; (2550 <compare_int_unlock+0x4c>)
    253a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    253e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    2542:	e7e0      	b.n	2506 <compare_int_unlock+0x2>
    2544:	20000954 	.word	0x20000954
    2548:	50015000 	.word	0x50015000
    254c:	20000950 	.word	0x20000950
    2550:	e000e100 	.word	0xe000e100

00002554 <sys_clock_timeout_handler>:
{
    2554:	b538      	push	{r3, r4, r5, lr}
    2556:	4614      	mov	r4, r2
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    2558:	4610      	mov	r0, r2
    255a:	4619      	mov	r1, r3
    255c:	f003 fc91 	bl	5e82 <absolute_time_to_cc>
    2560:	4602      	mov	r2, r0
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    2562:	490d      	ldr	r1, [pc, #52]	; (2598 <sys_clock_timeout_handler+0x44>)
    2564:	680b      	ldr	r3, [r1, #0]
    2566:	1ae0      	subs	r0, r4, r3
	last_count += dticks * CYC_PER_TICK;
    2568:	181b      	adds	r3, r3, r0
    256a:	684c      	ldr	r4, [r1, #4]
    256c:	f144 0400 	adc.w	r4, r4, #0
    2570:	600b      	str	r3, [r1, #0]
    2572:	604c      	str	r4, [r1, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2574:	f5a2 1300 	sub.w	r3, r2, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    2578:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    257c:	d209      	bcs.n	2592 <sys_clock_timeout_handler+0x3e>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    257e:	4b07      	ldr	r3, [pc, #28]	; (259c <sys_clock_timeout_handler+0x48>)
    2580:	681b      	ldr	r3, [r3, #0]
    2582:	0a19      	lsrs	r1, r3, #8
    2584:	061b      	lsls	r3, r3, #24
    2586:	18d4      	adds	r4, r2, r3
    2588:	f141 0500 	adc.w	r5, r1, #0
    258c:	4b04      	ldr	r3, [pc, #16]	; (25a0 <sys_clock_timeout_handler+0x4c>)
    258e:	e9c3 4500 	strd	r4, r5, [r3]
	sys_clock_announce(dticks);
    2592:	f002 f90b 	bl	47ac <sys_clock_announce>
}
    2596:	bd38      	pop	{r3, r4, r5, pc}
    2598:	200001a0 	.word	0x200001a0
    259c:	20000958 	.word	0x20000958
    25a0:	200001a8 	.word	0x200001a8

000025a4 <z_nrf_rtc_timer_read>:
{
    25a4:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    25a6:	4b0d      	ldr	r3, [pc, #52]	; (25dc <z_nrf_rtc_timer_read+0x38>)
    25a8:	681c      	ldr	r4, [r3, #0]
    25aa:	0a25      	lsrs	r5, r4, #8
    25ac:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    25ae:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    25b2:	f7ff ff1d 	bl	23f0 <counter>
    25b6:	4603      	mov	r3, r0
	val += cntr;
    25b8:	1900      	adds	r0, r0, r4
    25ba:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    25be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    25c2:	d20a      	bcs.n	25da <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    25c4:	4b06      	ldr	r3, [pc, #24]	; (25e0 <z_nrf_rtc_timer_read+0x3c>)
    25c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    25ca:	4290      	cmp	r0, r2
    25cc:	eb71 0303 	sbcs.w	r3, r1, r3
    25d0:	d203      	bcs.n	25da <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    25d2:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    25d6:	f141 0100 	adc.w	r1, r1, #0
}
    25da:	bd38      	pop	{r3, r4, r5, pc}
    25dc:	20000958 	.word	0x20000958
    25e0:	200001a8 	.word	0x200001a8

000025e4 <compare_set_nolocks>:
{
    25e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    25e6:	4606      	mov	r6, r0
    25e8:	4614      	mov	r4, r2
    25ea:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    25ec:	4610      	mov	r0, r2
    25ee:	4619      	mov	r1, r3
    25f0:	f003 fc47 	bl	5e82 <absolute_time_to_cc>
    25f4:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    25f6:	f7ff ffd5 	bl	25a4 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    25fa:	42a0      	cmp	r0, r4
    25fc:	eb71 0305 	sbcs.w	r3, r1, r5
    2600:	d215      	bcs.n	262e <compare_set_nolocks+0x4a>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    2602:	1a20      	subs	r0, r4, r0
    2604:	eb65 0101 	sbc.w	r1, r5, r1
    2608:	4b15      	ldr	r3, [pc, #84]	; (2660 <compare_set_nolocks+0x7c>)
    260a:	4298      	cmp	r0, r3
    260c:	f171 0100 	sbcs.w	r1, r1, #0
    2610:	d223      	bcs.n	265a <compare_set_nolocks+0x76>
		if (target_time != cc_data[chan].target_time) {
    2612:	4b14      	ldr	r3, [pc, #80]	; (2664 <compare_set_nolocks+0x80>)
    2614:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2618:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    261c:	42ab      	cmp	r3, r5
    261e:	bf08      	it	eq
    2620:	42a2      	cmpeq	r2, r4
    2622:	d00e      	beq.n	2642 <compare_set_nolocks+0x5e>
			set_alarm(chan, cc_value);
    2624:	4639      	mov	r1, r7
    2626:	4630      	mov	r0, r6
    2628:	f7ff fee8 	bl	23fc <set_alarm>
    262c:	e009      	b.n	2642 <compare_set_nolocks+0x5e>
		atomic_or(&force_isr_mask, BIT(chan));
    262e:	2301      	movs	r3, #1
    2630:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2632:	4a0d      	ldr	r2, [pc, #52]	; (2668 <compare_set_nolocks+0x84>)
    2634:	e8d2 0fef 	ldaex	r0, [r2]
    2638:	4318      	orrs	r0, r3
    263a:	e8c2 0fe1 	stlex	r1, r0, [r2]
    263e:	2900      	cmp	r1, #0
    2640:	d1f8      	bne.n	2634 <compare_set_nolocks+0x50>
	cc_data[chan].target_time = target_time;
    2642:	4b08      	ldr	r3, [pc, #32]	; (2664 <compare_set_nolocks+0x80>)
    2644:	0132      	lsls	r2, r6, #4
    2646:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    264a:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    264e:	9906      	ldr	r1, [sp, #24]
    2650:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    2652:	9b07      	ldr	r3, [sp, #28]
    2654:	6073      	str	r3, [r6, #4]
	return ret;
    2656:	2000      	movs	r0, #0
}
    2658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    265a:	f06f 0015 	mvn.w	r0, #21
    265e:	e7fb      	b.n	2658 <compare_set_nolocks+0x74>
    2660:	00800001 	.word	0x00800001
    2664:	20000190 	.word	0x20000190
    2668:	20000950 	.word	0x20000950

0000266c <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    266c:	b530      	push	{r4, r5, lr}
    266e:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    2670:	2300      	movs	r3, #0
    2672:	4a1d      	ldr	r2, [pc, #116]	; (26e8 <sys_clock_driver_init+0x7c>)
    2674:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2678:	2b00      	cmp	r3, #0
    267a:	dd24      	ble.n	26c6 <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    267c:	4c1a      	ldr	r4, [pc, #104]	; (26e8 <sys_clock_driver_init+0x7c>)
    267e:	2502      	movs	r5, #2
    2680:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2684:	4b19      	ldr	r3, [pc, #100]	; (26ec <sys_clock_driver_init+0x80>)
    2686:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    268a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    268e:	2200      	movs	r2, #0
    2690:	2101      	movs	r1, #1
    2692:	2015      	movs	r0, #21
    2694:	f002 febd 	bl	5412 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2698:	2015      	movs	r0, #21
    269a:	f002 feb5 	bl	5408 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    269e:	2301      	movs	r3, #1
    26a0:	60a3      	str	r3, [r4, #8]
    26a2:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    26a4:	4a12      	ldr	r2, [pc, #72]	; (26f0 <sys_clock_driver_init+0x84>)
    26a6:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    26a8:	2400      	movs	r4, #0
    26aa:	9401      	str	r4, [sp, #4]
    26ac:	4b11      	ldr	r3, [pc, #68]	; (26f4 <sys_clock_driver_init+0x88>)
    26ae:	9300      	str	r3, [sp, #0]
    26b0:	4a11      	ldr	r2, [pc, #68]	; (26f8 <sys_clock_driver_init+0x8c>)
    26b2:	2300      	movs	r3, #0
    26b4:	4620      	mov	r0, r4
    26b6:	f003 fbf5 	bl	5ea4 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    26ba:	4628      	mov	r0, r5
    26bc:	f7ff fc1a 	bl	1ef4 <z_nrf_clock_control_lf_on>

	return 0;
}
    26c0:	4620      	mov	r0, r4
    26c2:	b003      	add	sp, #12
    26c4:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    26c6:	4a0d      	ldr	r2, [pc, #52]	; (26fc <sys_clock_driver_init+0x90>)
    26c8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    26cc:	f04f 30ff 	mov.w	r0, #4294967295
    26d0:	f04f 31ff 	mov.w	r1, #4294967295
    26d4:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    26d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    26dc:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    26de:	4902      	ldr	r1, [pc, #8]	; (26e8 <sys_clock_driver_init+0x7c>)
    26e0:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    26e4:	3301      	adds	r3, #1
    26e6:	e7c7      	b.n	2678 <sys_clock_driver_init+0xc>
    26e8:	50015000 	.word	0x50015000
    26ec:	e000e100 	.word	0xe000e100
    26f0:	20000954 	.word	0x20000954
    26f4:	00002555 	.word	0x00002555
    26f8:	007fffff 	.word	0x007fffff
    26fc:	20000190 	.word	0x20000190

00002700 <process_channel>:
{
    2700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2704:	b082      	sub	sp, #8
    2706:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    2708:	f7ff fed0 	bl	24ac <channel_processing_check_and_clear>
    270c:	b910      	cbnz	r0, 2714 <process_channel+0x14>
}
    270e:	b002      	add	sp, #8
    2710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    2714:	f7ff ff46 	bl	25a4 <z_nrf_rtc_timer_read>
    2718:	4682      	mov	sl, r0
    271a:	460d      	mov	r5, r1
		mcu_critical_state = full_int_lock();
    271c:	f003 fbb4 	bl	5e88 <full_int_lock>
    2720:	4606      	mov	r6, r0
		expire_time = cc_data[chan].target_time;
    2722:	4b15      	ldr	r3, [pc, #84]	; (2778 <process_channel+0x78>)
    2724:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2728:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    272c:	45c2      	cmp	sl, r8
    272e:	eb75 0509 	sbcs.w	r5, r5, r9
    2732:	d20b      	bcs.n	274c <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2734:	2500      	movs	r5, #0
		full_int_unlock(mcu_critical_state);
    2736:	4630      	mov	r0, r6
    2738:	f003 fbaf 	bl	5e9a <full_int_unlock>
		if (handler) {
    273c:	2d00      	cmp	r5, #0
    273e:	d0e6      	beq.n	270e <process_channel+0xe>
			handler(chan, expire_time, user_context);
    2740:	9700      	str	r7, [sp, #0]
    2742:	4642      	mov	r2, r8
    2744:	464b      	mov	r3, r9
    2746:	4620      	mov	r0, r4
    2748:	47a8      	blx	r5
}
    274a:	e7e0      	b.n	270e <process_channel+0xe>
			handler = cc_data[chan].callback;
    274c:	4a0a      	ldr	r2, [pc, #40]	; (2778 <process_channel+0x78>)
    274e:	0123      	lsls	r3, r4, #4
    2750:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    2754:	58d5      	ldr	r5, [r2, r3]
			user_context = cc_data[chan].user_context;
    2756:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    2758:	2000      	movs	r0, #0
    275a:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    275c:	f04f 32ff 	mov.w	r2, #4294967295
    2760:	f04f 33ff 	mov.w	r3, #4294967295
    2764:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    2768:	4620      	mov	r0, r4
    276a:	f7ff fe37 	bl	23dc <event_disable>
			event_clear(chan);
    276e:	4620      	mov	r0, r4
    2770:	f003 fb7b 	bl	5e6a <event_clear>
    2774:	e7df      	b.n	2736 <process_channel+0x36>
    2776:	bf00      	nop
    2778:	20000190 	.word	0x20000190

0000277c <rtc_nrf_isr>:
{
    277c:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    277e:	4b0e      	ldr	r3, [pc, #56]	; (27b8 <rtc_nrf_isr+0x3c>)
    2780:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    2784:	f013 0f02 	tst.w	r3, #2
    2788:	d00d      	beq.n	27a6 <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    278a:	4b0b      	ldr	r3, [pc, #44]	; (27b8 <rtc_nrf_isr+0x3c>)
    278c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2790:	b14b      	cbz	r3, 27a6 <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2792:	4b09      	ldr	r3, [pc, #36]	; (27b8 <rtc_nrf_isr+0x3c>)
    2794:	2200      	movs	r2, #0
    2796:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    279a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    279e:	4a07      	ldr	r2, [pc, #28]	; (27bc <rtc_nrf_isr+0x40>)
    27a0:	6813      	ldr	r3, [r2, #0]
    27a2:	3301      	adds	r3, #1
    27a4:	6013      	str	r3, [r2, #0]
{
    27a6:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    27a8:	2c00      	cmp	r4, #0
    27aa:	dd00      	ble.n	27ae <rtc_nrf_isr+0x32>
}
    27ac:	bd10      	pop	{r4, pc}
		process_channel(chan);
    27ae:	4620      	mov	r0, r4
    27b0:	f7ff ffa6 	bl	2700 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    27b4:	3401      	adds	r4, #1
    27b6:	e7f7      	b.n	27a8 <rtc_nrf_isr+0x2c>
    27b8:	50015000 	.word	0x50015000
    27bc:	20000958 	.word	0x20000958

000027c0 <sys_clock_set_timeout>:
{
    27c0:	b510      	push	{r4, lr}
    27c2:	b082      	sub	sp, #8
	if (ticks == K_TICKS_FOREVER) {
    27c4:	f1b0 3fff 	cmp.w	r0, #4294967295
    27c8:	d006      	beq.n	27d8 <sys_clock_set_timeout+0x18>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    27ca:	2801      	cmp	r0, #1
    27cc:	dd09      	ble.n	27e2 <sys_clock_set_timeout+0x22>
    27ce:	4b15      	ldr	r3, [pc, #84]	; (2824 <sys_clock_set_timeout+0x64>)
    27d0:	4298      	cmp	r0, r3
    27d2:	dc24      	bgt.n	281e <sys_clock_set_timeout+0x5e>
    27d4:	4604      	mov	r4, r0
    27d6:	e005      	b.n	27e4 <sys_clock_set_timeout+0x24>
		sys_busy = false;
    27d8:	4b13      	ldr	r3, [pc, #76]	; (2828 <sys_clock_set_timeout+0x68>)
    27da:	2200      	movs	r2, #0
    27dc:	701a      	strb	r2, [r3, #0]
		cyc = MAX_TICKS * CYC_PER_TICK;
    27de:	4c13      	ldr	r4, [pc, #76]	; (282c <sys_clock_set_timeout+0x6c>)
    27e0:	e003      	b.n	27ea <sys_clock_set_timeout+0x2a>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    27e2:	2401      	movs	r4, #1
		sys_busy = true;
    27e4:	4b10      	ldr	r3, [pc, #64]	; (2828 <sys_clock_set_timeout+0x68>)
    27e6:	2201      	movs	r2, #1
    27e8:	701a      	strb	r2, [r3, #0]
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    27ea:	f7ff fedb 	bl	25a4 <z_nrf_rtc_timer_read>
    27ee:	4b10      	ldr	r3, [pc, #64]	; (2830 <sys_clock_set_timeout+0x70>)
    27f0:	681a      	ldr	r2, [r3, #0]
    27f2:	685b      	ldr	r3, [r3, #4]
    27f4:	1a80      	subs	r0, r0, r2
	if (unannounced >= COUNTER_HALF_SPAN) {
    27f6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    27fa:	d300      	bcc.n	27fe <sys_clock_set_timeout+0x3e>
		cyc = 0;
    27fc:	2400      	movs	r4, #0
	cyc += unannounced;
    27fe:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    2800:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    2804:	d300      	bcc.n	2808 <sys_clock_set_timeout+0x48>
		cyc = MAX_CYCLES;
    2806:	4c09      	ldr	r4, [pc, #36]	; (282c <sys_clock_set_timeout+0x6c>)
	uint64_t target_time = cyc + last_count;
    2808:	2000      	movs	r0, #0
    280a:	1912      	adds	r2, r2, r4
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    280c:	9001      	str	r0, [sp, #4]
    280e:	4909      	ldr	r1, [pc, #36]	; (2834 <sys_clock_set_timeout+0x74>)
    2810:	9100      	str	r1, [sp, #0]
    2812:	f143 0300 	adc.w	r3, r3, #0
    2816:	f003 fb45 	bl	5ea4 <compare_set>
}
    281a:	b002      	add	sp, #8
    281c:	bd10      	pop	{r4, pc}
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    281e:	4c03      	ldr	r4, [pc, #12]	; (282c <sys_clock_set_timeout+0x6c>)
    2820:	e7e0      	b.n	27e4 <sys_clock_set_timeout+0x24>
    2822:	bf00      	nop
    2824:	007ffffe 	.word	0x007ffffe
    2828:	20000b7e 	.word	0x20000b7e
    282c:	007fffff 	.word	0x007fffff
    2830:	200001a0 	.word	0x200001a0
    2834:	00002555 	.word	0x00002555

00002838 <sys_clock_elapsed>:
{
    2838:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    283a:	f7ff feb3 	bl	25a4 <z_nrf_rtc_timer_read>
    283e:	4b02      	ldr	r3, [pc, #8]	; (2848 <sys_clock_elapsed+0x10>)
    2840:	681b      	ldr	r3, [r3, #0]
}
    2842:	1ac0      	subs	r0, r0, r3
    2844:	bd08      	pop	{r3, pc}
    2846:	bf00      	nop
    2848:	200001a0 	.word	0x200001a0

0000284c <nrf_gpio_cfg>:
{
    284c:	b430      	push	{r4, r5}
    *p_pin = pin_number & 0x1F;
    284e:	f000 0c1f 	and.w	ip, r0, #31
    return pin_number >> 5;
    2852:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2854:	2801      	cmp	r0, #1
    2856:	d018      	beq.n	288a <nrf_gpio_cfg+0x3e>
        case 0: return NRF_P0;
    2858:	4d0d      	ldr	r5, [pc, #52]	; (2890 <nrf_gpio_cfg+0x44>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    285a:	f10c 0080 	add.w	r0, ip, #128	; 0x80
    285e:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
    2862:	f004 4ce0 	and.w	ip, r4, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2866:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    286a:	ea41 0383 	orr.w	r3, r1, r3, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    286e:	f89d 2008 	ldrb.w	r2, [sp, #8]
    2872:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    2876:	f89d 200c 	ldrb.w	r2, [sp, #12]
    287a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    287e:	ea43 030c 	orr.w	r3, r3, ip
    reg->PIN_CNF[pin_number] = cnf;
    2882:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
}
    2886:	bc30      	pop	{r4, r5}
    2888:	4770      	bx	lr
        case 1: return NRF_P1;
    288a:	4d02      	ldr	r5, [pc, #8]	; (2894 <nrf_gpio_cfg+0x48>)
    288c:	e7e5      	b.n	285a <nrf_gpio_cfg+0xe>
    288e:	bf00      	nop
    2890:	50842500 	.word	0x50842500
    2894:	50842800 	.word	0x50842800

00002898 <nrf_gpio_pin_write>:
    if (value == 0)
    2898:	b959      	cbnz	r1, 28b2 <nrf_gpio_pin_write+0x1a>
    *p_pin = pin_number & 0x1F;
    289a:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    289e:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    28a0:	2801      	cmp	r0, #1
    28a2:	d004      	beq.n	28ae <nrf_gpio_pin_write+0x16>
        case 0: return NRF_P0;
    28a4:	4a09      	ldr	r2, [pc, #36]	; (28cc <nrf_gpio_pin_write+0x34>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    28a6:	2301      	movs	r3, #1
    28a8:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    28aa:	60d3      	str	r3, [r2, #12]
}
    28ac:	4770      	bx	lr
        case 1: return NRF_P1;
    28ae:	4a08      	ldr	r2, [pc, #32]	; (28d0 <nrf_gpio_pin_write+0x38>)
    28b0:	e7f9      	b.n	28a6 <nrf_gpio_pin_write+0xe>
    *p_pin = pin_number & 0x1F;
    28b2:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    28b6:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    28b8:	2801      	cmp	r0, #1
    28ba:	d004      	beq.n	28c6 <nrf_gpio_pin_write+0x2e>
        case 0: return NRF_P0;
    28bc:	4a03      	ldr	r2, [pc, #12]	; (28cc <nrf_gpio_pin_write+0x34>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    28be:	2301      	movs	r3, #1
    28c0:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    28c2:	6093      	str	r3, [r2, #8]
}
    28c4:	4770      	bx	lr
        case 1: return NRF_P1;
    28c6:	4a02      	ldr	r2, [pc, #8]	; (28d0 <nrf_gpio_pin_write+0x38>)
    28c8:	e7f9      	b.n	28be <nrf_gpio_pin_write+0x26>
    28ca:	bf00      	nop
    28cc:	50842500 	.word	0x50842500
    28d0:	50842800 	.word	0x50842800

000028d4 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    28d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    28d8:	b085      	sub	sp, #20
    28da:	4607      	mov	r7, r0
    28dc:	468b      	mov	fp, r1
    28de:	4690      	mov	r8, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    28e0:	2400      	movs	r4, #0
    28e2:	e022      	b.n	292a <pinctrl_configure_pins+0x56>
		uint32_t write = NO_WRITE;
		nrf_gpio_pin_dir_t dir;
		nrf_gpio_pin_input_t input;

		if (pin == NRF_PIN_DISCONNECTED) {
			pin = 0xFFFFFFFFU;
    28e4:	f04f 35ff 	mov.w	r5, #4294967295
    28e8:	e02c      	b.n	2944 <pinctrl_configure_pins+0x70>
		}

		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = pin;
    28ea:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			write = 1U;
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    28ee:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    28f0:	9603      	str	r6, [sp, #12]
			write = 1U;
    28f2:	4631      	mov	r1, r6
		default:
			return -ENOTSUP;
		}

		/* configure GPIO properties */
		if (pin != NRF_PIN_DISCONNECTED) {
    28f4:	2d7f      	cmp	r5, #127	; 0x7f
    28f6:	d016      	beq.n	2926 <pinctrl_configure_pins+0x52>
			if (write != NO_WRITE) {
    28f8:	f1b1 3fff 	cmp.w	r1, #4294967295
    28fc:	f040 810e 	bne.w	2b1c <pinctrl_configure_pins+0x248>
				nrf_gpio_pin_write(pin, write);
			}

			/* force input and disconnected buffer for low power */
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    2900:	f857 300a 	ldr.w	r3, [r7, sl]
    2904:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2908:	d002      	beq.n	2910 <pinctrl_configure_pins+0x3c>
				dir = NRF_GPIO_PIN_DIR_INPUT;
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    290a:	2601      	movs	r6, #1
				dir = NRF_GPIO_PIN_DIR_INPUT;
    290c:	2200      	movs	r2, #0
    290e:	9203      	str	r2, [sp, #12]
			}

			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
    2910:	2200      	movs	r2, #0
    2912:	9201      	str	r2, [sp, #4]
    2914:	f8cd 9000 	str.w	r9, [sp]
    2918:	f3c3 13c1 	ubfx	r3, r3, #7, #2
    291c:	4632      	mov	r2, r6
    291e:	9903      	ldr	r1, [sp, #12]
    2920:	4628      	mov	r0, r5
    2922:	f7ff ff93 	bl	284c <nrf_gpio_cfg>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2926:	3401      	adds	r4, #1
    2928:	b2e4      	uxtb	r4, r4
    292a:	455c      	cmp	r4, fp
    292c:	f080 80fa 	bcs.w	2b24 <pinctrl_configure_pins+0x250>
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2930:	ea4f 0a84 	mov.w	sl, r4, lsl #2
    2934:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
    2938:	f3c3 2943 	ubfx	r9, r3, #9, #4
		uint32_t pin = NRF_GET_PIN(pins[i]);
    293c:	f003 057f 	and.w	r5, r3, #127	; 0x7f
		if (pin == NRF_PIN_DISCONNECTED) {
    2940:	2d7f      	cmp	r5, #127	; 0x7f
    2942:	d0cf      	beq.n	28e4 <pinctrl_configure_pins+0x10>
		switch (NRF_GET_FUN(pins[i])) {
    2944:	0c1b      	lsrs	r3, r3, #16
    2946:	2b22      	cmp	r3, #34	; 0x22
    2948:	f200 80ee 	bhi.w	2b28 <pinctrl_configure_pins+0x254>
    294c:	a201      	add	r2, pc, #4	; (adr r2, 2954 <pinctrl_configure_pins+0x80>)
    294e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2952:	bf00      	nop
    2954:	000028eb 	.word	0x000028eb
    2958:	000029e1 	.word	0x000029e1
    295c:	000029ef 	.word	0x000029ef
    2960:	000029fb 	.word	0x000029fb
    2964:	00002a09 	.word	0x00002a09
    2968:	00002a17 	.word	0x00002a17
    296c:	00002a23 	.word	0x00002a23
    2970:	00002b29 	.word	0x00002b29
    2974:	00002b29 	.word	0x00002b29
    2978:	00002b29 	.word	0x00002b29
    297c:	00002b29 	.word	0x00002b29
    2980:	00002a31 	.word	0x00002a31
    2984:	00002a45 	.word	0x00002a45
    2988:	00002b29 	.word	0x00002b29
    298c:	00002b29 	.word	0x00002b29
    2990:	00002b29 	.word	0x00002b29
    2994:	00002b29 	.word	0x00002b29
    2998:	00002b29 	.word	0x00002b29
    299c:	00002b29 	.word	0x00002b29
    29a0:	00002b29 	.word	0x00002b29
    29a4:	00002b29 	.word	0x00002b29
    29a8:	00002b29 	.word	0x00002b29
    29ac:	00002a59 	.word	0x00002a59
    29b0:	00002a6b 	.word	0x00002a6b
    29b4:	00002a7d 	.word	0x00002a7d
    29b8:	00002a8f 	.word	0x00002a8f
    29bc:	00002b29 	.word	0x00002b29
    29c0:	00002b29 	.word	0x00002b29
    29c4:	00002b29 	.word	0x00002b29
    29c8:	00002aa1 	.word	0x00002aa1
    29cc:	00002ab1 	.word	0x00002ab1
    29d0:	00002abd 	.word	0x00002abd
    29d4:	00002acd 	.word	0x00002acd
    29d8:	00002add 	.word	0x00002add
    29dc:	00002aed 	.word	0x00002aed
			NRF_PSEL_UART(reg, RXD) = pin;
    29e0:	f8c8 5514 	str.w	r5, [r8, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    29e4:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    29e6:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    29e8:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    29ec:	e782      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_UART(reg, RTS) = pin;
    29ee:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29f2:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    29f4:	9603      	str	r6, [sp, #12]
			write = 1U;
    29f6:	4631      	mov	r1, r6
			break;
    29f8:	e77c      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_UART(reg, CTS) = pin;
    29fa:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    29fe:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a00:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2a02:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2a06:	e775      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    2a08:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a0c:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a0e:	2301      	movs	r3, #1
    2a10:	9303      	str	r3, [sp, #12]
			write = 0U;
    2a12:	4631      	mov	r1, r6
			break;
    2a14:	e76e      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    2a16:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a1a:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a1c:	9603      	str	r6, [sp, #12]
			write = 0U;
    2a1e:	2100      	movs	r1, #0
			break;
    2a20:	e768      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, MISO) = pin;
    2a22:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a26:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a28:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2a2a:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2a2e:	e761      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    2a30:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    2a34:	f1b9 0f00 	cmp.w	r9, #0
    2a38:	d060      	beq.n	2afc <pinctrl_configure_pins+0x228>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a3a:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a3c:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2a3e:	f04f 31ff 	mov.w	r1, #4294967295
    2a42:	e757      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    2a44:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    2a48:	f1b9 0f00 	cmp.w	r9, #0
    2a4c:	d05e      	beq.n	2b0c <pinctrl_configure_pins+0x238>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a4e:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a50:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2a52:	f04f 31ff 	mov.w	r1, #4294967295
    2a56:	e74d      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    2a58:	f8c8 5560 	str.w	r5, [r8, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    2a5c:	f857 100a 	ldr.w	r1, [r7, sl]
    2a60:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a64:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a66:	9603      	str	r6, [sp, #12]
			break;
    2a68:	e744      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    2a6a:	f8c8 5564 	str.w	r5, [r8, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    2a6e:	f857 100a 	ldr.w	r1, [r7, sl]
    2a72:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a76:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a78:	9603      	str	r6, [sp, #12]
			break;
    2a7a:	e73b      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    2a7c:	f8c8 5568 	str.w	r5, [r8, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    2a80:	f857 100a 	ldr.w	r1, [r7, sl]
    2a84:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a88:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a8a:	9603      	str	r6, [sp, #12]
			break;
    2a8c:	e732      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    2a8e:	f8c8 556c 	str.w	r5, [r8, #1388]	; 0x56c
			write = NRF_GET_INVERT(pins[i]);
    2a92:	f857 100a 	ldr.w	r1, [r7, sl]
    2a96:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a9a:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a9c:	9603      	str	r6, [sp, #12]
			break;
    2a9e:	e729      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, SCK) = pin;
    2aa0:	f8c8 5524 	str.w	r5, [r8, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2aa4:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2aa6:	2300      	movs	r3, #0
    2aa8:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2aaa:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2aae:	e721      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, CSN) = pin;
    2ab0:	f8c8 5528 	str.w	r5, [r8, #1320]	; 0x528
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2ab4:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2ab6:	9603      	str	r6, [sp, #12]
			write = 1U;
    2ab8:	4631      	mov	r1, r6
			break;
    2aba:	e71b      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO0) = pin;
    2abc:	f8c8 5530 	str.w	r5, [r8, #1328]	; 0x530
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2ac0:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2ac2:	2300      	movs	r3, #0
    2ac4:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2ac6:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2aca:	e713      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO1) = pin;
    2acc:	f8c8 5534 	str.w	r5, [r8, #1332]	; 0x534
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2ad0:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2ad2:	2300      	movs	r3, #0
    2ad4:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2ad6:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2ada:	e70b      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO2) = pin;
    2adc:	f8c8 5538 	str.w	r5, [r8, #1336]	; 0x538
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2ae0:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2ae2:	2300      	movs	r3, #0
    2ae4:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2ae6:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2aea:	e703      	b.n	28f4 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO3) = pin;
    2aec:	f8c8 553c 	str.w	r5, [r8, #1340]	; 0x53c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2af0:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2af2:	2300      	movs	r3, #0
    2af4:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2af6:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2afa:	e6fb      	b.n	28f4 <pinctrl_configure_pins+0x20>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2afc:	464e      	mov	r6, r9
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2afe:	f8cd 900c 	str.w	r9, [sp, #12]
		uint32_t write = NO_WRITE;
    2b02:	f04f 31ff 	mov.w	r1, #4294967295
				drive = NRF_DRIVE_S0D1;
    2b06:	f04f 0906 	mov.w	r9, #6
    2b0a:	e6f3      	b.n	28f4 <pinctrl_configure_pins+0x20>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b0c:	464e      	mov	r6, r9
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2b0e:	f8cd 900c 	str.w	r9, [sp, #12]
		uint32_t write = NO_WRITE;
    2b12:	f04f 31ff 	mov.w	r1, #4294967295
				drive = NRF_DRIVE_S0D1;
    2b16:	f04f 0906 	mov.w	r9, #6
    2b1a:	e6eb      	b.n	28f4 <pinctrl_configure_pins+0x20>
				nrf_gpio_pin_write(pin, write);
    2b1c:	4628      	mov	r0, r5
    2b1e:	f7ff febb 	bl	2898 <nrf_gpio_pin_write>
    2b22:	e6ed      	b.n	2900 <pinctrl_configure_pins+0x2c>
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    2b24:	2000      	movs	r0, #0
    2b26:	e001      	b.n	2b2c <pinctrl_configure_pins+0x258>
		switch (NRF_GET_FUN(pins[i])) {
    2b28:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    2b2c:	b005      	add	sp, #20
    2b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b32:	bf00      	nop

00002b34 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    2b34:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b38:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    2b3c:	f002 0203 	and.w	r2, r2, #3
    2b40:	4b02      	ldr	r3, [pc, #8]	; (2b4c <SystemCoreClockUpdate+0x18>)
    2b42:	40d3      	lsrs	r3, r2
    2b44:	4a02      	ldr	r2, [pc, #8]	; (2b50 <SystemCoreClockUpdate+0x1c>)
    2b46:	6013      	str	r3, [r2, #0]
#endif
}
    2b48:	4770      	bx	lr
    2b4a:	bf00      	nop
    2b4c:	07a12000 	.word	0x07a12000
    2b50:	20000048 	.word	0x20000048

00002b54 <SystemInit>:

void SystemInit(void)
{
    2b54:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    2b56:	f003 fa61 	bl	601c <nrf53_errata_97>
    2b5a:	b168      	cbz	r0, 2b78 <SystemInit+0x24>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    2b5c:	4b4e      	ldr	r3, [pc, #312]	; (2c98 <SystemInit+0x144>)
    2b5e:	f8d3 3a20 	ldr.w	r3, [r3, #2592]	; 0xa20
    2b62:	b94b      	cbnz	r3, 2b78 <SystemInit+0x24>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    2b64:	4b4c      	ldr	r3, [pc, #304]	; (2c98 <SystemInit+0x144>)
    2b66:	220d      	movs	r2, #13
    2b68:	f8c3 2a20 	str.w	r2, [r3, #2592]	; 0xa20
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    2b6c:	2201      	movs	r2, #1
    2b6e:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    2b72:	2200      	movs	r2, #0
    2b74:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
{
    2b78:	2200      	movs	r2, #0
    2b7a:	e00b      	b.n	2b94 <SystemInit+0x40>
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    2b7c:	f102 0360 	add.w	r3, r2, #96	; 0x60
    2b80:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2b84:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    2b88:	00db      	lsls	r3, r3, #3
    2b8a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    2b8e:	685b      	ldr	r3, [r3, #4]
    2b90:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    2b92:	3201      	adds	r2, #1
    2b94:	2a1f      	cmp	r2, #31
    2b96:	d808      	bhi.n	2baa <SystemInit+0x56>
    2b98:	f102 0360 	add.w	r3, r2, #96	; 0x60
    2b9c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2ba0:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    2ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
    2ba8:	d1e8      	bne.n	2b7c <SystemInit+0x28>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    2baa:	f003 fa0f 	bl	5fcc <nrf53_errata_64>
    2bae:	b130      	cbz	r0, 2bbe <SystemInit+0x6a>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    2bb0:	4b39      	ldr	r3, [pc, #228]	; (2c98 <SystemInit+0x144>)
    2bb2:	2229      	movs	r2, #41	; 0x29
    2bb4:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    2bb8:	2203      	movs	r2, #3
    2bba:	f8c3 273c 	str.w	r2, [r3, #1852]	; 0x73c
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    2bbe:	f003 f9b9 	bl	5f34 <nrf53_errata_42>
    2bc2:	b140      	cbz	r0, 2bd6 <SystemInit+0x82>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    2bc4:	4b35      	ldr	r3, [pc, #212]	; (2c9c <SystemInit+0x148>)
    2bc6:	4a36      	ldr	r2, [pc, #216]	; (2ca0 <SystemInit+0x14c>)
    2bc8:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    2bcc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bd0:	2201      	movs	r2, #1
    2bd2:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    2bd6:	f003 f9c1 	bl	5f5c <nrf53_errata_46>
    2bda:	b118      	cbz	r0, 2be4 <SystemInit+0x90>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    2bdc:	4b31      	ldr	r3, [pc, #196]	; (2ca4 <SystemInit+0x150>)
    2bde:	2200      	movs	r2, #0
    2be0:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    2be4:	f003 f9d2 	bl	5f8c <nrf53_errata_49>
    2be8:	b168      	cbz	r0, 2c06 <SystemInit+0xb2>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    2bea:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bee:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2bf2:	f013 0f01 	tst.w	r3, #1
    2bf6:	d006      	beq.n	2c06 <SystemInit+0xb2>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    2bf8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bfc:	2200      	movs	r2, #0
    2bfe:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    2c02:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    2c06:	f003 f9d5 	bl	5fb4 <nrf53_errata_55>
    2c0a:	b160      	cbz	r0, 2c26 <SystemInit+0xd2>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    2c0c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c10:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2c14:	f013 0f01 	tst.w	r3, #1
    2c18:	d005      	beq.n	2c26 <SystemInit+0xd2>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    2c1a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c1e:	f06f 0201 	mvn.w	r2, #1
    2c22:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    2c26:	f003 f9e5 	bl	5ff4 <nrf53_errata_69>
    2c2a:	b118      	cbz	r0, 2c34 <SystemInit+0xe0>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    2c2c:	4b1a      	ldr	r3, [pc, #104]	; (2c98 <SystemInit+0x144>)
    2c2e:	2265      	movs	r2, #101	; 0x65
    2c30:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
        }

        if (nrf53_errata_140())
    2c34:	f003 fa06 	bl	6044 <nrf53_errata_140>
    2c38:	b120      	cbz	r0, 2c44 <SystemInit+0xf0>
        {
            if (*(volatile uint32_t *)0x50032420 & 0x80000000)
    2c3a:	4b1a      	ldr	r3, [pc, #104]	; (2ca4 <SystemInit+0x150>)
    2c3c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
    2c40:	2b00      	cmp	r3, #0
    2c42:	db11      	blt.n	2c68 <SystemInit+0x114>

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    2c44:	4a18      	ldr	r2, [pc, #96]	; (2ca8 <SystemInit+0x154>)
    2c46:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    2c4a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2c4e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    2c52:	4a16      	ldr	r2, [pc, #88]	; (2cac <SystemInit+0x158>)
    2c54:	6811      	ldr	r1, [r2, #0]
    2c56:	4b16      	ldr	r3, [pc, #88]	; (2cb0 <SystemInit+0x15c>)
    2c58:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    2c5c:	69d2      	ldr	r2, [r2, #28]
    2c5e:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    2c62:	f7ff ff67 	bl	2b34 <SystemCoreClockUpdate>
}
    2c66:	bd08      	pop	{r3, pc}
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFSYNT;
    2c68:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c6c:	2203      	movs	r2, #3
    2c6e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
                NRF_CLOCK_S->TASKS_LFCLKSTART = 1;
    2c72:	2201      	movs	r2, #1
    2c74:	609a      	str	r2, [r3, #8]
                while (NRF_CLOCK_S->EVENTS_LFCLKSTARTED == 0) {}
    2c76:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c7a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2c7e:	2b00      	cmp	r3, #0
    2c80:	d0f9      	beq.n	2c76 <SystemInit+0x122>
                NRF_CLOCK_S->EVENTS_LFCLKSTARTED = 0;
    2c82:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c86:	2200      	movs	r2, #0
    2c88:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                NRF_CLOCK_S->TASKS_LFCLKSTOP = 1;
    2c8c:	2201      	movs	r2, #1
    2c8e:	60da      	str	r2, [r3, #12]
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFRC;
    2c90:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    2c94:	e7d6      	b.n	2c44 <SystemInit+0xf0>
    2c96:	bf00      	nop
    2c98:	50004000 	.word	0x50004000
    2c9c:	50039000 	.word	0x50039000
    2ca0:	beef0044 	.word	0xbeef0044
    2ca4:	50032000 	.word	0x50032000
    2ca8:	e000ed00 	.word	0xe000ed00
    2cac:	00ff8000 	.word	0x00ff8000
    2cb0:	50006000 	.word	0x50006000

00002cb4 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2cb4:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    2cb6:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2cb8:	fab4 f384 	clz	r3, r4
    2cbc:	f1c3 031f 	rsb	r3, r3, #31
    2cc0:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    2cc4:	2b00      	cmp	r3, #0
    2cc6:	db12      	blt.n	2cee <nrfx_flag32_alloc+0x3a>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2cc8:	2201      	movs	r2, #1
    2cca:	fa02 f303 	lsl.w	r3, r2, r3
    2cce:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2cd2:	e8d0 2fef 	ldaex	r2, [r0]
    2cd6:	42a2      	cmp	r2, r4
    2cd8:	d104      	bne.n	2ce4 <nrfx_flag32_alloc+0x30>
    2cda:	e8c0 3fee 	stlex	lr, r3, [r0]
    2cde:	f1be 0f00 	cmp.w	lr, #0
    2ce2:	d1f6      	bne.n	2cd2 <nrfx_flag32_alloc+0x1e>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2ce4:	d1e7      	bne.n	2cb6 <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    2ce6:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    2cea:	4802      	ldr	r0, [pc, #8]	; (2cf4 <nrfx_flag32_alloc+0x40>)
}
    2cec:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    2cee:	4802      	ldr	r0, [pc, #8]	; (2cf8 <nrfx_flag32_alloc+0x44>)
    2cf0:	e7fc      	b.n	2cec <nrfx_flag32_alloc+0x38>
    2cf2:	bf00      	nop
    2cf4:	0bad0000 	.word	0x0bad0000
    2cf8:	0bad0002 	.word	0x0bad0002

00002cfc <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2cfc:	6803      	ldr	r3, [r0, #0]
    2cfe:	40cb      	lsrs	r3, r1
    2d00:	f013 0f01 	tst.w	r3, #1
    2d04:	d111      	bne.n	2d2a <nrfx_flag32_free+0x2e>
{
    2d06:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    2d08:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2d0a:	2301      	movs	r3, #1
    2d0c:	408b      	lsls	r3, r1
    2d0e:	4313      	orrs	r3, r2
    2d10:	e8d0 cfef 	ldaex	ip, [r0]
    2d14:	4594      	cmp	ip, r2
    2d16:	d104      	bne.n	2d22 <nrfx_flag32_free+0x26>
    2d18:	e8c0 3fee 	stlex	lr, r3, [r0]
    2d1c:	f1be 0f00 	cmp.w	lr, #0
    2d20:	d1f6      	bne.n	2d10 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2d22:	d1f1      	bne.n	2d08 <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    2d24:	4802      	ldr	r0, [pc, #8]	; (2d30 <nrfx_flag32_free+0x34>)
}
    2d26:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    2d2a:	4802      	ldr	r0, [pc, #8]	; (2d34 <nrfx_flag32_free+0x38>)
}
    2d2c:	4770      	bx	lr
    2d2e:	bf00      	nop
    2d30:	0bad0000 	.word	0x0bad0000
    2d34:	0bad0004 	.word	0x0bad0004

00002d38 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2d38:	4b05      	ldr	r3, [pc, #20]	; (2d50 <nrfx_clock_init+0x18>)
    2d3a:	791b      	ldrb	r3, [r3, #4]
    2d3c:	b92b      	cbnz	r3, 2d4a <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    2d3e:	4b04      	ldr	r3, [pc, #16]	; (2d50 <nrfx_clock_init+0x18>)
    2d40:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2d42:	2201      	movs	r2, #1
    2d44:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2d46:	4803      	ldr	r0, [pc, #12]	; (2d54 <nrfx_clock_init+0x1c>)
    2d48:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2d4a:	4803      	ldr	r0, [pc, #12]	; (2d58 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2d4c:	4770      	bx	lr
    2d4e:	bf00      	nop
    2d50:	2000095c 	.word	0x2000095c
    2d54:	0bad0000 	.word	0x0bad0000
    2d58:	0bad000c 	.word	0x0bad000c

00002d5c <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2d5c:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d5e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d62:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2d66:	b163      	cbz	r3, 2d82 <nrfx_power_clock_irq_handler+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d68:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d6c:	2000      	movs	r0, #0
    2d6e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    2d72:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2d76:	2201      	movs	r2, #1
    2d78:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2d7c:	4b28      	ldr	r3, [pc, #160]	; (2e20 <nrfx_power_clock_irq_handler+0xc4>)
    2d7e:	681b      	ldr	r3, [r3, #0]
    2d80:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d82:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d86:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2d8a:	b1bb      	cbz	r3, 2dbc <nrfx_power_clock_irq_handler+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d8c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d90:	2200      	movs	r2, #0
    2d92:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2d96:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d9a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    2d9e:	f002 0203 	and.w	r2, r2, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2da2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2da6:	2a01      	cmp	r2, #1
    2da8:	d031      	beq.n	2e0e <nrfx_power_clock_irq_handler+0xb2>
    p_reg->INTENCLR = mask;
    2daa:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2dae:	2202      	movs	r2, #2
    2db0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2db4:	4b1a      	ldr	r3, [pc, #104]	; (2e20 <nrfx_power_clock_irq_handler+0xc4>)
    2db6:	681b      	ldr	r3, [r3, #0]
    2db8:	2001      	movs	r0, #1
    2dba:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2dbc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2dc0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    2dc4:	b173      	cbz	r3, 2de4 <nrfx_power_clock_irq_handler+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2dc6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2dca:	2200      	movs	r2, #0
    2dcc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2dd0:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
    2dd4:	f44f 7280 	mov.w	r2, #256	; 0x100
    2dd8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    2ddc:	4b10      	ldr	r3, [pc, #64]	; (2e20 <nrfx_power_clock_irq_handler+0xc4>)
    2dde:	681b      	ldr	r3, [r3, #0]
    2de0:	2004      	movs	r0, #4
    2de2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2de4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2de8:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    2dec:	b173      	cbz	r3, 2e0c <nrfx_power_clock_irq_handler+0xb0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2dee:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2df2:	2200      	movs	r2, #0
    2df4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    2df8:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
    2dfc:	f44f 7200 	mov.w	r2, #512	; 0x200
    2e00:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    2e04:	4b06      	ldr	r3, [pc, #24]	; (2e20 <nrfx_power_clock_irq_handler+0xc4>)
    2e06:	681b      	ldr	r3, [r3, #0]
    2e08:	2005      	movs	r0, #5
    2e0a:	4798      	blx	r3
    }
#endif
}
    2e0c:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    2e0e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2e12:	2202      	movs	r2, #2
    2e14:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2e18:	2201      	movs	r2, #1
    2e1a:	609a      	str	r2, [r3, #8]
}
    2e1c:	e7ce      	b.n	2dbc <nrfx_power_clock_irq_handler+0x60>
    2e1e:	bf00      	nop
    2e20:	2000095c 	.word	0x2000095c

00002e24 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    2e24:	b508      	push	{r3, lr}
    2e26:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
    2e28:	4801      	ldr	r0, [pc, #4]	; (2e30 <nrfx_dppi_channel_alloc+0xc>)
    2e2a:	f7ff ff43 	bl	2cb4 <nrfx_flag32_alloc>
}
    2e2e:	bd08      	pop	{r3, pc}
    2e30:	2000004c 	.word	0x2000004c

00002e34 <nrf_gpio_reconfigure>:
{
    2e34:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e36:	461c      	mov	r4, r3
    2e38:	9f05      	ldr	r7, [sp, #20]
    2e3a:	9e06      	ldr	r6, [sp, #24]
    *p_pin = pin_number & 0x1F;
    2e3c:	f000 0c1f 	and.w	ip, r0, #31
    return pin_number >> 5;
    2e40:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e42:	2801      	cmp	r0, #1
    2e44:	d034      	beq.n	2eb0 <nrf_gpio_reconfigure+0x7c>
        case 0: return NRF_P0;
    2e46:	4d27      	ldr	r5, [pc, #156]	; (2ee4 <nrf_gpio_reconfigure+0xb0>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2e48:	f10c 0380 	add.w	r3, ip, #128	; 0x80
    2e4c:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2e50:	b381      	cbz	r1, 2eb4 <nrf_gpio_reconfigure+0x80>
    2e52:	2001      	movs	r0, #1
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    2e54:	b382      	cbz	r2, 2eb8 <nrf_gpio_reconfigure+0x84>
    2e56:	f04f 0e02 	mov.w	lr, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2e5a:	ea40 000e 	orr.w	r0, r0, lr
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    2e5e:	b374      	cbz	r4, 2ebe <nrf_gpio_reconfigure+0x8a>
    2e60:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    2e64:	ea40 000e 	orr.w	r0, r0, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    2e68:	b367      	cbz	r7, 2ec4 <nrf_gpio_reconfigure+0x90>
    2e6a:	f44f 6e70 	mov.w	lr, #3840	; 0xf00
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    2e6e:	ea40 000e 	orr.w	r0, r0, lr
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    2e72:	b356      	cbz	r6, 2eca <nrf_gpio_reconfigure+0x96>
    2e74:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2e78:	ea40 000e 	orr.w	r0, r0, lr
    cnf &= ~to_update;
    2e7c:	ea23 0000 	bic.w	r0, r3, r0
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2e80:	b331      	cbz	r1, 2ed0 <nrf_gpio_reconfigure+0x9c>
    2e82:	780b      	ldrb	r3, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2e84:	b332      	cbz	r2, 2ed4 <nrf_gpio_reconfigure+0xa0>
    2e86:	7812      	ldrb	r2, [r2, #0]
    2e88:	0052      	lsls	r2, r2, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2e8a:	4313      	orrs	r3, r2
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2e8c:	b324      	cbz	r4, 2ed8 <nrf_gpio_reconfigure+0xa4>
    2e8e:	7822      	ldrb	r2, [r4, #0]
    2e90:	0092      	lsls	r2, r2, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2e92:	4313      	orrs	r3, r2
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2e94:	b317      	cbz	r7, 2edc <nrf_gpio_reconfigure+0xa8>
    2e96:	783a      	ldrb	r2, [r7, #0]
    2e98:	0212      	lsls	r2, r2, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2e9a:	4313      	orrs	r3, r2
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    2e9c:	b306      	cbz	r6, 2ee0 <nrf_gpio_reconfigure+0xac>
    2e9e:	7832      	ldrb	r2, [r6, #0]
    2ea0:	0412      	lsls	r2, r2, #16
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2ea2:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2ea4:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    2ea6:	f10c 0c80 	add.w	ip, ip, #128	; 0x80
    2eaa:	f845 302c 	str.w	r3, [r5, ip, lsl #2]
}
    2eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    2eb0:	4d0d      	ldr	r5, [pc, #52]	; (2ee8 <nrf_gpio_reconfigure+0xb4>)
    2eb2:	e7c9      	b.n	2e48 <nrf_gpio_reconfigure+0x14>
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2eb4:	2000      	movs	r0, #0
    2eb6:	e7cd      	b.n	2e54 <nrf_gpio_reconfigure+0x20>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    2eb8:	f04f 0e00 	mov.w	lr, #0
    2ebc:	e7cd      	b.n	2e5a <nrf_gpio_reconfigure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    2ebe:	f04f 0e00 	mov.w	lr, #0
    2ec2:	e7cf      	b.n	2e64 <nrf_gpio_reconfigure+0x30>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    2ec4:	f04f 0e00 	mov.w	lr, #0
    2ec8:	e7d1      	b.n	2e6e <nrf_gpio_reconfigure+0x3a>
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    2eca:	f04f 0e00 	mov.w	lr, #0
    2ece:	e7d3      	b.n	2e78 <nrf_gpio_reconfigure+0x44>
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2ed0:	2300      	movs	r3, #0
    2ed2:	e7d7      	b.n	2e84 <nrf_gpio_reconfigure+0x50>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2ed4:	2200      	movs	r2, #0
    2ed6:	e7d8      	b.n	2e8a <nrf_gpio_reconfigure+0x56>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2ed8:	2200      	movs	r2, #0
    2eda:	e7da      	b.n	2e92 <nrf_gpio_reconfigure+0x5e>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2edc:	2200      	movs	r2, #0
    2ede:	e7dc      	b.n	2e9a <nrf_gpio_reconfigure+0x66>
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    2ee0:	2200      	movs	r2, #0
    2ee2:	e7de      	b.n	2ea2 <nrf_gpio_reconfigure+0x6e>
    2ee4:	50842500 	.word	0x50842500
    2ee8:	50842800 	.word	0x50842800

00002eec <nrf_gpio_cfg_default>:
    *p_pin = pin_number & 0x1F;
    2eec:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2ef0:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2ef2:	2801      	cmp	r0, #1
    2ef4:	d00a      	beq.n	2f0c <nrf_gpio_cfg_default+0x20>
        case 0: return NRF_P0;
    2ef6:	4906      	ldr	r1, [pc, #24]	; (2f10 <nrf_gpio_cfg_default+0x24>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    2ef8:	3280      	adds	r2, #128	; 0x80
    2efa:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    2efe:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2f02:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    2f06:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    2f0a:	4770      	bx	lr
        case 1: return NRF_P1;
    2f0c:	4901      	ldr	r1, [pc, #4]	; (2f14 <nrf_gpio_cfg_default+0x28>)
    2f0e:	e7f3      	b.n	2ef8 <nrf_gpio_cfg_default+0xc>
    2f10:	50842500 	.word	0x50842500
    2f14:	50842800 	.word	0x50842800

00002f18 <nrf_gpio_latches_read_and_clear>:
{
    2f18:	b500      	push	{lr}
    2f1a:	b083      	sub	sp, #12
    2f1c:	4684      	mov	ip, r0
    2f1e:	468e      	mov	lr, r1
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    2f20:	4b0c      	ldr	r3, [pc, #48]	; (2f54 <nrf_gpio_latches_read_and_clear+0x3c>)
    2f22:	e893 0003 	ldmia.w	r3, {r0, r1}
    2f26:	ab02      	add	r3, sp, #8
    2f28:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    2f2c:	4663      	mov	r3, ip
    2f2e:	e009      	b.n	2f44 <nrf_gpio_latches_read_and_clear+0x2c>
        *p_masks = gpio_regs[i]->LATCH;
    2f30:	a902      	add	r1, sp, #8
    2f32:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    2f36:	f851 1c08 	ldr.w	r1, [r1, #-8]
    2f3a:	6a08      	ldr	r0, [r1, #32]
    2f3c:	f842 0b04 	str.w	r0, [r2], #4
        gpio_regs[i]->LATCH = *p_masks;
    2f40:	6208      	str	r0, [r1, #32]
    for (i = start_port; i < (start_port + length); i++)
    2f42:	3301      	adds	r3, #1
    2f44:	eb0c 000e 	add.w	r0, ip, lr
    2f48:	4298      	cmp	r0, r3
    2f4a:	d8f1      	bhi.n	2f30 <nrf_gpio_latches_read_and_clear+0x18>
}
    2f4c:	b003      	add	sp, #12
    2f4e:	f85d fb04 	ldr.w	pc, [sp], #4
    2f52:	bf00      	nop
    2f54:	00006c10 	.word	0x00006c10

00002f58 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2f58:	3008      	adds	r0, #8
    2f5a:	4b03      	ldr	r3, [pc, #12]	; (2f68 <pin_in_use+0x10>)
    2f5c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2f60:	f000 0001 	and.w	r0, r0, #1
    2f64:	4770      	bx	lr
    2f66:	bf00      	nop
    2f68:	20000050 	.word	0x20000050

00002f6c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2f6c:	3008      	adds	r0, #8
    2f6e:	4b03      	ldr	r3, [pc, #12]	; (2f7c <pin_in_use_by_te+0x10>)
    2f70:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2f74:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2f78:	4770      	bx	lr
    2f7a:	bf00      	nop
    2f7c:	20000050 	.word	0x20000050

00002f80 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    2f80:	3008      	adds	r0, #8
    2f82:	4b04      	ldr	r3, [pc, #16]	; (2f94 <pin_has_trigger+0x14>)
    2f84:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2f88:	f010 001c 	ands.w	r0, r0, #28
    2f8c:	bf18      	it	ne
    2f8e:	2001      	movne	r0, #1
    2f90:	4770      	bx	lr
    2f92:	bf00      	nop
    2f94:	20000050 	.word	0x20000050

00002f98 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2f98:	3008      	adds	r0, #8
    2f9a:	4b03      	ldr	r3, [pc, #12]	; (2fa8 <pin_is_output+0x10>)
    2f9c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2fa0:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2fa4:	4770      	bx	lr
    2fa6:	bf00      	nop
    2fa8:	20000050 	.word	0x20000050

00002fac <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2fac:	3008      	adds	r0, #8
    2fae:	4b02      	ldr	r3, [pc, #8]	; (2fb8 <pin_te_get+0xc>)
    2fb0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2fb4:	0b40      	lsrs	r0, r0, #13
    2fb6:	4770      	bx	lr
    2fb8:	20000050 	.word	0x20000050

00002fbc <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2fbc:	2200      	movs	r2, #0
    2fbe:	e004      	b.n	2fca <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2fc0:	f04f 33ff 	mov.w	r3, #4294967295
    2fc4:	4283      	cmp	r3, r0
    2fc6:	d00f      	beq.n	2fe8 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2fc8:	3201      	adds	r2, #1
    2fca:	2a2f      	cmp	r2, #47	; 0x2f
    2fcc:	d80a      	bhi.n	2fe4 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2fce:	f102 0308 	add.w	r3, r2, #8
    2fd2:	4906      	ldr	r1, [pc, #24]	; (2fec <handler_in_use+0x30>)
    2fd4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    2fd8:	f413 7f80 	tst.w	r3, #256	; 0x100
    2fdc:	d0f0      	beq.n	2fc0 <handler_in_use+0x4>
    2fde:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2fe2:	e7ef      	b.n	2fc4 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    2fe4:	2000      	movs	r0, #0
    2fe6:	4770      	bx	lr
            return true;
    2fe8:	2001      	movs	r0, #1
}
    2fea:	4770      	bx	lr
    2fec:	20000050 	.word	0x20000050

00002ff0 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2ff0:	2300      	movs	r3, #0
    2ff2:	b113      	cbz	r3, 2ffa <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    2ff4:	f04f 30ff 	mov.w	r0, #4294967295
}
    2ff8:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2ffa:	4a07      	ldr	r2, [pc, #28]	; (3018 <find_handler+0x28>)
    2ffc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    3000:	4282      	cmp	r2, r0
    3002:	d001      	beq.n	3008 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    3004:	3301      	adds	r3, #1
    3006:	e7f4      	b.n	2ff2 <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3008:	4a03      	ldr	r2, [pc, #12]	; (3018 <find_handler+0x28>)
    300a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    300e:	6852      	ldr	r2, [r2, #4]
    3010:	428a      	cmp	r2, r1
    3012:	d1f7      	bne.n	3004 <find_handler+0x14>
            return i;
    3014:	4618      	mov	r0, r3
    3016:	4770      	bx	lr
    3018:	20000050 	.word	0x20000050

0000301c <get_initial_sense>:
    return NRFX_SUCCESS;
}

static inline nrf_gpio_pin_sense_t get_initial_sense(nrfx_gpiote_pin_t pin)
{
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    301c:	f100 0208 	add.w	r2, r0, #8
    3020:	4b0e      	ldr	r3, [pc, #56]	; (305c <get_initial_sense+0x40>)
    3022:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3026:	f3c3 0382 	ubfx	r3, r3, #2, #3
    nrf_gpio_pin_sense_t sense;

    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    302a:	2b04      	cmp	r3, #4
    302c:	d010      	beq.n	3050 <get_initial_sense+0x34>
    {
        sense = NRF_GPIO_PIN_SENSE_LOW;
    }
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    302e:	2b05      	cmp	r3, #5
    3030:	d010      	beq.n	3054 <get_initial_sense+0x38>
    *p_pin = pin_number & 0x1F;
    3032:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    3036:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3038:	2801      	cmp	r0, #1
    303a:	d007      	beq.n	304c <get_initial_sense+0x30>
        case 0: return NRF_P0;
    303c:	4b08      	ldr	r3, [pc, #32]	; (3060 <get_initial_sense+0x44>)
    return p_reg->IN;
    303e:	691b      	ldr	r3, [r3, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3040:	40d3      	lsrs	r3, r2
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    }
    else
    {
        /* If edge detection start with sensing opposite state. */
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3042:	f013 0f01 	tst.w	r3, #1
    3046:	d007      	beq.n	3058 <get_initial_sense+0x3c>
    3048:	2003      	movs	r0, #3
    304a:	4770      	bx	lr
        case 1: return NRF_P1;
    304c:	4b05      	ldr	r3, [pc, #20]	; (3064 <get_initial_sense+0x48>)
    304e:	e7f6      	b.n	303e <get_initial_sense+0x22>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3050:	2003      	movs	r0, #3
    3052:	4770      	bx	lr
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3054:	2002      	movs	r0, #2
    3056:	4770      	bx	lr
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3058:	2002      	movs	r0, #2
    }

    return sense;
}
    305a:	4770      	bx	lr
    305c:	20000050 	.word	0x20000050
    3060:	50842500 	.word	0x50842500
    3064:	50842800 	.word	0x50842800

00003068 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3068:	3008      	adds	r0, #8
    306a:	4b06      	ldr	r3, [pc, #24]	; (3084 <channel_handler_get+0x1c>)
    306c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    3070:	f410 7f80 	tst.w	r0, #256	; 0x100
    3074:	d004      	beq.n	3080 <channel_handler_get+0x18>
    3076:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    307a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    307e:	4770      	bx	lr
        return NULL;
    3080:	2000      	movs	r0, #0
}
    3082:	4770      	bx	lr
    3084:	20000050 	.word	0x20000050

00003088 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3088:	b570      	push	{r4, r5, r6, lr}
    308a:	4604      	mov	r4, r0
    308c:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    308e:	f7ff ffeb 	bl	3068 <channel_handler_get>

    if (handler)
    3092:	b120      	cbz	r0, 309e <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    3094:	6806      	ldr	r6, [r0, #0]
    3096:	6842      	ldr	r2, [r0, #4]
    3098:	4629      	mov	r1, r5
    309a:	4620      	mov	r0, r4
    309c:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    309e:	4b04      	ldr	r3, [pc, #16]	; (30b0 <call_handler+0x28>)
    30a0:	689b      	ldr	r3, [r3, #8]
    30a2:	b123      	cbz	r3, 30ae <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    30a4:	4a02      	ldr	r2, [pc, #8]	; (30b0 <call_handler+0x28>)
    30a6:	68d2      	ldr	r2, [r2, #12]
    30a8:	4629      	mov	r1, r5
    30aa:	4620      	mov	r0, r4
    30ac:	4798      	blx	r3
    }
}
    30ae:	bd70      	pop	{r4, r5, r6, pc}
    30b0:	20000050 	.word	0x20000050

000030b4 <next_sense_cond_call_handler>:

static void next_sense_cond_call_handler(nrfx_gpiote_pin_t     pin,
                                         nrfx_gpiote_trigger_t trigger,
                                         nrf_gpio_pin_sense_t  sense)
{
    30b4:	b570      	push	{r4, r5, r6, lr}
    30b6:	4606      	mov	r6, r0
    30b8:	460c      	mov	r4, r1
    30ba:	4615      	mov	r5, r2
    if (is_level(trigger))
    30bc:	4608      	mov	r0, r1
    30be:	f003 f974 	bl	63aa <is_level>
    30c2:	b960      	cbnz	r0, 30de <next_sense_cond_call_handler+0x2a>
    {
        /* Reconfigure sense to the opposite level, so the internal PINx.DETECT signal
         * can be deasserted. Therefore PORT event can be generated again,
         * unless some other PINx.DETECT signal is still active. */
        nrf_gpio_pin_sense_t next_sense = (sense == NRF_GPIO_PIN_SENSE_HIGH) ?
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    30c4:	2d02      	cmp	r5, #2
    30c6:	d026      	beq.n	3116 <next_sense_cond_call_handler+0x62>
    30c8:	2102      	movs	r1, #2

        nrf_gpio_cfg_sense_set(pin, next_sense);
    30ca:	4630      	mov	r0, r6
    30cc:	f003 f945 	bl	635a <nrf_gpio_cfg_sense_set>

        /* Invoke user handler only if the sensed pin level matches its polarity
         * configuration. Call handler unconditionally in case of toggle trigger or
         * level trigger. */
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    30d0:	2c03      	cmp	r4, #3
    30d2:	d024      	beq.n	311e <next_sense_cond_call_handler+0x6a>
    30d4:	2d02      	cmp	r5, #2
    30d6:	d020      	beq.n	311a <next_sense_cond_call_handler+0x66>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    30d8:	2d03      	cmp	r5, #3
    30da:	d025      	beq.n	3128 <next_sense_cond_call_handler+0x74>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
        {
            call_handler(pin, trigger);
        }
    }
}
    30dc:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    30de:	4621      	mov	r1, r4
    30e0:	4630      	mov	r0, r6
    30e2:	f7ff ffd1 	bl	3088 <call_handler>
    *p_pin = pin_number & 0x1F;
    30e6:	f006 031f 	and.w	r3, r6, #31
    return pin_number >> 5;
    30ea:	0972      	lsrs	r2, r6, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    30ec:	2a01      	cmp	r2, #1
    30ee:	d010      	beq.n	3112 <next_sense_cond_call_handler+0x5e>
        case 0: return NRF_P0;
    30f0:	4a0f      	ldr	r2, [pc, #60]	; (3130 <next_sense_cond_call_handler+0x7c>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    30f2:	3380      	adds	r3, #128	; 0x80
    30f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    30f8:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    30fc:	429d      	cmp	r5, r3
    30fe:	d1ed      	bne.n	30dc <next_sense_cond_call_handler+0x28>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3100:	2100      	movs	r1, #0
    3102:	4630      	mov	r0, r6
    3104:	f003 f929 	bl	635a <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    3108:	4629      	mov	r1, r5
    310a:	4630      	mov	r0, r6
    310c:	f003 f925 	bl	635a <nrf_gpio_cfg_sense_set>
    3110:	e7e4      	b.n	30dc <next_sense_cond_call_handler+0x28>
        case 1: return NRF_P1;
    3112:	4a08      	ldr	r2, [pc, #32]	; (3134 <next_sense_cond_call_handler+0x80>)
    3114:	e7ed      	b.n	30f2 <next_sense_cond_call_handler+0x3e>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3116:	2103      	movs	r1, #3
    3118:	e7d7      	b.n	30ca <next_sense_cond_call_handler+0x16>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    311a:	2c01      	cmp	r4, #1
    311c:	d1dc      	bne.n	30d8 <next_sense_cond_call_handler+0x24>
            call_handler(pin, trigger);
    311e:	4621      	mov	r1, r4
    3120:	4630      	mov	r0, r6
    3122:	f7ff ffb1 	bl	3088 <call_handler>
}
    3126:	e7d9      	b.n	30dc <next_sense_cond_call_handler+0x28>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3128:	2c02      	cmp	r4, #2
    312a:	d1d7      	bne.n	30dc <next_sense_cond_call_handler+0x28>
    312c:	e7f7      	b.n	311e <next_sense_cond_call_handler+0x6a>
    312e:	bf00      	nop
    3130:	50842500 	.word	0x50842500
    3134:	50842800 	.word	0x50842800

00003138 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3138:	f100 0208 	add.w	r2, r0, #8
    313c:	4b0e      	ldr	r3, [pc, #56]	; (3178 <release_handler+0x40>)
    313e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3142:	f413 7f80 	tst.w	r3, #256	; 0x100
    3146:	d016      	beq.n	3176 <release_handler+0x3e>
{
    3148:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    314a:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    314e:	4610      	mov	r0, r2
    3150:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3154:	4a08      	ldr	r2, [pc, #32]	; (3178 <release_handler+0x40>)
    3156:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    315a:	4620      	mov	r0, r4
    315c:	f7ff ff2e 	bl	2fbc <handler_in_use>
    3160:	b100      	cbz	r0, 3164 <release_handler+0x2c>
}
    3162:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    3164:	4804      	ldr	r0, [pc, #16]	; (3178 <release_handler+0x40>)
    3166:	2300      	movs	r3, #0
    3168:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    316c:	4621      	mov	r1, r4
    316e:	3074      	adds	r0, #116	; 0x74
    3170:	f7ff fdc4 	bl	2cfc <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3174:	e7f5      	b.n	3162 <release_handler+0x2a>
    3176:	4770      	bx	lr
    3178:	20000050 	.word	0x20000050

0000317c <pin_handler_trigger_uninit>:
{
    317c:	b510      	push	{r4, lr}
    317e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    3180:	f7ff fef4 	bl	2f6c <pin_in_use_by_te>
    3184:	b150      	cbz	r0, 319c <pin_handler_trigger_uninit+0x20>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3186:	4620      	mov	r0, r4
    3188:	f7ff ff10 	bl	2fac <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    318c:	4b08      	ldr	r3, [pc, #32]	; (31b0 <pin_handler_trigger_uninit+0x34>)
    318e:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3192:	2200      	movs	r2, #0
    3194:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
    3198:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    319c:	4620      	mov	r0, r4
    319e:	f7ff ffcb 	bl	3138 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    31a2:	3408      	adds	r4, #8
    31a4:	4b03      	ldr	r3, [pc, #12]	; (31b4 <pin_handler_trigger_uninit+0x38>)
    31a6:	2200      	movs	r2, #0
    31a8:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    31ac:	bd10      	pop	{r4, pc}
    31ae:	bf00      	nop
    31b0:	5000d000 	.word	0x5000d000
    31b4:	20000050 	.word	0x20000050

000031b8 <pin_handler_set>:
{
    31b8:	b570      	push	{r4, r5, r6, lr}
    31ba:	b082      	sub	sp, #8
    31bc:	4605      	mov	r5, r0
    31be:	460e      	mov	r6, r1
    31c0:	4614      	mov	r4, r2
    release_handler(pin);
    31c2:	f7ff ffb9 	bl	3138 <release_handler>
    if (!handler)
    31c6:	b326      	cbz	r6, 3212 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    31c8:	4621      	mov	r1, r4
    31ca:	4630      	mov	r0, r6
    31cc:	f7ff ff10 	bl	2ff0 <find_handler>
    if (handler_id < 0)
    31d0:	1e03      	subs	r3, r0, #0
    31d2:	db13      	blt.n	31fc <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    31d4:	4910      	ldr	r1, [pc, #64]	; (3218 <pin_handler_set+0x60>)
    31d6:	f841 6033 	str.w	r6, [r1, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    31da:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
    31de:	6054      	str	r4, [r2, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    31e0:	f105 0008 	add.w	r0, r5, #8
    31e4:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    31e8:	025b      	lsls	r3, r3, #9
    31ea:	b29b      	uxth	r3, r3
    31ec:	4313      	orrs	r3, r2
    31ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    31f2:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
    return NRFX_SUCCESS;
    31f6:	4809      	ldr	r0, [pc, #36]	; (321c <pin_handler_set+0x64>)
}
    31f8:	b002      	add	sp, #8
    31fa:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    31fc:	f10d 0107 	add.w	r1, sp, #7
    3200:	4807      	ldr	r0, [pc, #28]	; (3220 <pin_handler_set+0x68>)
    3202:	f7ff fd57 	bl	2cb4 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3206:	4b05      	ldr	r3, [pc, #20]	; (321c <pin_handler_set+0x64>)
    3208:	4298      	cmp	r0, r3
    320a:	d1f5      	bne.n	31f8 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    320c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3210:	e7e0      	b.n	31d4 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    3212:	4802      	ldr	r0, [pc, #8]	; (321c <pin_handler_set+0x64>)
    3214:	e7f0      	b.n	31f8 <pin_handler_set+0x40>
    3216:	bf00      	nop
    3218:	20000050 	.word	0x20000050
    321c:	0bad0000 	.word	0x0bad0000
    3220:	200000c4 	.word	0x200000c4

00003224 <port_event_handle>:
    }
    return false;
}

static void port_event_handle(void)
{
    3224:	b570      	push	{r4, r5, r6, lr}
    3226:	b082      	sub	sp, #8
    uint32_t latch[GPIO_COUNT];

    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);
    3228:	466a      	mov	r2, sp
    322a:	2102      	movs	r1, #2
    322c:	2000      	movs	r0, #0
    322e:	f7ff fe73 	bl	2f18 <nrf_gpio_latches_read_and_clear>
    3232:	e03e      	b.n	32b2 <port_event_handle+0x8e>
    3234:	4e21      	ldr	r6, [pc, #132]	; (32bc <port_event_handle+0x98>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3236:	f105 0380 	add.w	r3, r5, #128	; 0x80
    323a:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);

                nrf_bitmask_bit_clear(pin, latch);
                sense = nrf_gpio_pin_sense_get(pin);

                next_sense_cond_call_handler(pin, trigger, sense);
    323e:	f3c2 4201 	ubfx	r2, r2, #16, #2
    3242:	f7ff ff37 	bl	30b4 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    3246:	2301      	movs	r3, #1
    3248:	40ab      	lsls	r3, r5
    324a:	6233      	str	r3, [r6, #32]
            while (latch[i])
    324c:	ab02      	add	r3, sp, #8
    324e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3252:	f853 0c08 	ldr.w	r0, [r3, #-8]
    3256:	b1f8      	cbz	r0, 3298 <port_event_handle+0x74>
                uint32_t pin = NRF_CTZ(latch[i]);
    3258:	fa90 f0a0 	rbit	r0, r0
    325c:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    3260:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3264:	f100 0208 	add.w	r2, r0, #8
    3268:	4b15      	ldr	r3, [pc, #84]	; (32c0 <port_event_handle+0x9c>)
    326a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    326e:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3272:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    3274:	f000 0607 	and.w	r6, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    3278:	f81d 2005 	ldrb.w	r2, [sp, r5]
    327c:	2301      	movs	r3, #1
    327e:	40b3      	lsls	r3, r6
    3280:	43db      	mvns	r3, r3
    3282:	b25b      	sxtb	r3, r3
    3284:	4013      	ands	r3, r2
    3286:	f80d 3005 	strb.w	r3, [sp, r5]
    *p_pin = pin_number & 0x1F;
    328a:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    328e:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3290:	2b01      	cmp	r3, #1
    3292:	d0cf      	beq.n	3234 <port_event_handle+0x10>
        case 0: return NRF_P0;
    3294:	4e0b      	ldr	r6, [pc, #44]	; (32c4 <port_event_handle+0xa0>)
    3296:	e7ce      	b.n	3236 <port_event_handle+0x12>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3298:	3401      	adds	r4, #1
    329a:	2c01      	cmp	r4, #1
    329c:	d9d6      	bls.n	324c <port_event_handle+0x28>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    329e:	4b0a      	ldr	r3, [pc, #40]	; (32c8 <port_event_handle+0xa4>)
    32a0:	2200      	movs	r2, #0
    32a2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    32a6:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        }

        /* All pins have been handled, clear PORT, check latch again in case
         * something came between deciding to exit and clearing PORT event. */
        nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
    } while (latch_pending_read_and_check(latch));
    32aa:	4668      	mov	r0, sp
    32ac:	f003 f882 	bl	63b4 <latch_pending_read_and_check>
    32b0:	b108      	cbz	r0, 32b6 <port_event_handle+0x92>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    32b2:	2400      	movs	r4, #0
    32b4:	e7f1      	b.n	329a <port_event_handle+0x76>
}
    32b6:	b002      	add	sp, #8
    32b8:	bd70      	pop	{r4, r5, r6, pc}
    32ba:	bf00      	nop
    32bc:	50842800 	.word	0x50842800
    32c0:	20000050 	.word	0x20000050
    32c4:	50842500 	.word	0x50842500
    32c8:	5000d000 	.word	0x5000d000

000032cc <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    32cc:	b538      	push	{r3, r4, r5, lr}
    32ce:	4604      	mov	r4, r0
    while (mask)
    32d0:	e018      	b.n	3304 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    32d2:	fa94 f3a4 	rbit	r3, r4
    32d6:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    32da:	2201      	movs	r2, #1
    32dc:	409a      	lsls	r2, r3
    32de:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    32e2:	4a0a      	ldr	r2, [pc, #40]	; (330c <gpiote_evt_handle+0x40>)
    32e4:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    32e8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    32ec:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    32f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    32f4:	f3c0 4001 	ubfx	r0, r0, #16, #2
    32f8:	f003 f855 	bl	63a6 <gpiote_polarity_to_trigger>
    32fc:	4601      	mov	r1, r0
    32fe:	4628      	mov	r0, r5
    3300:	f7ff fec2 	bl	3088 <call_handler>
    while (mask)
    3304:	2c00      	cmp	r4, #0
    3306:	d1e4      	bne.n	32d2 <gpiote_evt_handle+0x6>
    }
}
    3308:	bd38      	pop	{r3, r4, r5, pc}
    330a:	bf00      	nop
    330c:	5000d000 	.word	0x5000d000

00003310 <nrfx_gpiote_input_configure>:
{
    3310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3314:	b084      	sub	sp, #16
    3316:	4604      	mov	r4, r0
    3318:	4615      	mov	r5, r2
    331a:	461e      	mov	r6, r3
    if (p_input_config)
    331c:	b309      	cbz	r1, 3362 <nrfx_gpiote_input_configure+0x52>
    331e:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    3320:	f003 f82b 	bl	637a <pin_is_task_output>
    3324:	2800      	cmp	r0, #0
    3326:	d13f      	bne.n	33a8 <nrfx_gpiote_input_configure+0x98>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3328:	2300      	movs	r3, #0
    332a:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    332e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3332:	9301      	str	r3, [sp, #4]
    3334:	9300      	str	r3, [sp, #0]
    3336:	463b      	mov	r3, r7
    3338:	f10d 020f 	add.w	r2, sp, #15
    333c:	f10d 010e 	add.w	r1, sp, #14
    3340:	4620      	mov	r0, r4
    3342:	f7ff fd77 	bl	2e34 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3346:	4a39      	ldr	r2, [pc, #228]	; (342c <nrfx_gpiote_input_configure+0x11c>)
    3348:	f104 0108 	add.w	r1, r4, #8
    334c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3350:	f023 0302 	bic.w	r3, r3, #2
    3354:	b29b      	uxth	r3, r3
    3356:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    335a:	f043 0301 	orr.w	r3, r3, #1
    335e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    3362:	b1bd      	cbz	r5, 3394 <nrfx_gpiote_input_configure+0x84>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3364:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3366:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    336a:	4620      	mov	r0, r4
    336c:	f7ff fe14 	bl	2f98 <pin_is_output>
    3370:	b1e0      	cbz	r0, 33ac <nrfx_gpiote_input_configure+0x9c>
            if (use_evt)
    3372:	f1b8 0f00 	cmp.w	r8, #0
    3376:	d153      	bne.n	3420 <nrfx_gpiote_input_configure+0x110>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3378:	4a2c      	ldr	r2, [pc, #176]	; (342c <nrfx_gpiote_input_configure+0x11c>)
    337a:	f104 0108 	add.w	r1, r4, #8
    337e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3382:	f023 031c 	bic.w	r3, r3, #28
    3386:	b29b      	uxth	r3, r3
    3388:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    338c:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    3390:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    3394:	2e00      	cmp	r6, #0
    3396:	d047      	beq.n	3428 <nrfx_gpiote_input_configure+0x118>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3398:	6872      	ldr	r2, [r6, #4]
    339a:	6831      	ldr	r1, [r6, #0]
    339c:	4620      	mov	r0, r4
    339e:	f7ff ff0b 	bl	31b8 <pin_handler_set>
}
    33a2:	b004      	add	sp, #16
    33a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return NRFX_ERROR_INVALID_PARAM;
    33a8:	4821      	ldr	r0, [pc, #132]	; (3430 <nrfx_gpiote_input_configure+0x120>)
    33aa:	e7fa      	b.n	33a2 <nrfx_gpiote_input_configure+0x92>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    33ac:	4a1f      	ldr	r2, [pc, #124]	; (342c <nrfx_gpiote_input_configure+0x11c>)
    33ae:	f104 0108 	add.w	r1, r4, #8
    33b2:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    33b6:	f023 0320 	bic.w	r3, r3, #32
    33ba:	04db      	lsls	r3, r3, #19
    33bc:	0cdb      	lsrs	r3, r3, #19
    33be:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    33c2:	f1b8 0f00 	cmp.w	r8, #0
    33c6:	d0d7      	beq.n	3378 <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    33c8:	2f03      	cmp	r7, #3
    33ca:	d82b      	bhi.n	3424 <nrfx_gpiote_input_configure+0x114>
                uint8_t ch = *p_trigger_config->p_in_channel;
    33cc:	686b      	ldr	r3, [r5, #4]
    33ce:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    33d0:	b947      	cbnz	r7, 33e4 <nrfx_gpiote_input_configure+0xd4>
    p_reg->CONFIG[idx] = 0;
    33d2:	4b18      	ldr	r3, [pc, #96]	; (3434 <nrfx_gpiote_input_configure+0x124>)
    33d4:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    33d8:	2200      	movs	r2, #0
    33da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    p_reg->CONFIG[idx] = 0;
    33de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#endif
}
    33e2:	e7c9      	b.n	3378 <nrfx_gpiote_input_configure+0x68>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    33e4:	4638      	mov	r0, r7
    33e6:	f002 ffdf 	bl	63a8 <gpiote_trigger_to_polarity>
    33ea:	4603      	mov	r3, r0
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    33ec:	4811      	ldr	r0, [pc, #68]	; (3434 <nrfx_gpiote_input_configure+0x124>)
    33ee:	f505 71a2 	add.w	r1, r5, #324	; 0x144
    33f2:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    33f6:	f022 0203 	bic.w	r2, r2, #3
    33fa:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
                    nrf_gpiote_event_configure(NRF_GPIOTE, ch, pin, polarity);
    33fe:	4622      	mov	r2, r4
    3400:	4629      	mov	r1, r5
    3402:	f002 ff72 	bl	62ea <nrf_gpiote_event_configure>
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3406:	4a09      	ldr	r2, [pc, #36]	; (342c <nrfx_gpiote_input_configure+0x11c>)
    3408:	f104 0108 	add.w	r1, r4, #8
    340c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3410:	036d      	lsls	r5, r5, #13
    3412:	b2ad      	uxth	r5, r5
    3414:	432b      	orrs	r3, r5
    3416:	f043 0320 	orr.w	r3, r3, #32
    341a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    341e:	e7ab      	b.n	3378 <nrfx_gpiote_input_configure+0x68>
                return NRFX_ERROR_INVALID_PARAM;
    3420:	4803      	ldr	r0, [pc, #12]	; (3430 <nrfx_gpiote_input_configure+0x120>)
    3422:	e7be      	b.n	33a2 <nrfx_gpiote_input_configure+0x92>
                    return NRFX_ERROR_INVALID_PARAM;
    3424:	4802      	ldr	r0, [pc, #8]	; (3430 <nrfx_gpiote_input_configure+0x120>)
    3426:	e7bc      	b.n	33a2 <nrfx_gpiote_input_configure+0x92>
        err = NRFX_SUCCESS;
    3428:	4803      	ldr	r0, [pc, #12]	; (3438 <nrfx_gpiote_input_configure+0x128>)
    342a:	e7ba      	b.n	33a2 <nrfx_gpiote_input_configure+0x92>
    342c:	20000050 	.word	0x20000050
    3430:	0bad0004 	.word	0x0bad0004
    3434:	5000d000 	.word	0x5000d000
    3438:	0bad0000 	.word	0x0bad0000

0000343c <nrfx_gpiote_output_configure>:
{
    343c:	b570      	push	{r4, r5, r6, lr}
    343e:	b084      	sub	sp, #16
    3440:	4604      	mov	r4, r0
    3442:	4615      	mov	r5, r2
    if (p_config)
    3444:	b329      	cbz	r1, 3492 <nrfx_gpiote_output_configure+0x56>
    3446:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3448:	f002 ffa6 	bl	6398 <pin_is_input>
    344c:	b120      	cbz	r0, 3458 <nrfx_gpiote_output_configure+0x1c>
    344e:	4620      	mov	r0, r4
    3450:	f7ff fd8c 	bl	2f6c <pin_in_use_by_te>
    3454:	2800      	cmp	r0, #0
    3456:	d13a      	bne.n	34ce <nrfx_gpiote_output_configure+0x92>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3458:	4620      	mov	r0, r4
    345a:	f7ff fd91 	bl	2f80 <pin_has_trigger>
    345e:	b110      	cbz	r0, 3466 <nrfx_gpiote_output_configure+0x2a>
    3460:	7873      	ldrb	r3, [r6, #1]
    3462:	2b01      	cmp	r3, #1
    3464:	d033      	beq.n	34ce <nrfx_gpiote_output_configure+0x92>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3466:	2301      	movs	r3, #1
    3468:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    346c:	2300      	movs	r3, #0
    346e:	9301      	str	r3, [sp, #4]
    3470:	9600      	str	r6, [sp, #0]
    3472:	1cb3      	adds	r3, r6, #2
    3474:	1c72      	adds	r2, r6, #1
    3476:	f10d 010f 	add.w	r1, sp, #15
    347a:	4620      	mov	r0, r4
    347c:	f7ff fcda 	bl	2e34 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3480:	4a20      	ldr	r2, [pc, #128]	; (3504 <nrfx_gpiote_output_configure+0xc8>)
    3482:	f104 0108 	add.w	r1, r4, #8
    3486:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    348a:	f043 0303 	orr.w	r3, r3, #3
    348e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    3492:	b395      	cbz	r5, 34fa <nrfx_gpiote_output_configure+0xbe>
        if (pin_is_input(pin))
    3494:	4620      	mov	r0, r4
    3496:	f002 ff7f 	bl	6398 <pin_is_input>
    349a:	bb80      	cbnz	r0, 34fe <nrfx_gpiote_output_configure+0xc2>
        uint32_t ch = p_task_config->task_ch;
    349c:	782e      	ldrb	r6, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    349e:	4b1a      	ldr	r3, [pc, #104]	; (3508 <nrfx_gpiote_output_configure+0xcc>)
    34a0:	f506 72a2 	add.w	r2, r6, #324	; 0x144
    34a4:	2100      	movs	r1, #0
    34a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    p_reg->CONFIG[idx] = 0;
    34aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    34ae:	4a15      	ldr	r2, [pc, #84]	; (3504 <nrfx_gpiote_output_configure+0xc8>)
    34b0:	f104 0108 	add.w	r1, r4, #8
    34b4:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    34b8:	f023 0320 	bic.w	r3, r3, #32
    34bc:	04db      	lsls	r3, r3, #19
    34be:	0cdb      	lsrs	r3, r3, #19
    34c0:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    34c4:	786b      	ldrb	r3, [r5, #1]
    34c6:	b923      	cbnz	r3, 34d2 <nrfx_gpiote_output_configure+0x96>
    return NRFX_SUCCESS;
    34c8:	4810      	ldr	r0, [pc, #64]	; (350c <nrfx_gpiote_output_configure+0xd0>)
}
    34ca:	b004      	add	sp, #16
    34cc:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_INVALID_PARAM;
    34ce:	4810      	ldr	r0, [pc, #64]	; (3510 <nrfx_gpiote_output_configure+0xd4>)
    34d0:	e7fb      	b.n	34ca <nrfx_gpiote_output_configure+0x8e>
                                      p_task_config->init_val);
    34d2:	78aa      	ldrb	r2, [r5, #2]
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    34d4:	9200      	str	r2, [sp, #0]
    34d6:	4622      	mov	r2, r4
    34d8:	4631      	mov	r1, r6
    34da:	480b      	ldr	r0, [pc, #44]	; (3508 <nrfx_gpiote_output_configure+0xcc>)
    34dc:	f002 ff1e 	bl	631c <nrf_gpiote_task_configure>
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    34e0:	4a08      	ldr	r2, [pc, #32]	; (3504 <nrfx_gpiote_output_configure+0xc8>)
    34e2:	3408      	adds	r4, #8
    34e4:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
    34e8:	0376      	lsls	r6, r6, #13
    34ea:	b2b6      	uxth	r6, r6
    34ec:	4333      	orrs	r3, r6
    34ee:	f043 0320 	orr.w	r3, r3, #32
    34f2:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    34f6:	4805      	ldr	r0, [pc, #20]	; (350c <nrfx_gpiote_output_configure+0xd0>)
    34f8:	e7e7      	b.n	34ca <nrfx_gpiote_output_configure+0x8e>
    34fa:	4804      	ldr	r0, [pc, #16]	; (350c <nrfx_gpiote_output_configure+0xd0>)
    34fc:	e7e5      	b.n	34ca <nrfx_gpiote_output_configure+0x8e>
            return NRFX_ERROR_INVALID_PARAM;
    34fe:	4804      	ldr	r0, [pc, #16]	; (3510 <nrfx_gpiote_output_configure+0xd4>)
    3500:	e7e3      	b.n	34ca <nrfx_gpiote_output_configure+0x8e>
    3502:	bf00      	nop
    3504:	20000050 	.word	0x20000050
    3508:	5000d000 	.word	0x5000d000
    350c:	0bad0000 	.word	0x0bad0000
    3510:	0bad0004 	.word	0x0bad0004

00003514 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3514:	4b01      	ldr	r3, [pc, #4]	; (351c <nrfx_gpiote_global_callback_set+0x8>)
    3516:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    3518:	60d9      	str	r1, [r3, #12]
}
    351a:	4770      	bx	lr
    351c:	20000050 	.word	0x20000050

00003520 <nrfx_gpiote_channel_get>:
{
    3520:	b538      	push	{r3, r4, r5, lr}
    3522:	4604      	mov	r4, r0
    3524:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    3526:	f7ff fd21 	bl	2f6c <pin_in_use_by_te>
    352a:	b140      	cbz	r0, 353e <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    352c:	f104 0008 	add.w	r0, r4, #8
    3530:	4b04      	ldr	r3, [pc, #16]	; (3544 <nrfx_gpiote_channel_get+0x24>)
    3532:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    3536:	0b5b      	lsrs	r3, r3, #13
    3538:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    353a:	4803      	ldr	r0, [pc, #12]	; (3548 <nrfx_gpiote_channel_get+0x28>)
}
    353c:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    353e:	4803      	ldr	r0, [pc, #12]	; (354c <nrfx_gpiote_channel_get+0x2c>)
    3540:	e7fc      	b.n	353c <nrfx_gpiote_channel_get+0x1c>
    3542:	bf00      	nop
    3544:	20000050 	.word	0x20000050
    3548:	0bad0000 	.word	0x0bad0000
    354c:	0bad0004 	.word	0x0bad0004

00003550 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3550:	4b0f      	ldr	r3, [pc, #60]	; (3590 <nrfx_gpiote_init+0x40>)
    3552:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    3556:	b10b      	cbz	r3, 355c <nrfx_gpiote_init+0xc>
        return err_code;
    3558:	480e      	ldr	r0, [pc, #56]	; (3594 <nrfx_gpiote_init+0x44>)
}
    355a:	4770      	bx	lr
{
    355c:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    355e:	4c0e      	ldr	r4, [pc, #56]	; (3598 <nrfx_gpiote_init+0x48>)
    3560:	2260      	movs	r2, #96	; 0x60
    3562:	2100      	movs	r1, #0
    3564:	4620      	mov	r0, r4
    3566:	f002 f865 	bl	5634 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    356a:	200d      	movs	r0, #13
    356c:	f001 ff4c 	bl	5408 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3570:	4b0a      	ldr	r3, [pc, #40]	; (359c <nrfx_gpiote_init+0x4c>)
    3572:	2200      	movs	r2, #0
    3574:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    3578:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    357c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3580:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3584:	2301      	movs	r3, #1
    3586:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    358a:	6663      	str	r3, [r4, #100]	; 0x64
    return err_code;
    358c:	4804      	ldr	r0, [pc, #16]	; (35a0 <nrfx_gpiote_init+0x50>)
}
    358e:	bd10      	pop	{r4, pc}
    3590:	20000050 	.word	0x20000050
    3594:	0bad0005 	.word	0x0bad0005
    3598:	20000060 	.word	0x20000060
    359c:	5000d000 	.word	0x5000d000
    35a0:	0bad0000 	.word	0x0bad0000

000035a4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    35a4:	4b03      	ldr	r3, [pc, #12]	; (35b4 <nrfx_gpiote_is_init+0x10>)
    35a6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    35aa:	3800      	subs	r0, #0
    35ac:	bf18      	it	ne
    35ae:	2001      	movne	r0, #1
    35b0:	4770      	bx	lr
    35b2:	bf00      	nop
    35b4:	20000050 	.word	0x20000050

000035b8 <nrfx_gpiote_channel_free>:
{
    35b8:	b508      	push	{r3, lr}
    35ba:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    35bc:	4801      	ldr	r0, [pc, #4]	; (35c4 <nrfx_gpiote_channel_free+0xc>)
    35be:	f7ff fb9d 	bl	2cfc <nrfx_flag32_free>
}
    35c2:	bd08      	pop	{r3, pc}
    35c4:	200000c0 	.word	0x200000c0

000035c8 <nrfx_gpiote_channel_alloc>:
{
    35c8:	b508      	push	{r3, lr}
    35ca:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    35cc:	4801      	ldr	r0, [pc, #4]	; (35d4 <nrfx_gpiote_channel_alloc+0xc>)
    35ce:	f7ff fb71 	bl	2cb4 <nrfx_flag32_alloc>
}
    35d2:	bd08      	pop	{r3, pc}
    35d4:	200000c0 	.word	0x200000c0

000035d8 <nrfx_gpiote_trigger_enable>:
{
    35d8:	b538      	push	{r3, r4, r5, lr}
    35da:	4604      	mov	r4, r0
    35dc:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    35de:	f7ff fcc5 	bl	2f6c <pin_in_use_by_te>
    35e2:	b300      	cbz	r0, 3626 <nrfx_gpiote_trigger_enable+0x4e>
    35e4:	4620      	mov	r0, r4
    35e6:	f002 fed7 	bl	6398 <pin_is_input>
    35ea:	b1e0      	cbz	r0, 3626 <nrfx_gpiote_trigger_enable+0x4e>
        uint8_t ch = pin_te_get(pin);
    35ec:	4620      	mov	r0, r4
    35ee:	f7ff fcdd 	bl	2fac <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    35f2:	0083      	lsls	r3, r0, #2
    35f4:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    35f8:	b29b      	uxth	r3, r3
    35fa:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    35fe:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3602:	2200      	movs	r2, #0
    3604:	601a      	str	r2, [r3, #0]
    3606:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3608:	4a0b      	ldr	r2, [pc, #44]	; (3638 <nrfx_gpiote_trigger_enable+0x60>)
    360a:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    360e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    3612:	f043 0301 	orr.w	r3, r3, #1
    3616:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    361a:	b15d      	cbz	r5, 3634 <nrfx_gpiote_trigger_enable+0x5c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    361c:	2301      	movs	r3, #1
    361e:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    3620:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3624:	e006      	b.n	3634 <nrfx_gpiote_trigger_enable+0x5c>
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3626:	4620      	mov	r0, r4
    3628:	f7ff fcf8 	bl	301c <get_initial_sense>
    362c:	4601      	mov	r1, r0
    362e:	4620      	mov	r0, r4
    3630:	f002 fe93 	bl	635a <nrf_gpio_cfg_sense_set>
}
    3634:	bd38      	pop	{r3, r4, r5, pc}
    3636:	bf00      	nop
    3638:	5000d000 	.word	0x5000d000

0000363c <nrfx_gpiote_trigger_disable>:
{
    363c:	b510      	push	{r4, lr}
    363e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3640:	f7ff fc94 	bl	2f6c <pin_in_use_by_te>
    3644:	b1a0      	cbz	r0, 3670 <nrfx_gpiote_trigger_disable+0x34>
    3646:	4620      	mov	r0, r4
    3648:	f002 fea6 	bl	6398 <pin_is_input>
    364c:	b180      	cbz	r0, 3670 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    364e:	4620      	mov	r0, r4
    3650:	f7ff fcac 	bl	2fac <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3654:	2201      	movs	r2, #1
    3656:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    3658:	4b08      	ldr	r3, [pc, #32]	; (367c <nrfx_gpiote_trigger_disable+0x40>)
    365a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    365e:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3662:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    3666:	f022 0203 	bic.w	r2, r2, #3
    366a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    366e:	e003      	b.n	3678 <nrfx_gpiote_trigger_disable+0x3c>
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3670:	2100      	movs	r1, #0
    3672:	4620      	mov	r0, r4
    3674:	f002 fe71 	bl	635a <nrf_gpio_cfg_sense_set>
}
    3678:	bd10      	pop	{r4, pc}
    367a:	bf00      	nop
    367c:	5000d000 	.word	0x5000d000

00003680 <nrfx_gpiote_pin_uninit>:
{
    3680:	b510      	push	{r4, lr}
    3682:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3684:	f7ff fc68 	bl	2f58 <pin_in_use>
    3688:	b908      	cbnz	r0, 368e <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    368a:	4806      	ldr	r0, [pc, #24]	; (36a4 <nrfx_gpiote_pin_uninit+0x24>)
}
    368c:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    368e:	4620      	mov	r0, r4
    3690:	f7ff ffd4 	bl	363c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3694:	4620      	mov	r0, r4
    3696:	f7ff fd71 	bl	317c <pin_handler_trigger_uninit>
    nrf_gpio_cfg_default(pin);
    369a:	4620      	mov	r0, r4
    369c:	f7ff fc26 	bl	2eec <nrf_gpio_cfg_default>
    return NRFX_SUCCESS;
    36a0:	4801      	ldr	r0, [pc, #4]	; (36a8 <nrfx_gpiote_pin_uninit+0x28>)
    36a2:	e7f3      	b.n	368c <nrfx_gpiote_pin_uninit+0xc>
    36a4:	0bad0004 	.word	0x0bad0004
    36a8:	0bad0000 	.word	0x0bad0000

000036ac <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    36ac:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    36ae:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    36b0:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    36b4:	2100      	movs	r1, #0
    uint32_t status = 0;
    36b6:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    36b8:	e003      	b.n	36c2 <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    36ba:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    36bc:	3304      	adds	r3, #4
    36be:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    36c0:	3101      	adds	r1, #1
    36c2:	2907      	cmp	r1, #7
    36c4:	d814      	bhi.n	36f0 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    36c6:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
    36ca:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    36ce:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    36d0:	2a00      	cmp	r2, #0
    36d2:	d0f2      	beq.n	36ba <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    36d4:	4a0c      	ldr	r2, [pc, #48]	; (3708 <nrfx_gpiote_irq_handler+0x5c>)
    36d6:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    36da:	4210      	tst	r0, r2
    36dc:	d0ed      	beq.n	36ba <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    36de:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
    36e2:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    36e6:	2500      	movs	r5, #0
    36e8:	6015      	str	r5, [r2, #0]
    36ea:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    36ec:	4304      	orrs	r4, r0
    36ee:	e7e4      	b.n	36ba <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    36f0:	4b05      	ldr	r3, [pc, #20]	; (3708 <nrfx_gpiote_irq_handler+0x5c>)
    36f2:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    36f6:	b91b      	cbnz	r3, 3700 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    36f8:	4620      	mov	r0, r4
    36fa:	f7ff fde7 	bl	32cc <gpiote_evt_handle>
}
    36fe:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    3700:	f7ff fd90 	bl	3224 <port_event_handle>
    3704:	e7f8      	b.n	36f8 <nrfx_gpiote_irq_handler+0x4c>
    3706:	bf00      	nop
    3708:	5000d000 	.word	0x5000d000

0000370c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    370c:	4b03      	ldr	r3, [pc, #12]	; (371c <z_device_state_init+0x10>)

	while (dev < __device_end) {
    370e:	e000      	b.n	3712 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    3710:	3318      	adds	r3, #24
	while (dev < __device_end) {
    3712:	4a03      	ldr	r2, [pc, #12]	; (3720 <z_device_state_init+0x14>)
    3714:	4293      	cmp	r3, r2
    3716:	d3fb      	bcc.n	3710 <z_device_state_init+0x4>
	}
}
    3718:	4770      	bx	lr
    371a:	bf00      	nop
    371c:	000068d0 	.word	0x000068d0
    3720:	00006930 	.word	0x00006930

00003724 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
static void z_sys_init_run_level(enum init_level level)
{
    3724:	b570      	push	{r4, r5, r6, lr}
    3726:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3728:	4b11      	ldr	r3, [pc, #68]	; (3770 <z_sys_init_run_level+0x4c>)
    372a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    372e:	e009      	b.n	3744 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3730:	4240      	negs	r0, r0
    3732:	e017      	b.n	3764 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3734:	68eb      	ldr	r3, [r5, #12]
    3736:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    3738:	68ea      	ldr	r2, [r5, #12]
    373a:	7853      	ldrb	r3, [r2, #1]
    373c:	f043 0301 	orr.w	r3, r3, #1
    3740:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3742:	3408      	adds	r4, #8
    3744:	1c73      	adds	r3, r6, #1
    3746:	4a0a      	ldr	r2, [pc, #40]	; (3770 <z_sys_init_run_level+0x4c>)
    3748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    374c:	42a3      	cmp	r3, r4
    374e:	d90d      	bls.n	376c <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3750:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3752:	6823      	ldr	r3, [r4, #0]
    3754:	4628      	mov	r0, r5
    3756:	4798      	blx	r3
		if (dev != NULL) {
    3758:	2d00      	cmp	r5, #0
    375a:	d0f2      	beq.n	3742 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    375c:	2800      	cmp	r0, #0
    375e:	d0eb      	beq.n	3738 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    3760:	2800      	cmp	r0, #0
    3762:	dbe5      	blt.n	3730 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    3764:	28ff      	cmp	r0, #255	; 0xff
    3766:	dde5      	ble.n	3734 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    3768:	20ff      	movs	r0, #255	; 0xff
    376a:	e7e3      	b.n	3734 <z_sys_init_run_level+0x10>
		}
	}
}
    376c:	bd70      	pop	{r4, r5, r6, pc}
    376e:	bf00      	nop
    3770:	00006ecc 	.word	0x00006ecc

00003774 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3774:	b510      	push	{r4, lr}
    3776:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    3778:	23b0      	movs	r3, #176	; 0xb0
    377a:	4c11      	ldr	r4, [pc, #68]	; (37c0 <init_idle_thread+0x4c>)
    377c:	fb03 4400 	mla	r4, r3, r0, r4
	k_thread_stack_t *stack = z_idle_stacks[i];
    3780:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3784:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    3788:	4b0e      	ldr	r3, [pc, #56]	; (37c4 <init_idle_thread+0x50>)
    378a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
	z_setup_new_thread(thread, stack,
    378e:	4a0e      	ldr	r2, [pc, #56]	; (37c8 <init_idle_thread+0x54>)
    3790:	9205      	str	r2, [sp, #20]
    3792:	2201      	movs	r2, #1
    3794:	9204      	str	r2, [sp, #16]
    3796:	220f      	movs	r2, #15
    3798:	9203      	str	r2, [sp, #12]
    379a:	2200      	movs	r2, #0
    379c:	9202      	str	r2, [sp, #8]
    379e:	9201      	str	r2, [sp, #4]
    37a0:	9300      	str	r3, [sp, #0]
    37a2:	4b0a      	ldr	r3, [pc, #40]	; (37cc <init_idle_thread+0x58>)
    37a4:	f44f 72a0 	mov.w	r2, #320	; 0x140
    37a8:	4909      	ldr	r1, [pc, #36]	; (37d0 <init_idle_thread+0x5c>)
    37aa:	eb01 118c 	add.w	r1, r1, ip, lsl #6
    37ae:	4620      	mov	r0, r4
    37b0:	f000 f94a 	bl	3a48 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    37b4:	7b63      	ldrb	r3, [r4, #13]
    37b6:	f023 0304 	bic.w	r3, r3, #4
    37ba:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    37bc:	b006      	add	sp, #24
    37be:	bd10      	pop	{r4, pc}
    37c0:	200001b0 	.word	0x200001b0
    37c4:	20000964 	.word	0x20000964
    37c8:	00006ebc 	.word	0x00006ebc
    37cc:	00003ba5 	.word	0x00003ba5
    37d0:	20001380 	.word	0x20001380

000037d4 <bg_thread_main>:
{
    37d4:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    37d6:	4b0a      	ldr	r3, [pc, #40]	; (3800 <bg_thread_main+0x2c>)
    37d8:	2201      	movs	r2, #1
    37da:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    37dc:	2003      	movs	r0, #3
    37de:	f7ff ffa1 	bl	3724 <z_sys_init_run_level>
	boot_banner();
    37e2:	f001 f865 	bl	48b0 <boot_banner>
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    37e6:	2004      	movs	r0, #4
    37e8:	f7ff ff9c 	bl	3724 <z_sys_init_run_level>
	z_init_static_threads();
    37ec:	f000 f990 	bl	3b10 <z_init_static_threads>
	(void)main();
    37f0:	f7fc fe18 	bl	424 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    37f4:	4a03      	ldr	r2, [pc, #12]	; (3804 <bg_thread_main+0x30>)
    37f6:	7b13      	ldrb	r3, [r2, #12]
    37f8:	f023 0301 	bic.w	r3, r3, #1
    37fc:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    37fe:	bd08      	pop	{r3, pc}
    3800:	20000b7f 	.word	0x20000b7f
    3804:	20000260 	.word	0x20000260

00003808 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    3808:	b508      	push	{r3, lr}
    380a:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    380c:	4a01      	ldr	r2, [pc, #4]	; (3814 <switch_to_main_thread+0xc>)
    380e:	4802      	ldr	r0, [pc, #8]	; (3818 <switch_to_main_thread+0x10>)
    3810:	f7fd fe46 	bl	14a0 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3814:	000037d5 	.word	0x000037d5
    3818:	20000260 	.word	0x20000260

0000381c <z_bss_zero>:
{
    381c:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    381e:	4803      	ldr	r0, [pc, #12]	; (382c <z_bss_zero+0x10>)
    3820:	4a03      	ldr	r2, [pc, #12]	; (3830 <z_bss_zero+0x14>)
    3822:	1a12      	subs	r2, r2, r0
    3824:	2100      	movs	r1, #0
    3826:	f002 fe02 	bl	642e <z_early_memset>
}
    382a:	bd08      	pop	{r3, pc}
    382c:	20000190 	.word	0x20000190
    3830:	20000b80 	.word	0x20000b80

00003834 <z_init_cpu>:
{
    3834:	b510      	push	{r4, lr}
    3836:	4604      	mov	r4, r0
	init_idle_thread(id);
    3838:	f7ff ff9c 	bl	3774 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    383c:	23b0      	movs	r3, #176	; 0xb0
    383e:	490a      	ldr	r1, [pc, #40]	; (3868 <z_init_cpu+0x34>)
    3840:	fb03 1104 	mla	r1, r3, r4, r1
    3844:	4a09      	ldr	r2, [pc, #36]	; (386c <z_init_cpu+0x38>)
    3846:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    384a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    384e:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    3850:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3852:	4b07      	ldr	r3, [pc, #28]	; (3870 <z_init_cpu+0x3c>)
    3854:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
    3858:	f503 6300 	add.w	r3, r3, #2048	; 0x800
	_kernel.cpus[id].irq_stack =
    385c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3860:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
    3864:	6053      	str	r3, [r2, #4]
}
    3866:	bd10      	pop	{r4, pc}
    3868:	200001b0 	.word	0x200001b0
    386c:	20000964 	.word	0x20000964
    3870:	20000b80 	.word	0x20000b80

00003874 <prepare_multithreading>:
{
    3874:	b570      	push	{r4, r5, r6, lr}
    3876:	b086      	sub	sp, #24
	z_sched_init();
    3878:	f000 fda6 	bl	43c8 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    387c:	4d10      	ldr	r5, [pc, #64]	; (38c0 <prepare_multithreading+0x4c>)
    387e:	4b11      	ldr	r3, [pc, #68]	; (38c4 <prepare_multithreading+0x50>)
    3880:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3882:	4b11      	ldr	r3, [pc, #68]	; (38c8 <prepare_multithreading+0x54>)
    3884:	9305      	str	r3, [sp, #20]
    3886:	2301      	movs	r3, #1
    3888:	9304      	str	r3, [sp, #16]
    388a:	2400      	movs	r4, #0
    388c:	9403      	str	r4, [sp, #12]
    388e:	9402      	str	r4, [sp, #8]
    3890:	9401      	str	r4, [sp, #4]
    3892:	9400      	str	r4, [sp, #0]
    3894:	4b0d      	ldr	r3, [pc, #52]	; (38cc <prepare_multithreading+0x58>)
    3896:	f44f 6280 	mov.w	r2, #1024	; 0x400
    389a:	490d      	ldr	r1, [pc, #52]	; (38d0 <prepare_multithreading+0x5c>)
    389c:	4628      	mov	r0, r5
    389e:	f000 f8d3 	bl	3a48 <z_setup_new_thread>
    38a2:	4606      	mov	r6, r0
    38a4:	7b6b      	ldrb	r3, [r5, #13]
    38a6:	f023 0304 	bic.w	r3, r3, #4
    38aa:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    38ac:	4628      	mov	r0, r5
    38ae:	f002 fea3 	bl	65f8 <z_ready_thread>
	z_init_cpu(0);
    38b2:	4620      	mov	r0, r4
    38b4:	f7ff ffbe 	bl	3834 <z_init_cpu>
}
    38b8:	4630      	mov	r0, r6
    38ba:	b006      	add	sp, #24
    38bc:	bd70      	pop	{r4, r5, r6, pc}
    38be:	bf00      	nop
    38c0:	20000260 	.word	0x20000260
    38c4:	20000964 	.word	0x20000964
    38c8:	00006ec4 	.word	0x00006ec4
    38cc:	000037d5 	.word	0x000037d5
    38d0:	200014c0 	.word	0x200014c0

000038d4 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    38d4:	b500      	push	{lr}
    38d6:	b0ad      	sub	sp, #180	; 0xb4
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    38d8:	2000      	movs	r0, #0
    38da:	f7ff ff23 	bl	3724 <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    38de:	4b1d      	ldr	r3, [pc, #116]	; (3954 <z_cstart+0x80>)
	uint32_t msp =
    38e0:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    38e4:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    38e8:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    38ec:	4c1a      	ldr	r4, [pc, #104]	; (3958 <z_cstart+0x84>)
    38ee:	23e0      	movs	r3, #224	; 0xe0
    38f0:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    38f4:	2500      	movs	r5, #0
    38f6:	77e5      	strb	r5, [r4, #31]
    38f8:	7625      	strb	r5, [r4, #24]
    38fa:	7665      	strb	r5, [r4, #25]
    38fc:	76a5      	strb	r5, [r4, #26]
    38fe:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3902:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3904:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3908:	6263      	str	r3, [r4, #36]	; 0x24
    390a:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    390e:	f7fd ff27 	bl	1760 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3912:	f7fd fccd 	bl	12b0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3916:	f04f 33ff 	mov.w	r3, #4294967295
    391a:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    391c:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    391e:	f7fe f955 	bl	1bcc <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3922:	f7fd ffeb 	bl	18fc <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    3926:	2401      	movs	r4, #1
    3928:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    392c:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    3930:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    3932:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
    3934:	9529      	str	r5, [sp, #164]	; 0xa4

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    3936:	4b09      	ldr	r3, [pc, #36]	; (395c <z_cstart+0x88>)
    3938:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    393c:	f7ff fee6 	bl	370c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    3940:	4620      	mov	r0, r4
    3942:	f7ff feef 	bl	3724 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    3946:	2002      	movs	r0, #2
    3948:	f7ff feec 	bl	3724 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    394c:	f7ff ff92 	bl	3874 <prepare_multithreading>
    3950:	f7ff ff5a 	bl	3808 <switch_to_main_thread>
    3954:	20000b80 	.word	0x20000b80
    3958:	e000ed00 	.word	0xe000ed00
    395c:	20000964 	.word	0x20000964

00003960 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    3960:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3962:	4c06      	ldr	r4, [pc, #24]	; (397c <init_mem_slab_module+0x1c>)
	int rc = 0;
    3964:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3966:	e000      	b.n	396a <init_mem_slab_module+0xa>
    3968:	341c      	adds	r4, #28
    396a:	4b05      	ldr	r3, [pc, #20]	; (3980 <init_mem_slab_module+0x20>)
    396c:	429c      	cmp	r4, r3
    396e:	d204      	bcs.n	397a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    3970:	4620      	mov	r0, r4
    3972:	f002 fd64 	bl	643e <create_free_list>
		if (rc < 0) {
    3976:	2800      	cmp	r0, #0
    3978:	daf6      	bge.n	3968 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
    397a:	bd10      	pop	{r4, pc}
    397c:	2000013c 	.word	0x2000013c
    3980:	2000013c 	.word	0x2000013c

00003984 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    3984:	b530      	push	{r4, r5, lr}
    3986:	b083      	sub	sp, #12
    3988:	460d      	mov	r5, r1
	__asm__ volatile(
    398a:	f04f 0120 	mov.w	r1, #32
    398e:	f3ef 8c11 	mrs	ip, BASEPRI
    3992:	f381 8812 	msr	BASEPRI_MAX, r1
    3996:	f3bf 8f6f 	isb	sy
    399a:	4661      	mov	r1, ip
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    399c:	6944      	ldr	r4, [r0, #20]
    399e:	b164      	cbz	r4, 39ba <k_mem_slab_alloc+0x36>
		/* take a free block */
		*mem = slab->free_list;
    39a0:	602c      	str	r4, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
    39a2:	6823      	ldr	r3, [r4, #0]
    39a4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    39a6:	6983      	ldr	r3, [r0, #24]
    39a8:	3301      	adds	r3, #1
    39aa:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    39ac:	2000      	movs	r0, #0
	__asm__ volatile(
    39ae:	f381 8811 	msr	BASEPRI, r1
    39b2:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    39b6:	b003      	add	sp, #12
    39b8:	bd30      	pop	{r4, r5, pc}
    39ba:	f100 0e08 	add.w	lr, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    39be:	ea53 0402 	orrs.w	r4, r3, r2
    39c2:	d104      	bne.n	39ce <k_mem_slab_alloc+0x4a>
		*mem = NULL;
    39c4:	2300      	movs	r3, #0
    39c6:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
    39c8:	f06f 000b 	mvn.w	r0, #11
    39cc:	e7ef      	b.n	39ae <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    39ce:	9200      	str	r2, [sp, #0]
    39d0:	9301      	str	r3, [sp, #4]
    39d2:	4602      	mov	r2, r0
    39d4:	4670      	mov	r0, lr
    39d6:	f000 fbf1 	bl	41bc <z_pend_curr>
		if (result == 0) {
    39da:	2800      	cmp	r0, #0
    39dc:	d1eb      	bne.n	39b6 <k_mem_slab_alloc+0x32>
			*mem = _current->base.swap_data;
    39de:	4b02      	ldr	r3, [pc, #8]	; (39e8 <k_mem_slab_alloc+0x64>)
    39e0:	689b      	ldr	r3, [r3, #8]
    39e2:	695b      	ldr	r3, [r3, #20]
    39e4:	602b      	str	r3, [r5, #0]
		return result;
    39e6:	e7e6      	b.n	39b6 <k_mem_slab_alloc+0x32>
    39e8:	20000964 	.word	0x20000964

000039ec <z_thread_monitor_exit>:
	__asm__ volatile(
    39ec:	f04f 0320 	mov.w	r3, #32
    39f0:	f3ef 8111 	mrs	r1, BASEPRI
    39f4:	f383 8812 	msr	BASEPRI_MAX, r3
    39f8:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    39fc:	4b0a      	ldr	r3, [pc, #40]	; (3a28 <z_thread_monitor_exit+0x3c>)
    39fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3a00:	4283      	cmp	r3, r0
    3a02:	d104      	bne.n	3a0e <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    3a04:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3a06:	4b08      	ldr	r3, [pc, #32]	; (3a28 <z_thread_monitor_exit+0x3c>)
    3a08:	629a      	str	r2, [r3, #40]	; 0x28
    3a0a:	e007      	b.n	3a1c <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    3a0c:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    3a0e:	b113      	cbz	r3, 3a16 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    3a10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    3a12:	4282      	cmp	r2, r0
    3a14:	d1fa      	bne.n	3a0c <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    3a16:	b10b      	cbz	r3, 3a1c <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    3a18:	6f02      	ldr	r2, [r0, #112]	; 0x70
    3a1a:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    3a1c:	f381 8811 	msr	BASEPRI, r1
    3a20:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    3a24:	4770      	bx	lr
    3a26:	bf00      	nop
    3a28:	20000964 	.word	0x20000964

00003a2c <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    3a2c:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3a2e:	ea53 0102 	orrs.w	r1, r3, r2
    3a32:	d102      	bne.n	3a3a <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    3a34:	f002 fd69 	bl	650a <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    3a38:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3a3a:	4902      	ldr	r1, [pc, #8]	; (3a44 <schedule_new_thread+0x18>)
    3a3c:	3018      	adds	r0, #24
    3a3e:	f000 fe2b 	bl	4698 <z_add_timeout>
    3a42:	e7f9      	b.n	3a38 <schedule_new_thread+0xc>
    3a44:	00006631 	.word	0x00006631

00003a48 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3a4c:	b085      	sub	sp, #20
    3a4e:	4604      	mov	r4, r0
    3a50:	460f      	mov	r7, r1
    3a52:	4615      	mov	r5, r2
    3a54:	461e      	mov	r6, r3
    3a56:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3a5a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3a5e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    3a62:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3a66:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    3a6a:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    3a6c:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    3a6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3a70:	2204      	movs	r2, #4
    3a72:	9911      	ldr	r1, [sp, #68]	; 0x44
    3a74:	f002 fd4d 	bl	6512 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    3a78:	462a      	mov	r2, r5
    3a7a:	4639      	mov	r1, r7
    3a7c:	4620      	mov	r0, r4
    3a7e:	f002 fd32 	bl	64e6 <setup_thread_stack>
    3a82:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3a84:	f8cd 8008 	str.w	r8, [sp, #8]
    3a88:	f8cd 9004 	str.w	r9, [sp, #4]
    3a8c:	f8cd a000 	str.w	sl, [sp]
    3a90:	4633      	mov	r3, r6
    3a92:	4602      	mov	r2, r0
    3a94:	4639      	mov	r1, r7
    3a96:	4620      	mov	r0, r4
    3a98:	f7fd fce0 	bl	145c <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    3a9c:	2300      	movs	r3, #0
    3a9e:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    3aa0:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    3aa2:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    3aa6:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    3aaa:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    3aae:	f04f 0320 	mov.w	r3, #32
    3ab2:	f3ef 8211 	mrs	r2, BASEPRI
    3ab6:	f383 8812 	msr	BASEPRI_MAX, r3
    3aba:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    3abe:	4b13      	ldr	r3, [pc, #76]	; (3b0c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x74>)
    3ac0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3ac2:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    3ac4:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    3ac6:	f382 8811 	msr	BASEPRI, r2
    3aca:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    3ace:	f1bb 0f00 	cmp.w	fp, #0
    3ad2:	d013      	beq.n	3afc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x64>
		strncpy(new_thread->name, name,
    3ad4:	221f      	movs	r2, #31
    3ad6:	4659      	mov	r1, fp
    3ad8:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3adc:	f001 fd4e 	bl	557c <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3ae0:	2300      	movs	r3, #0
    3ae2:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3ae6:	4b09      	ldr	r3, [pc, #36]	; (3b0c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x74>)
    3ae8:	689b      	ldr	r3, [r3, #8]
    3aea:	b15b      	cbz	r3, 3b04 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6c>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3aec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3af0:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3af4:	4628      	mov	r0, r5
    3af6:	b005      	add	sp, #20
    3af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3afc:	2300      	movs	r3, #0
    3afe:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3b02:	e7f0      	b.n	3ae6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4e>
		new_thread->resource_pool = NULL;
    3b04:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3b08:	e7f4      	b.n	3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>
    3b0a:	bf00      	nop
    3b0c:	20000964 	.word	0x20000964

00003b10 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3b10:	b530      	push	{r4, r5, lr}
    3b12:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    3b14:	4c21      	ldr	r4, [pc, #132]	; (3b9c <z_init_static_threads+0x8c>)
    3b16:	e014      	b.n	3b42 <z_init_static_threads+0x32>
		z_setup_new_thread(
    3b18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3b1a:	9305      	str	r3, [sp, #20]
    3b1c:	6a23      	ldr	r3, [r4, #32]
    3b1e:	9304      	str	r3, [sp, #16]
    3b20:	69e3      	ldr	r3, [r4, #28]
    3b22:	9303      	str	r3, [sp, #12]
    3b24:	69a3      	ldr	r3, [r4, #24]
    3b26:	9302      	str	r3, [sp, #8]
    3b28:	6963      	ldr	r3, [r4, #20]
    3b2a:	9301      	str	r3, [sp, #4]
    3b2c:	6923      	ldr	r3, [r4, #16]
    3b2e:	9300      	str	r3, [sp, #0]
    3b30:	68e3      	ldr	r3, [r4, #12]
    3b32:	68a2      	ldr	r2, [r4, #8]
    3b34:	6861      	ldr	r1, [r4, #4]
    3b36:	6820      	ldr	r0, [r4, #0]
    3b38:	f7ff ff86 	bl	3a48 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3b3c:	6823      	ldr	r3, [r4, #0]
    3b3e:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3b40:	3430      	adds	r4, #48	; 0x30
    3b42:	4b17      	ldr	r3, [pc, #92]	; (3ba0 <z_init_static_threads+0x90>)
    3b44:	429c      	cmp	r4, r3
    3b46:	d3e7      	bcc.n	3b18 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3b48:	f000 f9ea 	bl	3f20 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3b4c:	4c13      	ldr	r4, [pc, #76]	; (3b9c <z_init_static_threads+0x8c>)
    3b4e:	e000      	b.n	3b52 <z_init_static_threads+0x42>
    3b50:	3430      	adds	r4, #48	; 0x30
    3b52:	4b13      	ldr	r3, [pc, #76]	; (3ba0 <z_init_static_threads+0x90>)
    3b54:	429c      	cmp	r4, r3
    3b56:	d21c      	bcs.n	3b92 <z_init_static_threads+0x82>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3b58:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3b5a:	f1b0 3fff 	cmp.w	r0, #4294967295
    3b5e:	d0f7      	beq.n	3b50 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
    3b60:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    3b62:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3b66:	17c1      	asrs	r1, r0, #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3b68:	03c9      	lsls	r1, r1, #15
    3b6a:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    3b6e:	03c0      	lsls	r0, r0, #15
    3b70:	f240 33e7 	movw	r3, #999	; 0x3e7
    3b74:	18c0      	adds	r0, r0, r3
    3b76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3b7a:	f04f 0300 	mov.w	r3, #0
    3b7e:	f141 0100 	adc.w	r1, r1, #0
    3b82:	f7fc fae7 	bl	154 <__aeabi_uldivmod>
    3b86:	4602      	mov	r2, r0
    3b88:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    3b8a:	4628      	mov	r0, r5
    3b8c:	f7ff ff4e 	bl	3a2c <schedule_new_thread>
    3b90:	e7de      	b.n	3b50 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
    3b92:	f000 fbc7 	bl	4324 <k_sched_unlock>
}
    3b96:	b007      	add	sp, #28
    3b98:	bd30      	pop	{r4, r5, pc}
    3b9a:	bf00      	nop
    3b9c:	00006b58 	.word	0x00006b58
    3ba0:	00006b58 	.word	0x00006b58

00003ba4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3ba4:	b508      	push	{r3, lr}
    3ba6:	e001      	b.n	3bac <idle+0x8>
	arch_cpu_idle();
    3ba8:	f7fd fb88 	bl	12bc <arch_cpu_idle>
	__asm__ volatile(
    3bac:	f04f 0220 	mov.w	r2, #32
    3bb0:	f3ef 8311 	mrs	r3, BASEPRI
    3bb4:	f382 8812 	msr	BASEPRI_MAX, r2
    3bb8:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3bbc:	f002 fe0e 	bl	67dc <z_get_next_timeout_expiry>
    3bc0:	4b05      	ldr	r3, [pc, #20]	; (3bd8 <idle+0x34>)
    3bc2:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    3bc4:	4b05      	ldr	r3, [pc, #20]	; (3bdc <idle+0x38>)
    3bc6:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3bc8:	2b00      	cmp	r3, #0
    3bca:	d0ed      	beq.n	3ba8 <idle+0x4>
    3bcc:	f7fd f972 	bl	eb4 <pm_system_suspend>
    3bd0:	2800      	cmp	r0, #0
    3bd2:	d1eb      	bne.n	3bac <idle+0x8>
    3bd4:	e7e8      	b.n	3ba8 <idle+0x4>
    3bd6:	bf00      	nop
    3bd8:	20000964 	.word	0x20000964
    3bdc:	20000b7f 	.word	0x20000b7f

00003be0 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3be4:	b082      	sub	sp, #8
    3be6:	4604      	mov	r4, r0
    3be8:	461e      	mov	r6, r3
    3bea:	f04f 0320 	mov.w	r3, #32
    3bee:	f3ef 8511 	mrs	r5, BASEPRI
    3bf2:	f383 8812 	msr	BASEPRI_MAX, r3
    3bf6:	f3bf 8f6f 	isb	sy
    3bfa:	462b      	mov	r3, r5

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3bfc:	68c1      	ldr	r1, [r0, #12]
    3bfe:	b999      	cbnz	r1, 3c28 <z_impl_k_mutex_lock+0x48>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    3c00:	2900      	cmp	r1, #0
    3c02:	d151      	bne.n	3ca8 <z_impl_k_mutex_lock+0xc8>
    3c04:	4a36      	ldr	r2, [pc, #216]	; (3ce0 <z_impl_k_mutex_lock+0x100>)
    3c06:	6892      	ldr	r2, [r2, #8]
    3c08:	f992 200e 	ldrsb.w	r2, [r2, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    3c0c:	6122      	str	r2, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    3c0e:	3101      	adds	r1, #1
    3c10:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    3c12:	4a33      	ldr	r2, [pc, #204]	; (3ce0 <z_impl_k_mutex_lock+0x100>)
    3c14:	6892      	ldr	r2, [r2, #8]
    3c16:	60a2      	str	r2, [r4, #8]
	__asm__ volatile(
    3c18:	f383 8811 	msr	BASEPRI, r3
    3c1c:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    3c20:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    3c22:	b002      	add	sp, #8
    3c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3c28:	4617      	mov	r7, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3c2a:	6880      	ldr	r0, [r0, #8]
    3c2c:	4a2c      	ldr	r2, [pc, #176]	; (3ce0 <z_impl_k_mutex_lock+0x100>)
    3c2e:	6892      	ldr	r2, [r2, #8]
    3c30:	4290      	cmp	r0, r2
    3c32:	d0e5      	beq.n	3c00 <z_impl_k_mutex_lock+0x20>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    3c34:	ea56 0107 	orrs.w	r1, r6, r7
    3c38:	d038      	beq.n	3cac <z_impl_k_mutex_lock+0xcc>
					    mutex->owner->base.prio);
    3c3a:	f990 800e 	ldrsb.w	r8, [r0, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3c3e:	4641      	mov	r1, r8
    3c40:	f992 000e 	ldrsb.w	r0, [r2, #14]
    3c44:	f002 fc76 	bl	6534 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3c48:	4580      	cmp	r8, r0
    3c4a:	dc36      	bgt.n	3cba <z_impl_k_mutex_lock+0xda>
	bool resched = false;
    3c4c:	f04f 0800 	mov.w	r8, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    3c50:	9700      	str	r7, [sp, #0]
    3c52:	9601      	str	r6, [sp, #4]
    3c54:	4622      	mov	r2, r4
    3c56:	4629      	mov	r1, r5
    3c58:	4822      	ldr	r0, [pc, #136]	; (3ce4 <z_impl_k_mutex_lock+0x104>)
    3c5a:	f000 faaf 	bl	41bc <z_pend_curr>
	if (got_mutex == 0) {
    3c5e:	2800      	cmp	r0, #0
    3c60:	d0df      	beq.n	3c22 <z_impl_k_mutex_lock+0x42>
	__asm__ volatile(
    3c62:	f04f 0320 	mov.w	r3, #32
    3c66:	f3ef 8511 	mrs	r5, BASEPRI
    3c6a:	f383 8812 	msr	BASEPRI_MAX, r3
    3c6e:	f3bf 8f6f 	isb	sy
    3c72:	462e      	mov	r6, r5
	if (likely(mutex->owner != NULL)) {
    3c74:	68a3      	ldr	r3, [r4, #8]
    3c76:	b343      	cbz	r3, 3cca <z_impl_k_mutex_lock+0xea>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3c78:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3c7a:	429c      	cmp	r4, r3
    3c7c:	d023      	beq.n	3cc6 <z_impl_k_mutex_lock+0xe6>
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3c7e:	b313      	cbz	r3, 3cc6 <z_impl_k_mutex_lock+0xe6>
    3c80:	6921      	ldr	r1, [r4, #16]
    3c82:	f993 000e 	ldrsb.w	r0, [r3, #14]
    3c86:	f002 fc55 	bl	6534 <new_prio_for_inheritance>
    3c8a:	4601      	mov	r1, r0
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    3c8c:	4620      	mov	r0, r4
    3c8e:	f002 fc5c 	bl	654a <adjust_owner_prio>
    3c92:	b9e8      	cbnz	r0, 3cd0 <z_impl_k_mutex_lock+0xf0>
    3c94:	f1b8 0f00 	cmp.w	r8, #0
    3c98:	d11a      	bne.n	3cd0 <z_impl_k_mutex_lock+0xf0>
	__asm__ volatile(
    3c9a:	f386 8811 	msr	BASEPRI, r6
    3c9e:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    3ca2:	f06f 000a 	mvn.w	r0, #10
    3ca6:	e7bc      	b.n	3c22 <z_impl_k_mutex_lock+0x42>
					_current->base.prio :
    3ca8:	6922      	ldr	r2, [r4, #16]
    3caa:	e7af      	b.n	3c0c <z_impl_k_mutex_lock+0x2c>
    3cac:	f385 8811 	msr	BASEPRI, r5
    3cb0:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    3cb4:	f06f 000f 	mvn.w	r0, #15
    3cb8:	e7b3      	b.n	3c22 <z_impl_k_mutex_lock+0x42>
		resched = adjust_owner_prio(mutex, new_prio);
    3cba:	4601      	mov	r1, r0
    3cbc:	4620      	mov	r0, r4
    3cbe:	f002 fc44 	bl	654a <adjust_owner_prio>
    3cc2:	4680      	mov	r8, r0
    3cc4:	e7c4      	b.n	3c50 <z_impl_k_mutex_lock+0x70>
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3cc6:	6921      	ldr	r1, [r4, #16]
    3cc8:	e7e0      	b.n	3c8c <z_impl_k_mutex_lock+0xac>
	if (resched) {
    3cca:	f1b8 0f00 	cmp.w	r8, #0
    3cce:	d0e4      	beq.n	3c9a <z_impl_k_mutex_lock+0xba>
		z_reschedule(&lock, key);
    3cd0:	4629      	mov	r1, r5
    3cd2:	4804      	ldr	r0, [pc, #16]	; (3ce4 <z_impl_k_mutex_lock+0x104>)
    3cd4:	f000 f90e 	bl	3ef4 <z_reschedule>
	return -EAGAIN;
    3cd8:	f06f 000a 	mvn.w	r0, #10
    3cdc:	e7a1      	b.n	3c22 <z_impl_k_mutex_lock+0x42>
    3cde:	bf00      	nop
    3ce0:	20000964 	.word	0x20000964
    3ce4:	20000990 	.word	0x20000990

00003ce8 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3ce8:	6883      	ldr	r3, [r0, #8]
    3cea:	b38b      	cbz	r3, 3d50 <z_impl_k_mutex_unlock+0x68>
{
    3cec:	b570      	push	{r4, r5, r6, lr}
    3cee:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    3cf0:	4a1a      	ldr	r2, [pc, #104]	; (3d5c <z_impl_k_mutex_unlock+0x74>)
    3cf2:	6892      	ldr	r2, [r2, #8]
    3cf4:	4293      	cmp	r3, r2
    3cf6:	d12e      	bne.n	3d56 <z_impl_k_mutex_unlock+0x6e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    3cf8:	68c3      	ldr	r3, [r0, #12]
    3cfa:	2b01      	cmp	r3, #1
    3cfc:	d903      	bls.n	3d06 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    3cfe:	3b01      	subs	r3, #1
    3d00:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    3d02:	2000      	movs	r0, #0
}
    3d04:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
    3d06:	f04f 0320 	mov.w	r3, #32
    3d0a:	f3ef 8511 	mrs	r5, BASEPRI
    3d0e:	f383 8812 	msr	BASEPRI_MAX, r3
    3d12:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    3d16:	6901      	ldr	r1, [r0, #16]
    3d18:	f002 fc17 	bl	654a <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    3d1c:	4620      	mov	r0, r4
    3d1e:	f002 fd02 	bl	6726 <z_unpend_first_thread>
	mutex->owner = new_owner;
    3d22:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    3d24:	b168      	cbz	r0, 3d42 <z_impl_k_mutex_unlock+0x5a>
		mutex->owner_orig_prio = new_owner->base.prio;
    3d26:	f990 300e 	ldrsb.w	r3, [r0, #14]
    3d2a:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3d2c:	2400      	movs	r4, #0
    3d2e:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    3d32:	f002 fc61 	bl	65f8 <z_ready_thread>
		z_reschedule(&lock, key);
    3d36:	4629      	mov	r1, r5
    3d38:	4809      	ldr	r0, [pc, #36]	; (3d60 <z_impl_k_mutex_unlock+0x78>)
    3d3a:	f000 f8db 	bl	3ef4 <z_reschedule>
	return 0;
    3d3e:	4620      	mov	r0, r4
    3d40:	e7e0      	b.n	3d04 <z_impl_k_mutex_unlock+0x1c>
		mutex->lock_count = 0U;
    3d42:	2000      	movs	r0, #0
    3d44:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    3d46:	f385 8811 	msr	BASEPRI, r5
    3d4a:	f3bf 8f6f 	isb	sy
    3d4e:	e7d9      	b.n	3d04 <z_impl_k_mutex_unlock+0x1c>
		return -EINVAL;
    3d50:	f06f 0015 	mvn.w	r0, #21
}
    3d54:	4770      	bx	lr
		return -EPERM;
    3d56:	f04f 30ff 	mov.w	r0, #4294967295
    3d5a:	e7d3      	b.n	3d04 <z_impl_k_mutex_unlock+0x1c>
    3d5c:	20000964 	.word	0x20000964
    3d60:	20000990 	.word	0x20000990

00003d64 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3d64:	b538      	push	{r3, r4, r5, lr}
    3d66:	4604      	mov	r4, r0
	__asm__ volatile(
    3d68:	f04f 0320 	mov.w	r3, #32
    3d6c:	f3ef 8511 	mrs	r5, BASEPRI
    3d70:	f383 8812 	msr	BASEPRI_MAX, r3
    3d74:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3d78:	f002 fcd5 	bl	6726 <z_unpend_first_thread>

	if (thread != NULL) {
    3d7c:	b148      	cbz	r0, 3d92 <z_impl_k_sem_give+0x2e>
    3d7e:	2200      	movs	r2, #0
    3d80:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3d84:	f002 fc38 	bl	65f8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3d88:	4629      	mov	r1, r5
    3d8a:	4807      	ldr	r0, [pc, #28]	; (3da8 <z_impl_k_sem_give+0x44>)
    3d8c:	f000 f8b2 	bl	3ef4 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3d90:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3d92:	68a3      	ldr	r3, [r4, #8]
    3d94:	68e2      	ldr	r2, [r4, #12]
    3d96:	4293      	cmp	r3, r2
    3d98:	d003      	beq.n	3da2 <z_impl_k_sem_give+0x3e>
    3d9a:	2201      	movs	r2, #1
    3d9c:	4413      	add	r3, r2
    3d9e:	60a3      	str	r3, [r4, #8]
}
    3da0:	e7f2      	b.n	3d88 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3da2:	2200      	movs	r2, #0
    3da4:	e7fa      	b.n	3d9c <z_impl_k_sem_give+0x38>
    3da6:	bf00      	nop
    3da8:	20000990 	.word	0x20000990

00003dac <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3dac:	b510      	push	{r4, lr}
    3dae:	b082      	sub	sp, #8
    3db0:	f04f 0420 	mov.w	r4, #32
    3db4:	f3ef 8111 	mrs	r1, BASEPRI
    3db8:	f384 8812 	msr	BASEPRI_MAX, r4
    3dbc:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3dc0:	6884      	ldr	r4, [r0, #8]
    3dc2:	b144      	cbz	r4, 3dd6 <z_impl_k_sem_take+0x2a>
		sem->count--;
    3dc4:	3c01      	subs	r4, #1
    3dc6:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3dc8:	f381 8811 	msr	BASEPRI, r1
    3dcc:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3dd0:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3dd2:	b002      	add	sp, #8
    3dd4:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3dd6:	ea53 0402 	orrs.w	r4, r3, r2
    3dda:	d006      	beq.n	3dea <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3ddc:	9200      	str	r2, [sp, #0]
    3dde:	9301      	str	r3, [sp, #4]
    3de0:	4602      	mov	r2, r0
    3de2:	4805      	ldr	r0, [pc, #20]	; (3df8 <z_impl_k_sem_take+0x4c>)
    3de4:	f000 f9ea 	bl	41bc <z_pend_curr>
	return ret;
    3de8:	e7f3      	b.n	3dd2 <z_impl_k_sem_take+0x26>
    3dea:	f381 8811 	msr	BASEPRI, r1
    3dee:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3df2:	f06f 000f 	mvn.w	r0, #15
    3df6:	e7ec      	b.n	3dd2 <z_impl_k_sem_take+0x26>
    3df8:	20000990 	.word	0x20000990

00003dfc <sliceable>:


static inline int is_preempt(struct k_thread *thread)
{
	/* explanation in kernel_struct.h */
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3dfc:	89c3      	ldrh	r3, [r0, #14]
static inline bool sliceable(struct k_thread *thread)
{
	bool ret = is_preempt(thread)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_idle_thread_object(thread);
    3dfe:	2b7f      	cmp	r3, #127	; 0x7f
    3e00:	d80e      	bhi.n	3e20 <sliceable+0x24>
	uint8_t state = thread->base.thread_state;
    3e02:	7b43      	ldrb	r3, [r0, #13]
		&& !z_is_thread_prevented_from_running(thread)
    3e04:	f013 0f1f 	tst.w	r3, #31
    3e08:	d10c      	bne.n	3e24 <sliceable+0x28>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3e0a:	f990 200e 	ldrsb.w	r2, [r0, #14]
    3e0e:	4b08      	ldr	r3, [pc, #32]	; (3e30 <sliceable+0x34>)
    3e10:	681b      	ldr	r3, [r3, #0]
    3e12:	429a      	cmp	r2, r3
    3e14:	db08      	blt.n	3e28 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    3e16:	4b07      	ldr	r3, [pc, #28]	; (3e34 <sliceable+0x38>)
    3e18:	4298      	cmp	r0, r3
    3e1a:	d007      	beq.n	3e2c <sliceable+0x30>
    3e1c:	2001      	movs	r0, #1
    3e1e:	4770      	bx	lr
    3e20:	2000      	movs	r0, #0
    3e22:	4770      	bx	lr
    3e24:	2000      	movs	r0, #0
    3e26:	4770      	bx	lr
    3e28:	2000      	movs	r0, #0
    3e2a:	4770      	bx	lr
    3e2c:	2000      	movs	r0, #0
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    3e2e:	4770      	bx	lr
    3e30:	20000994 	.word	0x20000994
    3e34:	200001b0 	.word	0x200001b0

00003e38 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3e38:	f1b3 3fff 	cmp.w	r3, #4294967295
    3e3c:	bf08      	it	eq
    3e3e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    3e42:	d100      	bne.n	3e46 <add_thread_timeout+0xe>
    3e44:	4770      	bx	lr
{
    3e46:	b508      	push	{r3, lr}
    3e48:	4902      	ldr	r1, [pc, #8]	; (3e54 <add_thread_timeout+0x1c>)
    3e4a:	3018      	adds	r0, #24
    3e4c:	f000 fc24 	bl	4698 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    3e50:	bd08      	pop	{r3, pc}
    3e52:	bf00      	nop
    3e54:	00006631 	.word	0x00006631

00003e58 <z_reset_time_slice>:
{
    3e58:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    3e5a:	4b07      	ldr	r3, [pc, #28]	; (3e78 <z_reset_time_slice+0x20>)
    3e5c:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    3e5e:	b904      	cbnz	r4, 3e62 <z_reset_time_slice+0xa>
}
    3e60:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    3e62:	f7fe fce9 	bl	2838 <sys_clock_elapsed>
    3e66:	4404      	add	r4, r0
    3e68:	4b04      	ldr	r3, [pc, #16]	; (3e7c <z_reset_time_slice+0x24>)
    3e6a:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    3e6c:	2100      	movs	r1, #0
    3e6e:	4b02      	ldr	r3, [pc, #8]	; (3e78 <z_reset_time_slice+0x20>)
    3e70:	6818      	ldr	r0, [r3, #0]
    3e72:	f002 fcca 	bl	680a <z_set_timeout_expiry>
}
    3e76:	e7f3      	b.n	3e60 <z_reset_time_slice+0x8>
    3e78:	20000998 	.word	0x20000998
    3e7c:	20000964 	.word	0x20000964

00003e80 <k_sched_time_slice_set>:
{
    3e80:	b570      	push	{r4, r5, r6, lr}
    3e82:	4604      	mov	r4, r0
    3e84:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
    3e86:	2300      	movs	r3, #0
	__asm__ volatile(
    3e88:	f04f 0220 	mov.w	r2, #32
    3e8c:	f3ef 8511 	mrs	r5, BASEPRI
    3e90:	f382 8812 	msr	BASEPRI_MAX, r2
    3e94:	f3bf 8f6f 	isb	sy
	z_spin_lock_set_owner(l);
#if defined(CONFIG_SPIN_LOCK_TIME_LIMIT) && (CONFIG_SPIN_LOCK_TIME_LIMIT != 0)
	l->lock_time = sys_clock_cycle_get_32();
#endif /* CONFIG_SPIN_LOCK_TIME_LIMIT */
#endif/* CONFIG_SPIN_VALIDATE */
	return k;
    3e98:	e00e      	b.n	3eb8 <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
    3e9a:	2802      	cmp	r0, #2
    3e9c:	bfb8      	it	lt
    3e9e:	2002      	movlt	r0, #2
    3ea0:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    3ea2:	4b11      	ldr	r3, [pc, #68]	; (3ee8 <k_sched_time_slice_set+0x68>)
    3ea4:	601e      	str	r6, [r3, #0]
		z_reset_time_slice(_current);
    3ea6:	4b11      	ldr	r3, [pc, #68]	; (3eec <k_sched_time_slice_set+0x6c>)
    3ea8:	6898      	ldr	r0, [r3, #8]
    3eaa:	f7ff ffd5 	bl	3e58 <z_reset_time_slice>
	__asm__ volatile(
    3eae:	f385 8811 	msr	BASEPRI, r5
    3eb2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    3eb6:	2301      	movs	r3, #1
    3eb8:	b9a3      	cbnz	r3, 3ee4 <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
    3eba:	4b0c      	ldr	r3, [pc, #48]	; (3eec <k_sched_time_slice_set+0x6c>)
    3ebc:	2200      	movs	r2, #0
    3ebe:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    3ec0:	0c61      	lsrs	r1, r4, #17
    3ec2:	03e0      	lsls	r0, r4, #15
    3ec4:	f240 33e7 	movw	r3, #999	; 0x3e7
    3ec8:	18c0      	adds	r0, r0, r3
    3eca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3ece:	f04f 0300 	mov.w	r3, #0
    3ed2:	f141 0100 	adc.w	r1, r1, #0
    3ed6:	f7fc f93d 	bl	154 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    3eda:	4b05      	ldr	r3, [pc, #20]	; (3ef0 <k_sched_time_slice_set+0x70>)
    3edc:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3ede:	2c00      	cmp	r4, #0
    3ee0:	dcdb      	bgt.n	3e9a <k_sched_time_slice_set+0x1a>
    3ee2:	e7de      	b.n	3ea2 <k_sched_time_slice_set+0x22>
}
    3ee4:	bd70      	pop	{r4, r5, r6, pc}
    3ee6:	bf00      	nop
    3ee8:	20000994 	.word	0x20000994
    3eec:	20000964 	.word	0x20000964
    3ef0:	20000998 	.word	0x20000998

00003ef4 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    3ef4:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    3ef6:	460b      	mov	r3, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3ef8:	b959      	cbnz	r1, 3f12 <z_reschedule+0x1e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3efa:	f3ef 8205 	mrs	r2, IPSR
    3efe:	b942      	cbnz	r2, 3f12 <z_reschedule+0x1e>
	new_thread = _kernel.ready_q.cache;
    3f00:	4a06      	ldr	r2, [pc, #24]	; (3f1c <z_reschedule+0x28>)
    3f02:	69d0      	ldr	r0, [r2, #28]
	return new_thread != _current;
    3f04:	6892      	ldr	r2, [r2, #8]
	if (resched(key.key) && need_swap()) {
    3f06:	4290      	cmp	r0, r2
    3f08:	d003      	beq.n	3f12 <z_reschedule+0x1e>
	ret = arch_swap(key);
    3f0a:	4608      	mov	r0, r1
    3f0c:	f7fd fa4c 	bl	13a8 <arch_swap>
		z_swap(lock, key);
    3f10:	e003      	b.n	3f1a <z_reschedule+0x26>
    3f12:	f383 8811 	msr	BASEPRI, r3
    3f16:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
    3f1a:	bd08      	pop	{r3, pc}
    3f1c:	20000964 	.word	0x20000964

00003f20 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    3f20:	2300      	movs	r3, #0
	__asm__ volatile(
    3f22:	f04f 0220 	mov.w	r2, #32
    3f26:	f3ef 8111 	mrs	r1, BASEPRI
    3f2a:	f382 8812 	msr	BASEPRI_MAX, r2
    3f2e:	f3bf 8f6f 	isb	sy
    3f32:	e009      	b.n	3f48 <k_sched_lock+0x28>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3f34:	4b06      	ldr	r3, [pc, #24]	; (3f50 <k_sched_lock+0x30>)
    3f36:	689a      	ldr	r2, [r3, #8]
    3f38:	7bd3      	ldrb	r3, [r2, #15]
    3f3a:	3b01      	subs	r3, #1
    3f3c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3f3e:	f381 8811 	msr	BASEPRI, r1
    3f42:	f3bf 8f6f 	isb	sy
    3f46:	2301      	movs	r3, #1
    3f48:	2b00      	cmp	r3, #0
    3f4a:	d0f3      	beq.n	3f34 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3f4c:	4770      	bx	lr
    3f4e:	bf00      	nop
    3f50:	20000964 	.word	0x20000964

00003f54 <update_cache>:
{
    3f54:	b538      	push	{r3, r4, r5, lr}
    3f56:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    3f58:	4810      	ldr	r0, [pc, #64]	; (3f9c <update_cache+0x48>)
    3f5a:	f002 fb46 	bl	65ea <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3f5e:	4605      	mov	r5, r0
    3f60:	b170      	cbz	r0, 3f80 <update_cache+0x2c>
	if (preempt_ok != 0) {
    3f62:	b984      	cbnz	r4, 3f86 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    3f64:	4b0e      	ldr	r3, [pc, #56]	; (3fa0 <update_cache+0x4c>)
    3f66:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3f68:	7b5a      	ldrb	r2, [r3, #13]
    3f6a:	f012 0f1f 	tst.w	r2, #31
    3f6e:	d10a      	bne.n	3f86 <update_cache+0x32>
	return node->next != NULL;
    3f70:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3f72:	b942      	cbnz	r2, 3f86 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3f74:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    3f76:	2a7f      	cmp	r2, #127	; 0x7f
    3f78:	d905      	bls.n	3f86 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    3f7a:	4a09      	ldr	r2, [pc, #36]	; (3fa0 <update_cache+0x4c>)
    3f7c:	61d3      	str	r3, [r2, #28]
    3f7e:	e00b      	b.n	3f98 <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3f80:	4b07      	ldr	r3, [pc, #28]	; (3fa0 <update_cache+0x4c>)
    3f82:	68dd      	ldr	r5, [r3, #12]
    3f84:	e7ed      	b.n	3f62 <update_cache+0xe>
		if (thread != _current) {
    3f86:	4b06      	ldr	r3, [pc, #24]	; (3fa0 <update_cache+0x4c>)
    3f88:	689b      	ldr	r3, [r3, #8]
    3f8a:	42ab      	cmp	r3, r5
    3f8c:	d002      	beq.n	3f94 <update_cache+0x40>
			z_reset_time_slice(thread);
    3f8e:	4628      	mov	r0, r5
    3f90:	f7ff ff62 	bl	3e58 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3f94:	4b02      	ldr	r3, [pc, #8]	; (3fa0 <update_cache+0x4c>)
    3f96:	61dd      	str	r5, [r3, #28]
}
    3f98:	bd38      	pop	{r3, r4, r5, pc}
    3f9a:	bf00      	nop
    3f9c:	20000984 	.word	0x20000984
    3fa0:	20000964 	.word	0x20000964

00003fa4 <move_thread_to_end_of_prio_q>:
{
    3fa4:	b538      	push	{r3, r4, r5, lr}
    3fa6:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    3fa8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3faa:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3fae:	2b00      	cmp	r3, #0
    3fb0:	db0a      	blt.n	3fc8 <move_thread_to_end_of_prio_q+0x24>
	thread->base.thread_state |= _THREAD_QUEUED;
    3fb2:	7b6b      	ldrb	r3, [r5, #13]
    3fb4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3fb8:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    3fba:	4b1b      	ldr	r3, [pc, #108]	; (4028 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x28>)
    3fbc:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3fc0:	429c      	cmp	r4, r3
    3fc2:	d110      	bne.n	3fe6 <move_thread_to_end_of_prio_q+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3fc4:	2400      	movs	r4, #0
    3fc6:	e00e      	b.n	3fe6 <move_thread_to_end_of_prio_q+0x42>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3fc8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3fcc:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3fce:	4601      	mov	r1, r0
    3fd0:	4816      	ldr	r0, [pc, #88]	; (402c <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x2c>)
    3fd2:	f002 faf4 	bl	65be <z_priq_dumb_remove>
}
    3fd6:	e7ec      	b.n	3fb2 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3fd8:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    3fda:	606b      	str	r3, [r5, #4]
	node->next = successor;
    3fdc:	602c      	str	r4, [r5, #0]
	prev->next = node;
    3fde:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    3fe0:	6065      	str	r5, [r4, #4]
}
    3fe2:	e017      	b.n	4014 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x14>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3fe4:	2400      	movs	r4, #0
    3fe6:	b16c      	cbz	r4, 4004 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x4>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3fe8:	4621      	mov	r1, r4
    3fea:	4628      	mov	r0, r5
    3fec:	f002 fac3 	bl	6576 <z_sched_prio_cmp>
    3ff0:	2800      	cmp	r0, #0
    3ff2:	dcf1      	bgt.n	3fd8 <move_thread_to_end_of_prio_q+0x34>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3ff4:	2c00      	cmp	r4, #0
    3ff6:	d0f6      	beq.n	3fe6 <move_thread_to_end_of_prio_q+0x42>
	return (node == list->tail) ? NULL : node->next;
    3ff8:	4b0b      	ldr	r3, [pc, #44]	; (4028 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x28>)
    3ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3ffc:	429c      	cmp	r4, r3
    3ffe:	d0f1      	beq.n	3fe4 <move_thread_to_end_of_prio_q+0x40>
    4000:	6824      	ldr	r4, [r4, #0]
    4002:	e7f0      	b.n	3fe6 <move_thread_to_end_of_prio_q+0x42>
	sys_dnode_t *const tail = list->tail;
    4004:	4b08      	ldr	r3, [pc, #32]	; (4028 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x28>)
    4006:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4008:	f103 0120 	add.w	r1, r3, #32
    400c:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    400e:	606a      	str	r2, [r5, #4]
	tail->next = node;
    4010:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4012:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    4014:	4b04      	ldr	r3, [pc, #16]	; (4028 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x28>)
    4016:	6898      	ldr	r0, [r3, #8]
    4018:	42a8      	cmp	r0, r5
    401a:	bf14      	ite	ne
    401c:	2000      	movne	r0, #0
    401e:	2001      	moveq	r0, #1
    4020:	f7ff ff98 	bl	3f54 <update_cache>
}
    4024:	bd38      	pop	{r3, r4, r5, pc}
    4026:	bf00      	nop
    4028:	20000964 	.word	0x20000964
    402c:	20000984 	.word	0x20000984

00004030 <slice_expired_locked>:
{
    4030:	b538      	push	{r3, r4, r5, lr}
    4032:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    4034:	4b07      	ldr	r3, [pc, #28]	; (4054 <slice_expired_locked+0x24>)
    4036:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    4038:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    403a:	f013 0f1f 	tst.w	r3, #31
    403e:	d004      	beq.n	404a <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    4040:	4628      	mov	r0, r5
    4042:	f7ff ff09 	bl	3e58 <z_reset_time_slice>
}
    4046:	4620      	mov	r0, r4
    4048:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    404a:	4628      	mov	r0, r5
    404c:	f7ff ffaa 	bl	3fa4 <move_thread_to_end_of_prio_q>
    4050:	e7f6      	b.n	4040 <slice_expired_locked+0x10>
    4052:	bf00      	nop
    4054:	20000964 	.word	0x20000964

00004058 <z_time_slice>:
{
    4058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    405a:	4605      	mov	r5, r0
	__asm__ volatile(
    405c:	f04f 0320 	mov.w	r3, #32
    4060:	f3ef 8611 	mrs	r6, BASEPRI
    4064:	f383 8812 	msr	BASEPRI_MAX, r3
    4068:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    406c:	4b15      	ldr	r3, [pc, #84]	; (40c4 <z_time_slice+0x6c>)
    406e:	6898      	ldr	r0, [r3, #8]
    4070:	4b15      	ldr	r3, [pc, #84]	; (40c8 <z_time_slice+0x70>)
    4072:	681b      	ldr	r3, [r3, #0]
    4074:	4298      	cmp	r0, r3
    4076:	d011      	beq.n	409c <z_time_slice+0x44>
    4078:	4634      	mov	r4, r6
	pending_current = NULL;
    407a:	4b13      	ldr	r3, [pc, #76]	; (40c8 <z_time_slice+0x70>)
    407c:	2200      	movs	r2, #0
    407e:	601a      	str	r2, [r3, #0]
	int ret = slice_ticks;
    4080:	4b12      	ldr	r3, [pc, #72]	; (40cc <z_time_slice+0x74>)
    4082:	681b      	ldr	r3, [r3, #0]
	if (slice_time(_current) && sliceable(_current)) {
    4084:	b1b3      	cbz	r3, 40b4 <z_time_slice+0x5c>
    4086:	f7ff feb9 	bl	3dfc <sliceable>
    408a:	b198      	cbz	r0, 40b4 <z_time_slice+0x5c>
		if (ticks >= _current_cpu->slice_ticks) {
    408c:	4b0d      	ldr	r3, [pc, #52]	; (40c4 <z_time_slice+0x6c>)
    408e:	691b      	ldr	r3, [r3, #16]
    4090:	42ab      	cmp	r3, r5
    4092:	dd0a      	ble.n	40aa <z_time_slice+0x52>
			_current_cpu->slice_ticks -= ticks;
    4094:	1b5b      	subs	r3, r3, r5
    4096:	4a0b      	ldr	r2, [pc, #44]	; (40c4 <z_time_slice+0x6c>)
    4098:	6113      	str	r3, [r2, #16]
    409a:	e00e      	b.n	40ba <z_time_slice+0x62>
		z_reset_time_slice(_current);
    409c:	f7ff fedc 	bl	3e58 <z_reset_time_slice>
	__asm__ volatile(
    40a0:	f386 8811 	msr	BASEPRI, r6
    40a4:	f3bf 8f6f 	isb	sy
		return;
    40a8:	e00b      	b.n	40c2 <z_time_slice+0x6a>
			key = slice_expired_locked(key);
    40aa:	4630      	mov	r0, r6
    40ac:	f7ff ffc0 	bl	4030 <slice_expired_locked>
    40b0:	4604      	mov	r4, r0
    40b2:	e002      	b.n	40ba <z_time_slice+0x62>
		_current_cpu->slice_ticks = 0;
    40b4:	4b03      	ldr	r3, [pc, #12]	; (40c4 <z_time_slice+0x6c>)
    40b6:	2200      	movs	r2, #0
    40b8:	611a      	str	r2, [r3, #16]
    40ba:	f384 8811 	msr	BASEPRI, r4
    40be:	f3bf 8f6f 	isb	sy
}
    40c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40c4:	20000964 	.word	0x20000964
    40c8:	20000990 	.word	0x20000990
    40cc:	20000998 	.word	0x20000998

000040d0 <ready_thread>:
	return (thread->base.thread_state & state) != 0U;
    40d0:	7b42      	ldrb	r2, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    40d2:	f990 300d 	ldrsb.w	r3, [r0, #13]
    40d6:	2b00      	cmp	r3, #0
    40d8:	db33      	blt.n	4142 <ready_thread+0x72>
{
    40da:	b570      	push	{r4, r5, r6, lr}
    40dc:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    40de:	f012 0f1f 	tst.w	r2, #31
    40e2:	d101      	bne.n	40e8 <ready_thread+0x18>
	return node->next != NULL;
    40e4:	6986      	ldr	r6, [r0, #24]
    40e6:	b106      	cbz	r6, 40ea <ready_thread+0x1a>
}
    40e8:	bd70      	pop	{r4, r5, r6, pc}
	thread->base.thread_state |= _THREAD_QUEUED;
    40ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
    40ee:	7342      	strb	r2, [r0, #13]
	return list->head == list;
    40f0:	4b14      	ldr	r3, [pc, #80]	; (4144 <ready_thread+0x74>)
    40f2:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    40f6:	429d      	cmp	r5, r3
    40f8:	d108      	bne.n	410c <ready_thread+0x3c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    40fa:	4635      	mov	r5, r6
    40fc:	e006      	b.n	410c <ready_thread+0x3c>
	sys_dnode_t *const prev = successor->prev;
    40fe:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    4100:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4102:	6025      	str	r5, [r4, #0]
	prev->next = node;
    4104:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4106:	606c      	str	r4, [r5, #4]
}
    4108:	e017      	b.n	413a <ready_thread+0x6a>
    410a:	4635      	mov	r5, r6
    410c:	b16d      	cbz	r5, 412a <ready_thread+0x5a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    410e:	4629      	mov	r1, r5
    4110:	4620      	mov	r0, r4
    4112:	f002 fa30 	bl	6576 <z_sched_prio_cmp>
    4116:	2800      	cmp	r0, #0
    4118:	dcf1      	bgt.n	40fe <ready_thread+0x2e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    411a:	2d00      	cmp	r5, #0
    411c:	d0f6      	beq.n	410c <ready_thread+0x3c>
	return (node == list->tail) ? NULL : node->next;
    411e:	4b09      	ldr	r3, [pc, #36]	; (4144 <ready_thread+0x74>)
    4120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4122:	429d      	cmp	r5, r3
    4124:	d0f1      	beq.n	410a <ready_thread+0x3a>
    4126:	682d      	ldr	r5, [r5, #0]
    4128:	e7f0      	b.n	410c <ready_thread+0x3c>
	sys_dnode_t *const tail = list->tail;
    412a:	4b06      	ldr	r3, [pc, #24]	; (4144 <ready_thread+0x74>)
    412c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    412e:	f103 0120 	add.w	r1, r3, #32
    4132:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    4134:	6062      	str	r2, [r4, #4]
	tail->next = node;
    4136:	6014      	str	r4, [r2, #0]
	list->tail = node;
    4138:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    413a:	2000      	movs	r0, #0
    413c:	f7ff ff0a 	bl	3f54 <update_cache>
}
    4140:	e7d2      	b.n	40e8 <ready_thread+0x18>
    4142:	4770      	bx	lr
    4144:	20000964 	.word	0x20000964

00004148 <z_sched_start>:
{
    4148:	b510      	push	{r4, lr}
	__asm__ volatile(
    414a:	f04f 0320 	mov.w	r3, #32
    414e:	f3ef 8411 	mrs	r4, BASEPRI
    4152:	f383 8812 	msr	BASEPRI_MAX, r3
    4156:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    415a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    415c:	f013 0f04 	tst.w	r3, #4
    4160:	d104      	bne.n	416c <z_sched_start+0x24>
	__asm__ volatile(
    4162:	f384 8811 	msr	BASEPRI, r4
    4166:	f3bf 8f6f 	isb	sy
}
    416a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    416c:	f023 0304 	bic.w	r3, r3, #4
    4170:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    4172:	f7ff ffad 	bl	40d0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4176:	4621      	mov	r1, r4
    4178:	4801      	ldr	r0, [pc, #4]	; (4180 <z_sched_start+0x38>)
    417a:	f7ff febb 	bl	3ef4 <z_reschedule>
    417e:	e7f4      	b.n	416a <z_sched_start+0x22>
    4180:	2000099c 	.word	0x2000099c

00004184 <unready_thread>:
{
    4184:	b510      	push	{r4, lr}
    4186:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    4188:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    418a:	f990 300d 	ldrsb.w	r3, [r0, #13]
    418e:	2b00      	cmp	r3, #0
    4190:	db08      	blt.n	41a4 <unready_thread+0x20>
	update_cache(thread == _current);
    4192:	4b08      	ldr	r3, [pc, #32]	; (41b4 <unready_thread+0x30>)
    4194:	6898      	ldr	r0, [r3, #8]
    4196:	42a0      	cmp	r0, r4
    4198:	bf14      	ite	ne
    419a:	2000      	movne	r0, #0
    419c:	2001      	moveq	r0, #1
    419e:	f7ff fed9 	bl	3f54 <update_cache>
}
    41a2:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    41a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    41a8:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    41aa:	4601      	mov	r1, r0
    41ac:	4802      	ldr	r0, [pc, #8]	; (41b8 <unready_thread+0x34>)
    41ae:	f002 fa06 	bl	65be <z_priq_dumb_remove>
}
    41b2:	e7ee      	b.n	4192 <unready_thread+0xe>
    41b4:	20000964 	.word	0x20000964
    41b8:	20000984 	.word	0x20000984

000041bc <z_pend_curr>:
{
    41bc:	b510      	push	{r4, lr}
    41be:	460c      	mov	r4, r1
    41c0:	4611      	mov	r1, r2
	pending_current = _current;
    41c2:	480a      	ldr	r0, [pc, #40]	; (41ec <z_pend_curr+0x30>)
    41c4:	6882      	ldr	r2, [r0, #8]
    41c6:	4b0a      	ldr	r3, [pc, #40]	; (41f0 <z_pend_curr+0x34>)
    41c8:	601a      	str	r2, [r3, #0]
	__asm__ volatile(
    41ca:	f04f 0220 	mov.w	r2, #32
    41ce:	f3ef 8311 	mrs	r3, BASEPRI
    41d2:	f382 8812 	msr	BASEPRI_MAX, r2
    41d6:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    41da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    41de:	6880      	ldr	r0, [r0, #8]
    41e0:	f002 fa95 	bl	670e <pend_locked>
    41e4:	4620      	mov	r0, r4
    41e6:	f7fd f8df 	bl	13a8 <arch_swap>
}
    41ea:	bd10      	pop	{r4, pc}
    41ec:	20000964 	.word	0x20000964
    41f0:	20000990 	.word	0x20000990

000041f4 <z_set_prio>:
{
    41f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    41f8:	4605      	mov	r5, r0
    41fa:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    41fc:	2300      	movs	r3, #0
    41fe:	f04f 0220 	mov.w	r2, #32
    4202:	f3ef 8611 	mrs	r6, BASEPRI
    4206:	f382 8812 	msr	BASEPRI_MAX, r2
    420a:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    420e:	4618      	mov	r0, r3
    4210:	e029      	b.n	4266 <z_set_prio+0x72>
	sys_dnode_t *const prev = successor->prev;
    4212:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4214:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4216:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4218:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    421a:	6065      	str	r5, [r4, #4]
}
    421c:	e017      	b.n	424e <z_set_prio+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    421e:	4644      	mov	r4, r8
    4220:	b16c      	cbz	r4, 423e <z_set_prio+0x4a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4222:	4621      	mov	r1, r4
    4224:	4628      	mov	r0, r5
    4226:	f002 f9a6 	bl	6576 <z_sched_prio_cmp>
    422a:	2800      	cmp	r0, #0
    422c:	dcf1      	bgt.n	4212 <z_set_prio+0x1e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    422e:	2c00      	cmp	r4, #0
    4230:	d0f6      	beq.n	4220 <z_set_prio+0x2c>
	return (node == list->tail) ? NULL : node->next;
    4232:	4b1d      	ldr	r3, [pc, #116]	; (42a8 <z_set_prio+0xb4>)
    4234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4236:	429c      	cmp	r4, r3
    4238:	d0f1      	beq.n	421e <z_set_prio+0x2a>
    423a:	6824      	ldr	r4, [r4, #0]
    423c:	e7f0      	b.n	4220 <z_set_prio+0x2c>
	sys_dnode_t *const tail = list->tail;
    423e:	4b1a      	ldr	r3, [pc, #104]	; (42a8 <z_set_prio+0xb4>)
    4240:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4242:	f103 0120 	add.w	r1, r3, #32
    4246:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4248:	606a      	str	r2, [r5, #4]
	tail->next = node;
    424a:	6015      	str	r5, [r2, #0]
	list->tail = node;
    424c:	625d      	str	r5, [r3, #36]	; 0x24
			update_cache(1);
    424e:	2001      	movs	r0, #1
    4250:	f7ff fe80 	bl	3f54 <update_cache>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4254:	2001      	movs	r0, #1
    4256:	e001      	b.n	425c <z_set_prio+0x68>
			thread->base.prio = prio;
    4258:	73af      	strb	r7, [r5, #14]
    425a:	2000      	movs	r0, #0
	__asm__ volatile(
    425c:	f386 8811 	msr	BASEPRI, r6
    4260:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4264:	2301      	movs	r3, #1
    4266:	b9e3      	cbnz	r3, 42a2 <z_set_prio+0xae>
	uint8_t state = thread->base.thread_state;
    4268:	7b6b      	ldrb	r3, [r5, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    426a:	f013 0f1f 	tst.w	r3, #31
    426e:	d1f3      	bne.n	4258 <z_set_prio+0x64>
	return node->next != NULL;
    4270:	f8d5 8018 	ldr.w	r8, [r5, #24]
    4274:	f1b8 0f00 	cmp.w	r8, #0
    4278:	d1ee      	bne.n	4258 <z_set_prio+0x64>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    427a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    427e:	736b      	strb	r3, [r5, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4280:	f8df 9028 	ldr.w	r9, [pc, #40]	; 42ac <z_set_prio+0xb8>
    4284:	4629      	mov	r1, r5
    4286:	4648      	mov	r0, r9
    4288:	f002 f999 	bl	65be <z_priq_dumb_remove>
				thread->base.prio = prio;
    428c:	73af      	strb	r7, [r5, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    428e:	7b6b      	ldrb	r3, [r5, #13]
    4290:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4294:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    4296:	f8d9 4000 	ldr.w	r4, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    429a:	454c      	cmp	r4, r9
    429c:	d1c0      	bne.n	4220 <z_set_prio+0x2c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    429e:	4644      	mov	r4, r8
    42a0:	e7be      	b.n	4220 <z_set_prio+0x2c>
}
    42a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    42a6:	bf00      	nop
    42a8:	20000964 	.word	0x20000964
    42ac:	20000984 	.word	0x20000984

000042b0 <z_impl_k_thread_suspend>:
{
    42b0:	b538      	push	{r3, r4, r5, lr}
    42b2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    42b4:	3018      	adds	r0, #24
    42b6:	f002 fa73 	bl	67a0 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    42ba:	2300      	movs	r3, #0
	__asm__ volatile(
    42bc:	f04f 0220 	mov.w	r2, #32
    42c0:	f3ef 8511 	mrs	r5, BASEPRI
    42c4:	f382 8812 	msr	BASEPRI_MAX, r2
    42c8:	f3bf 8f6f 	isb	sy
    42cc:	e010      	b.n	42f0 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    42ce:	7b63      	ldrb	r3, [r4, #13]
    42d0:	f043 0310 	orr.w	r3, r3, #16
    42d4:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    42d6:	4b11      	ldr	r3, [pc, #68]	; (431c <z_impl_k_thread_suspend+0x6c>)
    42d8:	6898      	ldr	r0, [r3, #8]
    42da:	42a0      	cmp	r0, r4
    42dc:	bf14      	ite	ne
    42de:	2000      	movne	r0, #0
    42e0:	2001      	moveq	r0, #1
    42e2:	f7ff fe37 	bl	3f54 <update_cache>
	__asm__ volatile(
    42e6:	f385 8811 	msr	BASEPRI, r5
    42ea:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    42ee:	2301      	movs	r3, #1
    42f0:	b963      	cbnz	r3, 430c <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    42f2:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    42f4:	f994 300d 	ldrsb.w	r3, [r4, #13]
    42f8:	2b00      	cmp	r3, #0
    42fa:	dae8      	bge.n	42ce <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    42fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4300:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4302:	4621      	mov	r1, r4
    4304:	4806      	ldr	r0, [pc, #24]	; (4320 <z_impl_k_thread_suspend+0x70>)
    4306:	f002 f95a 	bl	65be <z_priq_dumb_remove>
}
    430a:	e7e0      	b.n	42ce <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    430c:	4b03      	ldr	r3, [pc, #12]	; (431c <z_impl_k_thread_suspend+0x6c>)
    430e:	689b      	ldr	r3, [r3, #8]
    4310:	42a3      	cmp	r3, r4
    4312:	d000      	beq.n	4316 <z_impl_k_thread_suspend+0x66>
}
    4314:	bd38      	pop	{r3, r4, r5, pc}
		z_reschedule_unlocked();
    4316:	f002 f946 	bl	65a6 <z_reschedule_unlocked>
}
    431a:	e7fb      	b.n	4314 <z_impl_k_thread_suspend+0x64>
    431c:	20000964 	.word	0x20000964
    4320:	20000984 	.word	0x20000984

00004324 <k_sched_unlock>:

void k_sched_unlock(void)
{
    4324:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    4326:	2300      	movs	r3, #0
	__asm__ volatile(
    4328:	f04f 0220 	mov.w	r2, #32
    432c:	f3ef 8411 	mrs	r4, BASEPRI
    4330:	f382 8812 	msr	BASEPRI_MAX, r2
    4334:	f3bf 8f6f 	isb	sy
    4338:	e00c      	b.n	4354 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    433a:	4b09      	ldr	r3, [pc, #36]	; (4360 <k_sched_unlock+0x3c>)
    433c:	689a      	ldr	r2, [r3, #8]
    433e:	7bd3      	ldrb	r3, [r2, #15]
    4340:	3301      	adds	r3, #1
    4342:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4344:	2000      	movs	r0, #0
    4346:	f7ff fe05 	bl	3f54 <update_cache>
	__asm__ volatile(
    434a:	f384 8811 	msr	BASEPRI, r4
    434e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4352:	2301      	movs	r3, #1
    4354:	2b00      	cmp	r3, #0
    4356:	d0f0      	beq.n	433a <k_sched_unlock+0x16>
	LOG_DBG("scheduler unlocked (%p:%d)",
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
    4358:	f002 f925 	bl	65a6 <z_reschedule_unlocked>
}
    435c:	bd10      	pop	{r4, pc}
    435e:	bf00      	nop
    4360:	20000964 	.word	0x20000964

00004364 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    4364:	7b43      	ldrb	r3, [r0, #13]
    4366:	f013 0f08 	tst.w	r3, #8
    436a:	d12a      	bne.n	43c2 <end_thread+0x5e>
{
    436c:	b510      	push	{r4, lr}
    436e:	4604      	mov	r4, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4370:	f043 0208 	orr.w	r2, r3, #8
    4374:	7342      	strb	r2, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4376:	f023 0220 	bic.w	r2, r3, #32
    437a:	f042 0208 	orr.w	r2, r2, #8
    437e:	7342      	strb	r2, [r0, #13]
		if (z_is_thread_queued(thread)) {
    4380:	f012 0f80 	tst.w	r2, #128	; 0x80
    4384:	d113      	bne.n	43ae <end_thread+0x4a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4386:	68a3      	ldr	r3, [r4, #8]
    4388:	b113      	cbz	r3, 4390 <end_thread+0x2c>
			unpend_thread_no_timeout(thread);
    438a:	4620      	mov	r0, r4
    438c:	f002 f91f 	bl	65ce <unpend_thread_no_timeout>
    4390:	f104 0018 	add.w	r0, r4, #24
    4394:	f002 fa04 	bl	67a0 <z_abort_timeout>
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    4398:	f104 0058 	add.w	r0, r4, #88	; 0x58
    439c:	f002 f977 	bl	668e <unpend_all>
		update_cache(1);
    43a0:	2001      	movs	r0, #1
    43a2:	f7ff fdd7 	bl	3f54 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    43a6:	4620      	mov	r0, r4
    43a8:	f7ff fb20 	bl	39ec <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    43ac:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    43ae:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    43b2:	f043 0308 	orr.w	r3, r3, #8
    43b6:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    43b8:	4601      	mov	r1, r0
    43ba:	4802      	ldr	r0, [pc, #8]	; (43c4 <end_thread+0x60>)
    43bc:	f002 f8ff 	bl	65be <z_priq_dumb_remove>
}
    43c0:	e7e1      	b.n	4386 <end_thread+0x22>
    43c2:	4770      	bx	lr
    43c4:	20000984 	.word	0x20000984

000043c8 <z_sched_init>:
{
    43c8:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    43ca:	4804      	ldr	r0, [pc, #16]	; (43dc <z_sched_init+0x14>)
    43cc:	f002 f9cd 	bl	676a <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    43d0:	2100      	movs	r1, #0
    43d2:	4608      	mov	r0, r1
    43d4:	f7ff fd54 	bl	3e80 <k_sched_time_slice_set>
}
    43d8:	bd08      	pop	{r3, pc}
    43da:	bf00      	nop
    43dc:	20000980 	.word	0x20000980

000043e0 <z_impl_k_yield>:
{
    43e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    43e2:	f04f 0320 	mov.w	r3, #32
    43e6:	f3ef 8611 	mrs	r6, BASEPRI
    43ea:	f383 8812 	msr	BASEPRI_MAX, r3
    43ee:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    43f2:	4c1d      	ldr	r4, [pc, #116]	; (4468 <z_impl_k_yield+0x88>)
    43f4:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    43f6:	7b4b      	ldrb	r3, [r1, #13]
    43f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    43fc:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    43fe:	f104 0720 	add.w	r7, r4, #32
    4402:	4638      	mov	r0, r7
    4404:	f002 f8db 	bl	65be <z_priq_dumb_remove>
	queue_thread(_current);
    4408:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    440a:	7b6b      	ldrb	r3, [r5, #13]
    440c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4410:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    4412:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4414:	42bc      	cmp	r4, r7
    4416:	d108      	bne.n	442a <z_impl_k_yield+0x4a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4418:	2400      	movs	r4, #0
    441a:	e006      	b.n	442a <z_impl_k_yield+0x4a>
	sys_dnode_t *const prev = successor->prev;
    441c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    441e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4420:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4422:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4424:	6065      	str	r5, [r4, #4]
}
    4426:	e017      	b.n	4458 <z_impl_k_yield+0x78>
    4428:	2400      	movs	r4, #0
    442a:	b16c      	cbz	r4, 4448 <z_impl_k_yield+0x68>
		if (z_sched_prio_cmp(thread, t) > 0) {
    442c:	4621      	mov	r1, r4
    442e:	4628      	mov	r0, r5
    4430:	f002 f8a1 	bl	6576 <z_sched_prio_cmp>
    4434:	2800      	cmp	r0, #0
    4436:	dcf1      	bgt.n	441c <z_impl_k_yield+0x3c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4438:	2c00      	cmp	r4, #0
    443a:	d0f6      	beq.n	442a <z_impl_k_yield+0x4a>
	return (node == list->tail) ? NULL : node->next;
    443c:	4b0a      	ldr	r3, [pc, #40]	; (4468 <z_impl_k_yield+0x88>)
    443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4440:	429c      	cmp	r4, r3
    4442:	d0f1      	beq.n	4428 <z_impl_k_yield+0x48>
    4444:	6824      	ldr	r4, [r4, #0]
    4446:	e7f0      	b.n	442a <z_impl_k_yield+0x4a>
	sys_dnode_t *const tail = list->tail;
    4448:	4b07      	ldr	r3, [pc, #28]	; (4468 <z_impl_k_yield+0x88>)
    444a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    444c:	f103 0120 	add.w	r1, r3, #32
    4450:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4452:	606a      	str	r2, [r5, #4]
	tail->next = node;
    4454:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4456:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    4458:	2001      	movs	r0, #1
    445a:	f7ff fd7b 	bl	3f54 <update_cache>
    445e:	4630      	mov	r0, r6
    4460:	f7fc ffa2 	bl	13a8 <arch_swap>
}
    4464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4466:	bf00      	nop
    4468:	20000964 	.word	0x20000964

0000446c <z_tick_sleep>:
{
    446c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
    4470:	ea50 0301 	orrs.w	r3, r0, r1
    4474:	d038      	beq.n	44e8 <z_tick_sleep+0x7c>
    4476:	4604      	mov	r4, r0
    4478:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
    447a:	f06f 0301 	mvn.w	r3, #1
    447e:	1a1b      	subs	r3, r3, r0
    4480:	f04f 32ff 	mov.w	r2, #4294967295
    4484:	eb62 0201 	sbc.w	r2, r2, r1
    4488:	2b01      	cmp	r3, #1
    448a:	f172 0200 	sbcs.w	r2, r2, #0
    448e:	db2f      	blt.n	44f0 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4490:	f06f 0501 	mvn.w	r5, #1
    4494:	1a2d      	subs	r5, r5, r0
    4496:	f04f 0320 	mov.w	r3, #32
    449a:	f3ef 8811 	mrs	r8, BASEPRI
    449e:	f383 8812 	msr	BASEPRI_MAX, r3
    44a2:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    44a6:	4f14      	ldr	r7, [pc, #80]	; (44f8 <z_tick_sleep+0x8c>)
    44a8:	68b8      	ldr	r0, [r7, #8]
    44aa:	4b14      	ldr	r3, [pc, #80]	; (44fc <z_tick_sleep+0x90>)
    44ac:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    44ae:	f7ff fe69 	bl	4184 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    44b2:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    44b4:	4622      	mov	r2, r4
    44b6:	4633      	mov	r3, r6
    44b8:	4911      	ldr	r1, [pc, #68]	; (4500 <z_tick_sleep+0x94>)
    44ba:	3018      	adds	r0, #24
    44bc:	f000 f8ec 	bl	4698 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    44c0:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    44c2:	7b53      	ldrb	r3, [r2, #13]
    44c4:	f043 0310 	orr.w	r3, r3, #16
    44c8:	7353      	strb	r3, [r2, #13]
    44ca:	4640      	mov	r0, r8
    44cc:	f7fc ff6c 	bl	13a8 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    44d0:	f002 f9c6 	bl	6860 <sys_clock_tick_get_32>
    44d4:	1a28      	subs	r0, r5, r0
    44d6:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    44da:	2801      	cmp	r0, #1
    44dc:	f173 0300 	sbcs.w	r3, r3, #0
    44e0:	da00      	bge.n	44e4 <z_tick_sleep+0x78>
	return 0;
    44e2:	2000      	movs	r0, #0
}
    44e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    44e8:	f7ff ff7a 	bl	43e0 <z_impl_k_yield>
		return 0;
    44ec:	2000      	movs	r0, #0
    44ee:	e7f9      	b.n	44e4 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    44f0:	f002 f9b6 	bl	6860 <sys_clock_tick_get_32>
    44f4:	1905      	adds	r5, r0, r4
    44f6:	e7ce      	b.n	4496 <z_tick_sleep+0x2a>
    44f8:	20000964 	.word	0x20000964
    44fc:	20000990 	.word	0x20000990
    4500:	00006631 	.word	0x00006631

00004504 <z_impl_k_sleep>:
{
    4504:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4506:	f1b1 3fff 	cmp.w	r1, #4294967295
    450a:	bf08      	it	eq
    450c:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    4510:	d018      	beq.n	4544 <z_impl_k_sleep+0x40>
	ticks = z_tick_sleep(ticks);
    4512:	f7ff ffab 	bl	446c <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    4516:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    4518:	0151      	lsls	r1, r2, #5
    451a:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    451e:	0143      	lsls	r3, r0, #5
    4520:	1a1b      	subs	r3, r3, r0
    4522:	eb61 0102 	sbc.w	r1, r1, r2
    4526:	0089      	lsls	r1, r1, #2
    4528:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
    452c:	009b      	lsls	r3, r3, #2
    452e:	181b      	adds	r3, r3, r0
    4530:	eb42 0201 	adc.w	r2, r2, r1
    4534:	00d2      	lsls	r2, r2, #3
    4536:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    453a:	f3c3 3310 	ubfx	r3, r3, #12, #17
    453e:	ea43 4042 	orr.w	r0, r3, r2, lsl #17
}
    4542:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
    4544:	4b03      	ldr	r3, [pc, #12]	; (4554 <z_impl_k_sleep+0x50>)
    4546:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4548:	f7ff feb2 	bl	42b0 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    454c:	f04f 30ff 	mov.w	r0, #4294967295
    4550:	e7f7      	b.n	4542 <z_impl_k_sleep+0x3e>
    4552:	bf00      	nop
    4554:	20000964 	.word	0x20000964

00004558 <z_impl_z_current_get>:
}
    4558:	4b01      	ldr	r3, [pc, #4]	; (4560 <z_impl_z_current_get+0x8>)
    455a:	6898      	ldr	r0, [r3, #8]
    455c:	4770      	bx	lr
    455e:	bf00      	nop
    4560:	20000964 	.word	0x20000964

00004564 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    4564:	b570      	push	{r4, r5, r6, lr}
    4566:	f04f 0320 	mov.w	r3, #32
    456a:	f3ef 8511 	mrs	r5, BASEPRI
    456e:	f383 8812 	msr	BASEPRI_MAX, r3
    4572:	f3bf 8f6f 	isb	sy
    4576:	462e      	mov	r6, r5
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    4578:	7b03      	ldrb	r3, [r0, #12]
    457a:	f013 0f01 	tst.w	r3, #1
    457e:	d109      	bne.n	4594 <z_thread_abort+0x30>
    4580:	4604      	mov	r4, r0
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
		return;
	}

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4582:	7b43      	ldrb	r3, [r0, #13]
    4584:	f013 0f08 	tst.w	r3, #8
    4588:	d00f      	beq.n	45aa <z_thread_abort+0x46>
	__asm__ volatile(
    458a:	f385 8811 	msr	BASEPRI, r5
    458e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		return;
    4592:	e009      	b.n	45a8 <z_thread_abort+0x44>
    4594:	f385 8811 	msr	BASEPRI, r5
    4598:	f3bf 8f6f 	isb	sy
		k_panic();
    459c:	4040      	eors	r0, r0
    459e:	f380 8811 	msr	BASEPRI, r0
    45a2:	f04f 0004 	mov.w	r0, #4
    45a6:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    45a8:	bd70      	pop	{r4, r5, r6, pc}
	end_thread(thread);
    45aa:	f7ff fedb 	bl	4364 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    45ae:	4b08      	ldr	r3, [pc, #32]	; (45d0 <z_thread_abort+0x6c>)
    45b0:	689b      	ldr	r3, [r3, #8]
    45b2:	42a3      	cmp	r3, r4
    45b4:	d004      	beq.n	45c0 <z_thread_abort+0x5c>
    45b6:	f386 8811 	msr	BASEPRI, r6
    45ba:	f3bf 8f6f 	isb	sy
    45be:	e7f3      	b.n	45a8 <z_thread_abort+0x44>
    45c0:	f3ef 8305 	mrs	r3, IPSR
    45c4:	2b00      	cmp	r3, #0
    45c6:	d1f6      	bne.n	45b6 <z_thread_abort+0x52>
    45c8:	4628      	mov	r0, r5
    45ca:	f7fc feed 	bl	13a8 <arch_swap>
	return ret;
    45ce:	e7f2      	b.n	45b6 <z_thread_abort+0x52>
    45d0:	20000964 	.word	0x20000964

000045d4 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    45d4:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    45d6:	4806      	ldr	r0, [pc, #24]	; (45f0 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    45d8:	4a06      	ldr	r2, [pc, #24]	; (45f4 <z_data_copy+0x20>)
    45da:	1a12      	subs	r2, r2, r0
    45dc:	4906      	ldr	r1, [pc, #24]	; (45f8 <z_data_copy+0x24>)
    45de:	f001 ff2a 	bl	6436 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    45e2:	4a06      	ldr	r2, [pc, #24]	; (45fc <z_data_copy+0x28>)
    45e4:	4906      	ldr	r1, [pc, #24]	; (4600 <z_data_copy+0x2c>)
    45e6:	4807      	ldr	r0, [pc, #28]	; (4604 <z_data_copy+0x30>)
    45e8:	f001 ff25 	bl	6436 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    45ec:	bd08      	pop	{r3, pc}
    45ee:	bf00      	nop
    45f0:	20000000 	.word	0x20000000
    45f4:	2000018c 	.word	0x2000018c
    45f8:	00006fa4 	.word	0x00006fa4
    45fc:	00000000 	.word	0x00000000
    4600:	00006fa4 	.word	0x00006fa4
    4604:	20000000 	.word	0x20000000

00004608 <first>:
	return list->head == list;
    4608:	4b03      	ldr	r3, [pc, #12]	; (4618 <first+0x10>)
    460a:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    460c:	4298      	cmp	r0, r3
    460e:	d000      	beq.n	4612 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    4610:	4770      	bx	lr
    4612:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    4614:	e7fc      	b.n	4610 <first+0x8>
    4616:	bf00      	nop
    4618:	200000cc 	.word	0x200000cc

0000461c <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    461c:	b130      	cbz	r0, 462c <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    461e:	4a04      	ldr	r2, [pc, #16]	; (4630 <next+0x14>)
    4620:	6852      	ldr	r2, [r2, #4]
    4622:	4290      	cmp	r0, r2
    4624:	d001      	beq.n	462a <next+0xe>
    4626:	6800      	ldr	r0, [r0, #0]
    4628:	4770      	bx	lr
    462a:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    462c:	4770      	bx	lr
    462e:	bf00      	nop
    4630:	200000cc 	.word	0x200000cc

00004634 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    4634:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4636:	4b04      	ldr	r3, [pc, #16]	; (4648 <elapsed+0x14>)
    4638:	681b      	ldr	r3, [r3, #0]
    463a:	b10b      	cbz	r3, 4640 <elapsed+0xc>
    463c:	2000      	movs	r0, #0
}
    463e:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4640:	f7fe f8fa 	bl	2838 <sys_clock_elapsed>
    4644:	e7fb      	b.n	463e <elapsed+0xa>
    4646:	bf00      	nop
    4648:	2000099c 	.word	0x2000099c

0000464c <next_timeout>:

static int32_t next_timeout(void)
{
    464c:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    464e:	f7ff ffdb 	bl	4608 <first>
    4652:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4654:	f7ff ffee 	bl	4634 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4658:	b17c      	cbz	r4, 467a <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    465a:	6923      	ldr	r3, [r4, #16]
    465c:	6962      	ldr	r2, [r4, #20]
    465e:	1a1b      	subs	r3, r3, r0
    4660:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    4664:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4668:	f172 0100 	sbcs.w	r1, r2, #0
    466c:	da08      	bge.n	4680 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    466e:	2a00      	cmp	r2, #0
    4670:	db01      	blt.n	4676 <next_timeout+0x2a>
    4672:	4618      	mov	r0, r3
    4674:	e006      	b.n	4684 <next_timeout+0x38>
    4676:	2300      	movs	r3, #0
    4678:	e7fb      	b.n	4672 <next_timeout+0x26>
		ret = MAX_WAIT;
    467a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    467e:	e001      	b.n	4684 <next_timeout+0x38>
    4680:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4684:	4b03      	ldr	r3, [pc, #12]	; (4694 <next_timeout+0x48>)
    4686:	691b      	ldr	r3, [r3, #16]
    4688:	b113      	cbz	r3, 4690 <next_timeout+0x44>
    468a:	4283      	cmp	r3, r0
    468c:	da00      	bge.n	4690 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    468e:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    4690:	bd10      	pop	{r4, pc}
    4692:	bf00      	nop
    4694:	20000964 	.word	0x20000964

00004698 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4698:	f1b3 3fff 	cmp.w	r3, #4294967295
    469c:	bf08      	it	eq
    469e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    46a2:	d07b      	beq.n	479c <z_add_timeout+0x104>
{
    46a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    46a8:	4604      	mov	r4, r0
    46aa:	4692      	mov	sl, r2
    46ac:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    46ae:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    46b0:	2300      	movs	r3, #0
	__asm__ volatile(
    46b2:	f04f 0220 	mov.w	r2, #32
    46b6:	f3ef 8711 	mrs	r7, BASEPRI
    46ba:	f382 8812 	msr	BASEPRI_MAX, r2
    46be:	f3bf 8f6f 	isb	sy
    46c2:	e026      	b.n	4712 <z_add_timeout+0x7a>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    46c4:	f11a 0801 	adds.w	r8, sl, #1
    46c8:	f145 0900 	adc.w	r9, r5, #0
    46cc:	f7ff ffb2 	bl	4634 <elapsed>
    46d0:	eb18 0300 	adds.w	r3, r8, r0
    46d4:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    46d8:	6123      	str	r3, [r4, #16]
    46da:	6160      	str	r0, [r4, #20]
    46dc:	e03b      	b.n	4756 <z_add_timeout+0xbe>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    46de:	1a52      	subs	r2, r2, r1
    46e0:	eb66 0303 	sbc.w	r3, r6, r3
    46e4:	6102      	str	r2, [r0, #16]
    46e6:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    46e8:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    46ea:	6063      	str	r3, [r4, #4]
	node->next = successor;
    46ec:	6020      	str	r0, [r4, #0]
	prev->next = node;
    46ee:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    46f0:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    46f2:	e005      	b.n	4700 <z_add_timeout+0x68>
	sys_dnode_t *const tail = list->tail;
    46f4:	4b2a      	ldr	r3, [pc, #168]	; (47a0 <z_add_timeout+0x108>)
    46f6:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    46f8:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    46fa:	6062      	str	r2, [r4, #4]
	tail->next = node;
    46fc:	6014      	str	r4, [r2, #0]
	list->tail = node;
    46fe:	605c      	str	r4, [r3, #4]
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4700:	f7ff ff82 	bl	4608 <first>
    4704:	4284      	cmp	r4, r0
    4706:	d03a      	beq.n	477e <z_add_timeout+0xe6>
	__asm__ volatile(
    4708:	f387 8811 	msr	BASEPRI, r7
    470c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4710:	2301      	movs	r3, #1
    4712:	2b00      	cmp	r3, #0
    4714:	d140      	bne.n	4798 <z_add_timeout+0x100>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4716:	4653      	mov	r3, sl
    4718:	f06f 0101 	mvn.w	r1, #1
    471c:	ebb1 010a 	subs.w	r1, r1, sl
    4720:	f04f 30ff 	mov.w	r0, #4294967295
    4724:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4728:	2a00      	cmp	r2, #0
    472a:	dbcb      	blt.n	46c4 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    472c:	4a1d      	ldr	r2, [pc, #116]	; (47a4 <z_add_timeout+0x10c>)
    472e:	6811      	ldr	r1, [r2, #0]
    4730:	6852      	ldr	r2, [r2, #4]
    4732:	185b      	adds	r3, r3, r1
    4734:	eb42 0205 	adc.w	r2, r2, r5
    4738:	f06f 0101 	mvn.w	r1, #1
    473c:	1ac9      	subs	r1, r1, r3
    473e:	eb60 0302 	sbc.w	r3, r0, r2
			to->dticks = MAX(1, ticks);
    4742:	4608      	mov	r0, r1
    4744:	461a      	mov	r2, r3
    4746:	2901      	cmp	r1, #1
    4748:	f173 0300 	sbcs.w	r3, r3, #0
    474c:	da01      	bge.n	4752 <z_add_timeout+0xba>
    474e:	2001      	movs	r0, #1
    4750:	2200      	movs	r2, #0
    4752:	6120      	str	r0, [r4, #16]
    4754:	6162      	str	r2, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4756:	f7ff ff57 	bl	4608 <first>
    475a:	2800      	cmp	r0, #0
    475c:	d0ca      	beq.n	46f4 <z_add_timeout+0x5c>
			if (t->dticks > to->dticks) {
    475e:	6902      	ldr	r2, [r0, #16]
    4760:	6946      	ldr	r6, [r0, #20]
    4762:	6921      	ldr	r1, [r4, #16]
    4764:	6963      	ldr	r3, [r4, #20]
    4766:	4291      	cmp	r1, r2
    4768:	eb73 0e06 	sbcs.w	lr, r3, r6
    476c:	dbb7      	blt.n	46de <z_add_timeout+0x46>
			to->dticks -= t->dticks;
    476e:	1a89      	subs	r1, r1, r2
    4770:	eb63 0306 	sbc.w	r3, r3, r6
    4774:	6121      	str	r1, [r4, #16]
    4776:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4778:	f7ff ff50 	bl	461c <next>
    477c:	e7ed      	b.n	475a <z_add_timeout+0xc2>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    477e:	f7ff ff65 	bl	464c <next_timeout>

			if (next_time == 0 ||
    4782:	4603      	mov	r3, r0
    4784:	b118      	cbz	r0, 478e <z_add_timeout+0xf6>
			    _current_cpu->slice_ticks != next_time) {
    4786:	4a08      	ldr	r2, [pc, #32]	; (47a8 <z_add_timeout+0x110>)
    4788:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    478a:	4282      	cmp	r2, r0
    478c:	d0bc      	beq.n	4708 <z_add_timeout+0x70>
				sys_clock_set_timeout(next_time, false);
    478e:	2100      	movs	r1, #0
    4790:	4618      	mov	r0, r3
    4792:	f7fe f815 	bl	27c0 <sys_clock_set_timeout>
    4796:	e7b7      	b.n	4708 <z_add_timeout+0x70>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    479c:	4770      	bx	lr
    479e:	bf00      	nop
    47a0:	200000cc 	.word	0x200000cc
    47a4:	20000310 	.word	0x20000310
    47a8:	20000964 	.word	0x20000964

000047ac <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    47ac:	b570      	push	{r4, r5, r6, lr}
    47ae:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    47b0:	f7ff fc52 	bl	4058 <z_time_slice>
	__asm__ volatile(
    47b4:	f04f 0320 	mov.w	r3, #32
    47b8:	f3ef 8611 	mrs	r6, BASEPRI
    47bc:	f383 8812 	msr	BASEPRI_MAX, r3
    47c0:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    47c4:	4b28      	ldr	r3, [pc, #160]	; (4868 <sys_clock_announce+0xbc>)
    47c6:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    47c8:	e021      	b.n	480e <sys_clock_announce+0x62>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    47ca:	4a28      	ldr	r2, [pc, #160]	; (486c <sys_clock_announce+0xc0>)
    47cc:	6813      	ldr	r3, [r2, #0]
    47ce:	6851      	ldr	r1, [r2, #4]
    47d0:	195b      	adds	r3, r3, r5
    47d2:	eb41 71e5 	adc.w	r1, r1, r5, asr #31
    47d6:	6013      	str	r3, [r2, #0]
    47d8:	6051      	str	r1, [r2, #4]
		t->dticks = 0;
    47da:	2200      	movs	r2, #0
    47dc:	2300      	movs	r3, #0
    47de:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    47e2:	4620      	mov	r0, r4
    47e4:	f001 ffc5 	bl	6772 <remove_timeout>
	__asm__ volatile(
    47e8:	f386 8811 	msr	BASEPRI, r6
    47ec:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    47f0:	68a3      	ldr	r3, [r4, #8]
    47f2:	4620      	mov	r0, r4
    47f4:	4798      	blx	r3
	__asm__ volatile(
    47f6:	f04f 0320 	mov.w	r3, #32
    47fa:	f3ef 8611 	mrs	r6, BASEPRI
    47fe:	f383 8812 	msr	BASEPRI_MAX, r3
    4802:	f3bf 8f6f 	isb	sy
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
    4806:	4a18      	ldr	r2, [pc, #96]	; (4868 <sys_clock_announce+0xbc>)
    4808:	6813      	ldr	r3, [r2, #0]
    480a:	1b5b      	subs	r3, r3, r5
    480c:	6013      	str	r3, [r2, #0]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    480e:	f7ff fefb 	bl	4608 <first>
    4812:	4604      	mov	r4, r0
    4814:	b138      	cbz	r0, 4826 <sys_clock_announce+0x7a>
    4816:	6905      	ldr	r5, [r0, #16]
    4818:	6941      	ldr	r1, [r0, #20]
    481a:	4b13      	ldr	r3, [pc, #76]	; (4868 <sys_clock_announce+0xbc>)
    481c:	681a      	ldr	r2, [r3, #0]
    481e:	17d3      	asrs	r3, r2, #31
    4820:	42aa      	cmp	r2, r5
    4822:	418b      	sbcs	r3, r1
    4824:	dad1      	bge.n	47ca <sys_clock_announce+0x1e>
	}

	if (first() != NULL) {
    4826:	b144      	cbz	r4, 483a <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4828:	6923      	ldr	r3, [r4, #16]
    482a:	6962      	ldr	r2, [r4, #20]
    482c:	490e      	ldr	r1, [pc, #56]	; (4868 <sys_clock_announce+0xbc>)
    482e:	6809      	ldr	r1, [r1, #0]
    4830:	1a5b      	subs	r3, r3, r1
    4832:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    4836:	6123      	str	r3, [r4, #16]
    4838:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    483a:	4a0c      	ldr	r2, [pc, #48]	; (486c <sys_clock_announce+0xc0>)
    483c:	4d0a      	ldr	r5, [pc, #40]	; (4868 <sys_clock_announce+0xbc>)
    483e:	6828      	ldr	r0, [r5, #0]
    4840:	6813      	ldr	r3, [r2, #0]
    4842:	6851      	ldr	r1, [r2, #4]
    4844:	181b      	adds	r3, r3, r0
    4846:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    484a:	6013      	str	r3, [r2, #0]
    484c:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    484e:	2400      	movs	r4, #0
    4850:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4852:	f7ff fefb 	bl	464c <next_timeout>
    4856:	4621      	mov	r1, r4
    4858:	f7fd ffb2 	bl	27c0 <sys_clock_set_timeout>
	__asm__ volatile(
    485c:	f386 8811 	msr	BASEPRI, r6
    4860:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4864:	bd70      	pop	{r4, r5, r6, pc}
    4866:	bf00      	nop
    4868:	2000099c 	.word	0x2000099c
    486c:	20000310 	.word	0x20000310

00004870 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4870:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    4872:	2200      	movs	r2, #0
	__asm__ volatile(
    4874:	f04f 0320 	mov.w	r3, #32
    4878:	f3ef 8411 	mrs	r4, BASEPRI
    487c:	f383 8812 	msr	BASEPRI_MAX, r3
    4880:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    4884:	4613      	mov	r3, r2
    4886:	4611      	mov	r1, r2
    4888:	e00c      	b.n	48a4 <sys_clock_tick_get+0x34>
		t = curr_tick + elapsed();
    488a:	f7ff fed3 	bl	4634 <elapsed>
    488e:	4a07      	ldr	r2, [pc, #28]	; (48ac <sys_clock_tick_get+0x3c>)
    4890:	6813      	ldr	r3, [r2, #0]
    4892:	6851      	ldr	r1, [r2, #4]
    4894:	18c3      	adds	r3, r0, r3
    4896:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
	__asm__ volatile(
    489a:	f384 8811 	msr	BASEPRI, r4
    489e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    48a2:	2201      	movs	r2, #1
    48a4:	2a00      	cmp	r2, #0
    48a6:	d0f0      	beq.n	488a <sys_clock_tick_get+0x1a>
	}
	return t;
}
    48a8:	4618      	mov	r0, r3
    48aa:	bd10      	pop	{r4, pc}
    48ac:	20000310 	.word	0x20000310

000048b0 <boot_banner>:
#else
#define BANNER_VERSION KERNEL_VERSION_STRING
#endif

void boot_banner(void)
{
    48b0:	b508      	push	{r3, lr}
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    48b2:	4802      	ldr	r0, [pc, #8]	; (48bc <boot_banner+0xc>)
    48b4:	f000 f998 	bl	4be8 <printk>
#endif /* CONFIG_BOOT_BANNER */
}
    48b8:	bd08      	pop	{r3, pc}
    48ba:	bf00      	nop
    48bc:	00006ee8 	.word	0x00006ee8

000048c0 <nrf_cc3xx_platform_init_no_rng>:
    48c0:	b510      	push	{r4, lr}
    48c2:	4c0a      	ldr	r4, [pc, #40]	; (48ec <nrf_cc3xx_platform_init_no_rng+0x2c>)
    48c4:	6823      	ldr	r3, [r4, #0]
    48c6:	b11b      	cbz	r3, 48d0 <nrf_cc3xx_platform_init_no_rng+0x10>
    48c8:	2301      	movs	r3, #1
    48ca:	2000      	movs	r0, #0
    48cc:	6023      	str	r3, [r4, #0]
    48ce:	bd10      	pop	{r4, pc}
    48d0:	f000 f8f4 	bl	4abc <CC_LibInitNoRng>
    48d4:	2800      	cmp	r0, #0
    48d6:	d0f7      	beq.n	48c8 <nrf_cc3xx_platform_init_no_rng+0x8>
    48d8:	3801      	subs	r0, #1
    48da:	2807      	cmp	r0, #7
    48dc:	d803      	bhi.n	48e6 <nrf_cc3xx_platform_init_no_rng+0x26>
    48de:	4b04      	ldr	r3, [pc, #16]	; (48f0 <nrf_cc3xx_platform_init_no_rng+0x30>)
    48e0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    48e4:	bd10      	pop	{r4, pc}
    48e6:	4803      	ldr	r0, [pc, #12]	; (48f4 <nrf_cc3xx_platform_init_no_rng+0x34>)
    48e8:	bd10      	pop	{r4, pc}
    48ea:	bf00      	nop
    48ec:	200009a0 	.word	0x200009a0
    48f0:	00006f18 	.word	0x00006f18
    48f4:	ffff8ffe 	.word	0xffff8ffe

000048f8 <nrf_cc3xx_platform_abort>:
    48f8:	f3bf 8f4f 	dsb	sy
    48fc:	4905      	ldr	r1, [pc, #20]	; (4914 <nrf_cc3xx_platform_abort+0x1c>)
    48fe:	4b06      	ldr	r3, [pc, #24]	; (4918 <nrf_cc3xx_platform_abort+0x20>)
    4900:	68ca      	ldr	r2, [r1, #12]
    4902:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4906:	4313      	orrs	r3, r2
    4908:	60cb      	str	r3, [r1, #12]
    490a:	f3bf 8f4f 	dsb	sy
    490e:	bf00      	nop
    4910:	e7fd      	b.n	490e <nrf_cc3xx_platform_abort+0x16>
    4912:	bf00      	nop
    4914:	e000ed00 	.word	0xe000ed00
    4918:	05fa0004 	.word	0x05fa0004

0000491c <CC_PalAbort>:
    491c:	b430      	push	{r4, r5}
    491e:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    4922:	2500      	movs	r5, #0
    4924:	4b0b      	ldr	r3, [pc, #44]	; (4954 <CC_PalAbort+0x38>)
    4926:	4c0c      	ldr	r4, [pc, #48]	; (4958 <CC_PalAbort+0x3c>)
    4928:	490c      	ldr	r1, [pc, #48]	; (495c <CC_PalAbort+0x40>)
    492a:	6849      	ldr	r1, [r1, #4]
    492c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    4930:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    4934:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    4938:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    493c:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    4940:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    4944:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    4948:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    494c:	f8c4 5500 	str.w	r5, [r4, #1280]	; 0x500
    4950:	bc30      	pop	{r4, r5}
    4952:	4708      	bx	r1
    4954:	50845000 	.word	0x50845000
    4958:	50844000 	.word	0x50844000
    495c:	200000d4 	.word	0x200000d4

00004960 <nrf_cc3xx_platform_set_abort>:
    4960:	4b02      	ldr	r3, [pc, #8]	; (496c <nrf_cc3xx_platform_set_abort+0xc>)
    4962:	e9d0 1200 	ldrd	r1, r2, [r0]
    4966:	e9c3 1200 	strd	r1, r2, [r3]
    496a:	4770      	bx	lr
    496c:	200000d4 	.word	0x200000d4

00004970 <mutex_free>:
    4970:	b510      	push	{r4, lr}
    4972:	4604      	mov	r4, r0
    4974:	b150      	cbz	r0, 498c <mutex_free+0x1c>
    4976:	6863      	ldr	r3, [r4, #4]
    4978:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    497c:	d005      	beq.n	498a <mutex_free+0x1a>
    497e:	4a06      	ldr	r2, [pc, #24]	; (4998 <mutex_free+0x28>)
    4980:	4293      	cmp	r3, r2
    4982:	d002      	beq.n	498a <mutex_free+0x1a>
    4984:	2300      	movs	r3, #0
    4986:	6062      	str	r2, [r4, #4]
    4988:	6023      	str	r3, [r4, #0]
    498a:	bd10      	pop	{r4, pc}
    498c:	4b03      	ldr	r3, [pc, #12]	; (499c <mutex_free+0x2c>)
    498e:	4804      	ldr	r0, [pc, #16]	; (49a0 <mutex_free+0x30>)
    4990:	685b      	ldr	r3, [r3, #4]
    4992:	4798      	blx	r3
    4994:	e7ef      	b.n	4976 <mutex_free+0x6>
    4996:	bf00      	nop
    4998:	a95c5f2c 	.word	0xa95c5f2c
    499c:	200000d4 	.word	0x200000d4
    49a0:	00006f38 	.word	0x00006f38

000049a4 <mutex_lock>:
    49a4:	b1c8      	cbz	r0, 49da <mutex_lock+0x36>
    49a6:	6843      	ldr	r3, [r0, #4]
    49a8:	4a0d      	ldr	r2, [pc, #52]	; (49e0 <mutex_lock+0x3c>)
    49aa:	4293      	cmp	r3, r2
    49ac:	d013      	beq.n	49d6 <mutex_lock+0x32>
    49ae:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    49b2:	d00e      	beq.n	49d2 <mutex_lock+0x2e>
    49b4:	2301      	movs	r3, #1
    49b6:	e850 2f00 	ldrex	r2, [r0]
    49ba:	4619      	mov	r1, r3
    49bc:	e840 1c00 	strex	ip, r1, [r0]
    49c0:	f09c 0f00 	teq	ip, #0
    49c4:	d1f7      	bne.n	49b6 <mutex_lock+0x12>
    49c6:	2a01      	cmp	r2, #1
    49c8:	d0f5      	beq.n	49b6 <mutex_lock+0x12>
    49ca:	f3bf 8f5f 	dmb	sy
    49ce:	2000      	movs	r0, #0
    49d0:	4770      	bx	lr
    49d2:	4804      	ldr	r0, [pc, #16]	; (49e4 <mutex_lock+0x40>)
    49d4:	4770      	bx	lr
    49d6:	4804      	ldr	r0, [pc, #16]	; (49e8 <mutex_lock+0x44>)
    49d8:	4770      	bx	lr
    49da:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    49de:	4770      	bx	lr
    49e0:	a95c5f2c 	.word	0xa95c5f2c
    49e4:	ffff8fe9 	.word	0xffff8fe9
    49e8:	ffff8fea 	.word	0xffff8fea

000049ec <mutex_unlock>:
    49ec:	4603      	mov	r3, r0
    49ee:	b180      	cbz	r0, 4a12 <mutex_unlock+0x26>
    49f0:	6842      	ldr	r2, [r0, #4]
    49f2:	4909      	ldr	r1, [pc, #36]	; (4a18 <mutex_unlock+0x2c>)
    49f4:	428a      	cmp	r2, r1
    49f6:	d00a      	beq.n	4a0e <mutex_unlock+0x22>
    49f8:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    49fc:	d005      	beq.n	4a0a <mutex_unlock+0x1e>
    49fe:	f3bf 8f5f 	dmb	sy
    4a02:	2200      	movs	r2, #0
    4a04:	4610      	mov	r0, r2
    4a06:	601a      	str	r2, [r3, #0]
    4a08:	4770      	bx	lr
    4a0a:	4804      	ldr	r0, [pc, #16]	; (4a1c <mutex_unlock+0x30>)
    4a0c:	4770      	bx	lr
    4a0e:	4804      	ldr	r0, [pc, #16]	; (4a20 <mutex_unlock+0x34>)
    4a10:	4770      	bx	lr
    4a12:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4a16:	4770      	bx	lr
    4a18:	a95c5f2c 	.word	0xa95c5f2c
    4a1c:	ffff8fe9 	.word	0xffff8fe9
    4a20:	ffff8fea 	.word	0xffff8fea

00004a24 <mutex_init>:
    4a24:	b510      	push	{r4, lr}
    4a26:	4604      	mov	r4, r0
    4a28:	b120      	cbz	r0, 4a34 <mutex_init+0x10>
    4a2a:	2300      	movs	r3, #0
    4a2c:	4a03      	ldr	r2, [pc, #12]	; (4a3c <mutex_init+0x18>)
    4a2e:	6023      	str	r3, [r4, #0]
    4a30:	6062      	str	r2, [r4, #4]
    4a32:	bd10      	pop	{r4, pc}
    4a34:	4802      	ldr	r0, [pc, #8]	; (4a40 <mutex_init+0x1c>)
    4a36:	f7ff ff71 	bl	491c <CC_PalAbort>
    4a3a:	e7f6      	b.n	4a2a <mutex_init+0x6>
    4a3c:	3a00003a 	.word	0x3a00003a
    4a40:	00006f60 	.word	0x00006f60

00004a44 <nrf_cc3xx_platform_set_mutexes>:
    4a44:	b570      	push	{r4, r5, r6, lr}
    4a46:	4c19      	ldr	r4, [pc, #100]	; (4aac <nrf_cc3xx_platform_set_mutexes+0x68>)
    4a48:	f8d0 c004 	ldr.w	ip, [r0, #4]
    4a4c:	6806      	ldr	r6, [r0, #0]
    4a4e:	f8c4 c004 	str.w	ip, [r4, #4]
    4a52:	f8d0 c008 	ldr.w	ip, [r0, #8]
    4a56:	68c0      	ldr	r0, [r0, #12]
    4a58:	f8c4 c008 	str.w	ip, [r4, #8]
    4a5c:	60e0      	str	r0, [r4, #12]
    4a5e:	6026      	str	r6, [r4, #0]
    4a60:	6808      	ldr	r0, [r1, #0]
    4a62:	4b13      	ldr	r3, [pc, #76]	; (4ab0 <nrf_cc3xx_platform_set_mutexes+0x6c>)
    4a64:	4d13      	ldr	r5, [pc, #76]	; (4ab4 <nrf_cc3xx_platform_set_mutexes+0x70>)
    4a66:	6018      	str	r0, [r3, #0]
    4a68:	6848      	ldr	r0, [r1, #4]
    4a6a:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
    4a6e:	6058      	str	r0, [r3, #4]
    4a70:	6888      	ldr	r0, [r1, #8]
    4a72:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    4a76:	6098      	str	r0, [r3, #8]
    4a78:	68c8      	ldr	r0, [r1, #12]
    4a7a:	6909      	ldr	r1, [r1, #16]
    4a7c:	60d8      	str	r0, [r3, #12]
    4a7e:	6119      	str	r1, [r3, #16]
    4a80:	d012      	beq.n	4aa8 <nrf_cc3xx_platform_set_mutexes+0x64>
    4a82:	2300      	movs	r3, #0
    4a84:	4a0c      	ldr	r2, [pc, #48]	; (4ab8 <nrf_cc3xx_platform_set_mutexes+0x74>)
    4a86:	f505 708a 	add.w	r0, r5, #276	; 0x114
    4a8a:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
    4a8e:	f8c5 31b8 	str.w	r3, [r5, #440]	; 0x1b8
    4a92:	f8c5 2118 	str.w	r2, [r5, #280]	; 0x118
    4a96:	f8c5 21bc 	str.w	r2, [r5, #444]	; 0x1bc
    4a9a:	47b0      	blx	r6
    4a9c:	6823      	ldr	r3, [r4, #0]
    4a9e:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    4aa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4aa6:	4718      	bx	r3
    4aa8:	bd70      	pop	{r4, r5, r6, pc}
    4aaa:	bf00      	nop
    4aac:	200000e4 	.word	0x200000e4
    4ab0:	200000f4 	.word	0x200000f4
    4ab4:	200009b8 	.word	0x200009b8
    4ab8:	a95c5f2c 	.word	0xa95c5f2c

00004abc <CC_LibInitNoRng>:
    4abc:	b508      	push	{r3, lr}
    4abe:	f000 f811 	bl	4ae4 <CC_HalInit>
    4ac2:	b930      	cbnz	r0, 4ad2 <CC_LibInitNoRng+0x16>
    4ac4:	f000 f810 	bl	4ae8 <CC_PalInit>
    4ac8:	b938      	cbnz	r0, 4ada <CC_LibInitNoRng+0x1e>
    4aca:	4a05      	ldr	r2, [pc, #20]	; (4ae0 <CC_LibInitNoRng+0x24>)
    4acc:	f8c2 0a0c 	str.w	r0, [r2, #2572]	; 0xa0c
    4ad0:	bd08      	pop	{r3, pc}
    4ad2:	f000 f837 	bl	4b44 <CC_PalTerminate>
    4ad6:	2003      	movs	r0, #3
    4ad8:	bd08      	pop	{r3, pc}
    4ada:	2004      	movs	r0, #4
    4adc:	bd08      	pop	{r3, pc}
    4ade:	bf00      	nop
    4ae0:	50845000 	.word	0x50845000

00004ae4 <CC_HalInit>:
    4ae4:	2000      	movs	r0, #0
    4ae6:	4770      	bx	lr

00004ae8 <CC_PalInit>:
    4ae8:	b510      	push	{r4, lr}
    4aea:	4811      	ldr	r0, [pc, #68]	; (4b30 <CC_PalInit+0x48>)
    4aec:	f000 f848 	bl	4b80 <CC_PalMutexCreate>
    4af0:	b100      	cbz	r0, 4af4 <CC_PalInit+0xc>
    4af2:	bd10      	pop	{r4, pc}
    4af4:	480f      	ldr	r0, [pc, #60]	; (4b34 <CC_PalInit+0x4c>)
    4af6:	f000 f843 	bl	4b80 <CC_PalMutexCreate>
    4afa:	2800      	cmp	r0, #0
    4afc:	d1f9      	bne.n	4af2 <CC_PalInit+0xa>
    4afe:	4c0e      	ldr	r4, [pc, #56]	; (4b38 <CC_PalInit+0x50>)
    4b00:	4620      	mov	r0, r4
    4b02:	f000 f83d 	bl	4b80 <CC_PalMutexCreate>
    4b06:	2800      	cmp	r0, #0
    4b08:	d1f3      	bne.n	4af2 <CC_PalInit+0xa>
    4b0a:	4b0c      	ldr	r3, [pc, #48]	; (4b3c <CC_PalInit+0x54>)
    4b0c:	480c      	ldr	r0, [pc, #48]	; (4b40 <CC_PalInit+0x58>)
    4b0e:	601c      	str	r4, [r3, #0]
    4b10:	f000 f836 	bl	4b80 <CC_PalMutexCreate>
    4b14:	4601      	mov	r1, r0
    4b16:	2800      	cmp	r0, #0
    4b18:	d1eb      	bne.n	4af2 <CC_PalInit+0xa>
    4b1a:	f000 f82d 	bl	4b78 <CC_PalDmaInit>
    4b1e:	4604      	mov	r4, r0
    4b20:	b108      	cbz	r0, 4b26 <CC_PalInit+0x3e>
    4b22:	4620      	mov	r0, r4
    4b24:	bd10      	pop	{r4, pc}
    4b26:	f000 f83f 	bl	4ba8 <CC_PalPowerSaveModeInit>
    4b2a:	4620      	mov	r0, r4
    4b2c:	e7fa      	b.n	4b24 <CC_PalInit+0x3c>
    4b2e:	bf00      	nop
    4b30:	2000012c 	.word	0x2000012c
    4b34:	20000120 	.word	0x20000120
    4b38:	20000128 	.word	0x20000128
    4b3c:	20000130 	.word	0x20000130
    4b40:	20000124 	.word	0x20000124

00004b44 <CC_PalTerminate>:
    4b44:	b508      	push	{r3, lr}
    4b46:	4808      	ldr	r0, [pc, #32]	; (4b68 <CC_PalTerminate+0x24>)
    4b48:	f000 f824 	bl	4b94 <CC_PalMutexDestroy>
    4b4c:	4807      	ldr	r0, [pc, #28]	; (4b6c <CC_PalTerminate+0x28>)
    4b4e:	f000 f821 	bl	4b94 <CC_PalMutexDestroy>
    4b52:	4807      	ldr	r0, [pc, #28]	; (4b70 <CC_PalTerminate+0x2c>)
    4b54:	f000 f81e 	bl	4b94 <CC_PalMutexDestroy>
    4b58:	4806      	ldr	r0, [pc, #24]	; (4b74 <CC_PalTerminate+0x30>)
    4b5a:	f000 f81b 	bl	4b94 <CC_PalMutexDestroy>
    4b5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4b62:	f000 b80b 	b.w	4b7c <CC_PalDmaTerminate>
    4b66:	bf00      	nop
    4b68:	2000012c 	.word	0x2000012c
    4b6c:	20000120 	.word	0x20000120
    4b70:	20000128 	.word	0x20000128
    4b74:	20000124 	.word	0x20000124

00004b78 <CC_PalDmaInit>:
    4b78:	2000      	movs	r0, #0
    4b7a:	4770      	bx	lr

00004b7c <CC_PalDmaTerminate>:
    4b7c:	4770      	bx	lr
    4b7e:	bf00      	nop

00004b80 <CC_PalMutexCreate>:
    4b80:	b508      	push	{r3, lr}
    4b82:	4b03      	ldr	r3, [pc, #12]	; (4b90 <CC_PalMutexCreate+0x10>)
    4b84:	6802      	ldr	r2, [r0, #0]
    4b86:	681b      	ldr	r3, [r3, #0]
    4b88:	6810      	ldr	r0, [r2, #0]
    4b8a:	4798      	blx	r3
    4b8c:	2000      	movs	r0, #0
    4b8e:	bd08      	pop	{r3, pc}
    4b90:	200000e4 	.word	0x200000e4

00004b94 <CC_PalMutexDestroy>:
    4b94:	b508      	push	{r3, lr}
    4b96:	4b03      	ldr	r3, [pc, #12]	; (4ba4 <CC_PalMutexDestroy+0x10>)
    4b98:	6802      	ldr	r2, [r0, #0]
    4b9a:	685b      	ldr	r3, [r3, #4]
    4b9c:	6810      	ldr	r0, [r2, #0]
    4b9e:	4798      	blx	r3
    4ba0:	2000      	movs	r0, #0
    4ba2:	bd08      	pop	{r3, pc}
    4ba4:	200000e4 	.word	0x200000e4

00004ba8 <CC_PalPowerSaveModeInit>:
    4ba8:	b570      	push	{r4, r5, r6, lr}
    4baa:	4c09      	ldr	r4, [pc, #36]	; (4bd0 <CC_PalPowerSaveModeInit+0x28>)
    4bac:	4d09      	ldr	r5, [pc, #36]	; (4bd4 <CC_PalPowerSaveModeInit+0x2c>)
    4bae:	6920      	ldr	r0, [r4, #16]
    4bb0:	68ab      	ldr	r3, [r5, #8]
    4bb2:	4798      	blx	r3
    4bb4:	b118      	cbz	r0, 4bbe <CC_PalPowerSaveModeInit+0x16>
    4bb6:	4b08      	ldr	r3, [pc, #32]	; (4bd8 <CC_PalPowerSaveModeInit+0x30>)
    4bb8:	4808      	ldr	r0, [pc, #32]	; (4bdc <CC_PalPowerSaveModeInit+0x34>)
    4bba:	685b      	ldr	r3, [r3, #4]
    4bbc:	4798      	blx	r3
    4bbe:	2100      	movs	r1, #0
    4bc0:	4a07      	ldr	r2, [pc, #28]	; (4be0 <CC_PalPowerSaveModeInit+0x38>)
    4bc2:	68eb      	ldr	r3, [r5, #12]
    4bc4:	6011      	str	r1, [r2, #0]
    4bc6:	6920      	ldr	r0, [r4, #16]
    4bc8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4bcc:	4718      	bx	r3
    4bce:	bf00      	nop
    4bd0:	200000f4 	.word	0x200000f4
    4bd4:	200000e4 	.word	0x200000e4
    4bd8:	200000d4 	.word	0x200000d4
    4bdc:	00006f84 	.word	0x00006f84
    4be0:	200009b4 	.word	0x200009b4

00004be4 <arch_printk_char_out>:
{
	ARG_UNUSED(c);

	/* do nothing */
	return 0;
}
    4be4:	2000      	movs	r0, #0
    4be6:	4770      	bx	lr

00004be8 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    4be8:	b40f      	push	{r0, r1, r2, r3}
    4bea:	b500      	push	{lr}
    4bec:	b083      	sub	sp, #12
    4bee:	a904      	add	r1, sp, #16
    4bf0:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4bf4:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    4bf6:	f7fb fc2f 	bl	458 <vprintk>

	va_end(ap);
}
    4bfa:	b003      	add	sp, #12
    4bfc:	f85d eb04 	ldr.w	lr, [sp], #4
    4c00:	b004      	add	sp, #16
    4c02:	4770      	bx	lr

00004c04 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4c04:	b508      	push	{r3, lr}
    4c06:	4604      	mov	r4, r0
    4c08:	4608      	mov	r0, r1
    4c0a:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    4c0c:	461a      	mov	r2, r3
    4c0e:	47a0      	blx	r4
	return z_impl_z_current_get();
    4c10:	f7ff fca2 	bl	4558 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    4c14:	f7fc fe58 	bl	18c8 <z_impl_k_thread_abort>

00004c18 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    4c18:	f001 0107 	and.w	r1, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    4c1c:	8b03      	ldrh	r3, [r0, #24]
    4c1e:	f023 0307 	bic.w	r3, r3, #7
    4c22:	430b      	orrs	r3, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    4c24:	8303      	strh	r3, [r0, #24]
}
    4c26:	4770      	bx	lr

00004c28 <notify_monitors>:
{
    4c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c2c:	4606      	mov	r6, r0
    4c2e:	460f      	mov	r7, r1
    4c30:	4690      	mov	r8, r2
	return list->head;
    4c32:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    4c34:	b121      	cbz	r1, 4c40 <notify_monitors+0x18>
	return node->next;
    4c36:	680c      	ldr	r4, [r1, #0]
    4c38:	b13c      	cbz	r4, 4c4a <notify_monitors+0x22>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4c3a:	b931      	cbnz	r1, 4c4a <notify_monitors+0x22>
    4c3c:	460c      	mov	r4, r1
    4c3e:	e004      	b.n	4c4a <notify_monitors+0x22>
    4c40:	460c      	mov	r4, r1
    4c42:	e002      	b.n	4c4a <notify_monitors+0x22>
    4c44:	4623      	mov	r3, r4
    4c46:	4621      	mov	r1, r4
    4c48:	461c      	mov	r4, r3
    4c4a:	b169      	cbz	r1, 4c68 <notify_monitors+0x40>
		mon->callback(mgr, mon, state, res);
    4c4c:	684d      	ldr	r5, [r1, #4]
    4c4e:	4643      	mov	r3, r8
    4c50:	463a      	mov	r2, r7
    4c52:	4630      	mov	r0, r6
    4c54:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    4c56:	2c00      	cmp	r4, #0
    4c58:	d0f4      	beq.n	4c44 <notify_monitors+0x1c>
	return node->next;
    4c5a:	6823      	ldr	r3, [r4, #0]
    4c5c:	2b00      	cmp	r3, #0
    4c5e:	d0f2      	beq.n	4c46 <notify_monitors+0x1e>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4c60:	2c00      	cmp	r4, #0
    4c62:	d1f0      	bne.n	4c46 <notify_monitors+0x1e>
    4c64:	4623      	mov	r3, r4
    4c66:	e7ee      	b.n	4c46 <notify_monitors+0x1e>
}
    4c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004c6c <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4c6c:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4c6e:	f013 0307 	ands.w	r3, r3, #7
    4c72:	d103      	bne.n	4c7c <process_recheck+0x10>
	return list->head;
    4c74:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    4c76:	b10a      	cbz	r2, 4c7c <process_recheck+0x10>
		evt = EVT_START;
    4c78:	2003      	movs	r0, #3
    4c7a:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4c7c:	2b02      	cmp	r3, #2
    4c7e:	d003      	beq.n	4c88 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    4c80:	2b01      	cmp	r3, #1
    4c82:	d006      	beq.n	4c92 <process_recheck+0x26>
	int evt = EVT_NOP;
    4c84:	2000      	movs	r0, #0
    4c86:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    4c88:	8b42      	ldrh	r2, [r0, #26]
    4c8a:	2a00      	cmp	r2, #0
    4c8c:	d1f8      	bne.n	4c80 <process_recheck+0x14>
		evt = EVT_STOP;
    4c8e:	2004      	movs	r0, #4
    4c90:	4770      	bx	lr
    4c92:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    4c94:	b10b      	cbz	r3, 4c9a <process_recheck+0x2e>
		evt = EVT_RESET;
    4c96:	2005      	movs	r0, #5
}
    4c98:	4770      	bx	lr
	int evt = EVT_NOP;
    4c9a:	2000      	movs	r0, #0
    4c9c:	4770      	bx	lr

00004c9e <process_complete>:
{
    4c9e:	b510      	push	{r4, lr}
    4ca0:	4604      	mov	r4, r0
    4ca2:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4ca4:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    4ca6:	2a00      	cmp	r2, #0
    4ca8:	db07      	blt.n	4cba <process_complete+0x1c>
    4caa:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    4cae:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    4cb0:	2a01      	cmp	r2, #1
    4cb2:	d90e      	bls.n	4cd2 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    4cb4:	2b04      	cmp	r3, #4
    4cb6:	d036      	beq.n	4d26 <process_complete+0x88>
}
    4cb8:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
    4cba:	e9d0 0100 	ldrd	r0, r1, [r0]
    4cbe:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    4cc2:	2300      	movs	r3, #0
    4cc4:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    4cc6:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    4cc8:	2101      	movs	r1, #1
    4cca:	4620      	mov	r0, r4
    4ccc:	f7ff ffa4 	bl	4c18 <set_state>
    4cd0:	e7f2      	b.n	4cb8 <process_complete+0x1a>
		*clients = mgr->clients;
    4cd2:	e9d0 0100 	ldrd	r0, r1, [r0]
    4cd6:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    4cda:	2200      	movs	r2, #0
    4cdc:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    4cde:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    4ce0:	2b06      	cmp	r3, #6
    4ce2:	d11b      	bne.n	4d1c <process_complete+0x7e>
	return list->head;
    4ce4:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4ce8:	b153      	cbz	r3, 4d00 <process_complete+0x62>
				mgr->refs += 1U;
    4cea:	8b62      	ldrh	r2, [r4, #26]
    4cec:	3201      	adds	r2, #1
    4cee:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4cf0:	461a      	mov	r2, r3
	return node->next;
    4cf2:	681b      	ldr	r3, [r3, #0]
    4cf4:	2b00      	cmp	r3, #0
    4cf6:	d0f7      	beq.n	4ce8 <process_complete+0x4a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4cf8:	2a00      	cmp	r2, #0
    4cfa:	d1f5      	bne.n	4ce8 <process_complete+0x4a>
    4cfc:	4613      	mov	r3, r2
    4cfe:	e7f3      	b.n	4ce8 <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
    4d00:	2102      	movs	r1, #2
    4d02:	4620      	mov	r0, r4
    4d04:	f7ff ff88 	bl	4c18 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4d08:	4620      	mov	r0, r4
    4d0a:	f7ff ffaf 	bl	4c6c <process_recheck>
    4d0e:	2800      	cmp	r0, #0
    4d10:	d0d2      	beq.n	4cb8 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    4d12:	8b23      	ldrh	r3, [r4, #24]
    4d14:	f043 0320 	orr.w	r3, r3, #32
    4d18:	8323      	strh	r3, [r4, #24]
    4d1a:	e7cd      	b.n	4cb8 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    4d1c:	2100      	movs	r1, #0
    4d1e:	4620      	mov	r0, r4
    4d20:	f7ff ff7a 	bl	4c18 <set_state>
    4d24:	e7f0      	b.n	4d08 <process_complete+0x6a>
		set_state(mgr, ONOFF_STATE_OFF);
    4d26:	2100      	movs	r1, #0
    4d28:	f7ff ff76 	bl	4c18 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4d2c:	4620      	mov	r0, r4
    4d2e:	f7ff ff9d 	bl	4c6c <process_recheck>
    4d32:	2800      	cmp	r0, #0
    4d34:	d0c0      	beq.n	4cb8 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    4d36:	8b23      	ldrh	r3, [r4, #24]
    4d38:	f043 0320 	orr.w	r3, r3, #32
    4d3c:	8323      	strh	r3, [r4, #24]
}
    4d3e:	e7bb      	b.n	4cb8 <process_complete+0x1a>

00004d40 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    4d40:	b150      	cbz	r0, 4d58 <validate_args+0x18>
{
    4d42:	b510      	push	{r4, lr}
    4d44:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    4d46:	b151      	cbz	r1, 4d5e <validate_args+0x1e>
	int rv = sys_notify_validate(&cli->notify);
    4d48:	1d08      	adds	r0, r1, #4
    4d4a:	f000 f8c4 	bl	4ed6 <sys_notify_validate>
	if ((rv == 0)
    4d4e:	b910      	cbnz	r0, 4d56 <validate_args+0x16>
	    && ((cli->notify.flags
    4d50:	68a3      	ldr	r3, [r4, #8]
    4d52:	2b03      	cmp	r3, #3
    4d54:	d806      	bhi.n	4d64 <validate_args+0x24>
}
    4d56:	bd10      	pop	{r4, pc}
		return -EINVAL;
    4d58:	f06f 0015 	mvn.w	r0, #21
}
    4d5c:	4770      	bx	lr
		return -EINVAL;
    4d5e:	f06f 0015 	mvn.w	r0, #21
    4d62:	e7f8      	b.n	4d56 <validate_args+0x16>
		rv = -EINVAL;
    4d64:	f06f 0015 	mvn.w	r0, #21
    4d68:	e7f5      	b.n	4d56 <validate_args+0x16>

00004d6a <notify_one>:
{
    4d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d6e:	4607      	mov	r7, r0
    4d70:	460c      	mov	r4, r1
    4d72:	4616      	mov	r6, r2
    4d74:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4d76:	4619      	mov	r1, r3
    4d78:	1d20      	adds	r0, r4, #4
    4d7a:	f000 f8c3 	bl	4f04 <sys_notify_finalize>
	if (cb) {
    4d7e:	b128      	cbz	r0, 4d8c <notify_one+0x22>
    4d80:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    4d82:	462b      	mov	r3, r5
    4d84:	4632      	mov	r2, r6
    4d86:	4621      	mov	r1, r4
    4d88:	4638      	mov	r0, r7
    4d8a:	47c0      	blx	r8
}
    4d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004d90 <notify_all>:
{
    4d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d94:	4680      	mov	r8, r0
    4d96:	460c      	mov	r4, r1
    4d98:	4617      	mov	r7, r2
    4d9a:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    4d9c:	e004      	b.n	4da8 <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    4d9e:	4633      	mov	r3, r6
    4da0:	463a      	mov	r2, r7
    4da2:	4640      	mov	r0, r8
    4da4:	f7ff ffe1 	bl	4d6a <notify_one>
	return list->head;
    4da8:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    4daa:	b131      	cbz	r1, 4dba <notify_all+0x2a>
	return node->next;
    4dac:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    4dae:	6025      	str	r5, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    4db0:	6863      	ldr	r3, [r4, #4]
    4db2:	428b      	cmp	r3, r1
    4db4:	d1f3      	bne.n	4d9e <notify_all+0xe>
	list->tail = node;
    4db6:	6065      	str	r5, [r4, #4]
}
    4db8:	e7f1      	b.n	4d9e <notify_all+0xe>
}
    4dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004dbe <transition_complete>:
{
    4dbe:	b508      	push	{r3, lr}
	__asm__ volatile(
    4dc0:	f04f 0c20 	mov.w	ip, #32
    4dc4:	f3ef 8211 	mrs	r2, BASEPRI
    4dc8:	f38c 8812 	msr	BASEPRI_MAX, ip
    4dcc:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    4dd0:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    4dd2:	2101      	movs	r1, #1
    4dd4:	f7fb fb4e 	bl	474 <process_event>
}
    4dd8:	bd08      	pop	{r3, pc}

00004dda <onoff_manager_init>:
	if ((mgr == NULL)
    4dda:	4603      	mov	r3, r0
    4ddc:	b170      	cbz	r0, 4dfc <onoff_manager_init+0x22>
	    || (transitions == NULL)
    4dde:	b181      	cbz	r1, 4e02 <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
    4de0:	680a      	ldr	r2, [r1, #0]
    4de2:	b18a      	cbz	r2, 4e08 <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
    4de4:	684a      	ldr	r2, [r1, #4]
    4de6:	b192      	cbz	r2, 4e0e <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4de8:	2000      	movs	r0, #0
    4dea:	6018      	str	r0, [r3, #0]
    4dec:	6058      	str	r0, [r3, #4]
    4dee:	6098      	str	r0, [r3, #8]
    4df0:	60d8      	str	r0, [r3, #12]
    4df2:	6118      	str	r0, [r3, #16]
    4df4:	6158      	str	r0, [r3, #20]
    4df6:	6198      	str	r0, [r3, #24]
    4df8:	6119      	str	r1, [r3, #16]
	return 0;
    4dfa:	4770      	bx	lr
		return -EINVAL;
    4dfc:	f06f 0015 	mvn.w	r0, #21
    4e00:	4770      	bx	lr
    4e02:	f06f 0015 	mvn.w	r0, #21
    4e06:	4770      	bx	lr
    4e08:	f06f 0015 	mvn.w	r0, #21
    4e0c:	4770      	bx	lr
    4e0e:	f06f 0015 	mvn.w	r0, #21
}
    4e12:	4770      	bx	lr

00004e14 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    4e14:	b570      	push	{r4, r5, r6, lr}
    4e16:	4605      	mov	r5, r0
    4e18:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4e1a:	f7ff ff91 	bl	4d40 <validate_args>

	if (rv < 0) {
    4e1e:	1e04      	subs	r4, r0, #0
    4e20:	db30      	blt.n	4e84 <onoff_request+0x70>
    4e22:	f04f 0320 	mov.w	r3, #32
    4e26:	f3ef 8211 	mrs	r2, BASEPRI
    4e2a:	f383 8812 	msr	BASEPRI_MAX, r3
    4e2e:	f3bf 8f6f 	isb	sy
    4e32:	4696      	mov	lr, r2
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4e34:	f8b5 c018 	ldrh.w	ip, [r5, #24]
    4e38:	f00c 0c07 	and.w	ip, ip, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4e3c:	8b6b      	ldrh	r3, [r5, #26]
    4e3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    4e42:	428b      	cmp	r3, r1
    4e44:	d02c      	beq.n	4ea0 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    4e46:	4664      	mov	r4, ip
	if (state == ONOFF_STATE_ON) {
    4e48:	f1bc 0f02 	cmp.w	ip, #2
    4e4c:	d008      	beq.n	4e60 <onoff_request+0x4c>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    4e4e:	f1bc 0f06 	cmp.w	ip, #6
    4e52:	d819      	bhi.n	4e88 <onoff_request+0x74>
    4e54:	e8df f00c 	tbb	[pc, ip]
    4e58:	1818181e 	.word	0x1818181e
    4e5c:	2a1e      	.short	0x2a1e
    4e5e:	1e          	.byte	0x1e
    4e5f:	00          	.byte	0x00
		mgr->refs += 1U;
    4e60:	3301      	adds	r3, #1
    4e62:	836b      	strh	r3, [r5, #26]
		notify = true;
    4e64:	2301      	movs	r3, #1
	bool start = false;             /* trigger a start transition */
    4e66:	2100      	movs	r1, #0
	bool add_client = false;        /* add client to pending list */
    4e68:	4608      	mov	r0, r1
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
	}

out:
	if (add_client) {
    4e6a:	b128      	cbz	r0, 4e78 <onoff_request+0x64>
	parent->next = child;
    4e6c:	2000      	movs	r0, #0
    4e6e:	6030      	str	r0, [r6, #0]
	return list->tail;
    4e70:	6868      	ldr	r0, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    4e72:	b308      	cbz	r0, 4eb8 <onoff_request+0xa4>
	parent->next = child;
    4e74:	6006      	str	r6, [r0, #0]
	list->tail = node;
    4e76:	606e      	str	r6, [r5, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    4e78:	bb09      	cbnz	r1, 4ebe <onoff_request+0xaa>
	__asm__ volatile(
    4e7a:	f38e 8811 	msr	BASEPRI, lr
    4e7e:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    4e82:	bb0b      	cbnz	r3, 4ec8 <onoff_request+0xb4>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    4e84:	4620      	mov	r0, r4
    4e86:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    4e88:	f06f 0404 	mvn.w	r4, #4
    4e8c:	2300      	movs	r3, #0
    4e8e:	4619      	mov	r1, r3
    4e90:	4618      	mov	r0, r3
    4e92:	e7ea      	b.n	4e6a <onoff_request+0x56>
		start = (state == ONOFF_STATE_OFF);
    4e94:	fabc f18c 	clz	r1, ip
    4e98:	0949      	lsrs	r1, r1, #5
	bool notify = false;            /* do client notification */
    4e9a:	2300      	movs	r3, #0
		add_client = true;
    4e9c:	2001      	movs	r0, #1
    4e9e:	e7e4      	b.n	4e6a <onoff_request+0x56>
		rv = -EAGAIN;
    4ea0:	f06f 040a 	mvn.w	r4, #10
	bool notify = false;            /* do client notification */
    4ea4:	2300      	movs	r3, #0
	bool start = false;             /* trigger a start transition */
    4ea6:	4619      	mov	r1, r3
	bool add_client = false;        /* add client to pending list */
    4ea8:	4618      	mov	r0, r3
    4eaa:	e7de      	b.n	4e6a <onoff_request+0x56>
	if (state == ONOFF_STATE_ON) {
    4eac:	f06f 0485 	mvn.w	r4, #133	; 0x85
    4eb0:	2300      	movs	r3, #0
    4eb2:	4619      	mov	r1, r3
    4eb4:	4618      	mov	r0, r3
    4eb6:	e7d8      	b.n	4e6a <onoff_request+0x56>
    4eb8:	606e      	str	r6, [r5, #4]
	list->head = node;
    4eba:	602e      	str	r6, [r5, #0]
}
    4ebc:	e7dc      	b.n	4e78 <onoff_request+0x64>
		process_event(mgr, EVT_RECHECK, key);
    4ebe:	2102      	movs	r1, #2
    4ec0:	4628      	mov	r0, r5
    4ec2:	f7fb fad7 	bl	474 <process_event>
    4ec6:	e7dd      	b.n	4e84 <onoff_request+0x70>
			notify_one(mgr, cli, state, 0);
    4ec8:	2300      	movs	r3, #0
    4eca:	4662      	mov	r2, ip
    4ecc:	4631      	mov	r1, r6
    4ece:	4628      	mov	r0, r5
    4ed0:	f7ff ff4b 	bl	4d6a <notify_one>
    4ed4:	e7d6      	b.n	4e84 <onoff_request+0x70>

00004ed6 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4ed6:	4602      	mov	r2, r0
    4ed8:	b158      	cbz	r0, 4ef2 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4eda:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4edc:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4ee0:	2b01      	cmp	r3, #1
    4ee2:	d003      	beq.n	4eec <sys_notify_validate+0x16>
    4ee4:	2b03      	cmp	r3, #3
    4ee6:	d107      	bne.n	4ef8 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4ee8:	6803      	ldr	r3, [r0, #0]
    4eea:	b143      	cbz	r3, 4efe <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4eec:	2000      	movs	r0, #0
    4eee:	6090      	str	r0, [r2, #8]
    4ef0:	4770      	bx	lr
		return -EINVAL;
    4ef2:	f06f 0015 	mvn.w	r0, #21
    4ef6:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    4ef8:	f06f 0015 	mvn.w	r0, #21
    4efc:	4770      	bx	lr
			rv = -EINVAL;
    4efe:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4f02:	4770      	bx	lr

00004f04 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    4f04:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4f06:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4f08:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4f0c:	6081      	str	r1, [r0, #8]
	switch (method) {
    4f0e:	2a03      	cmp	r2, #3
    4f10:	d103      	bne.n	4f1a <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4f12:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4f14:	2200      	movs	r2, #0
    4f16:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4f18:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    4f1a:	2000      	movs	r0, #0
    4f1c:	e7fa      	b.n	4f14 <sys_notify_finalize+0x10>

00004f1e <extract_decimal>:
{
    4f1e:	4684      	mov	ip, r0
	const char *sp = *str;
    4f20:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    4f22:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    4f24:	e006      	b.n	4f34 <extract_decimal+0x16>
		val = 10U * val + *sp++ - '0';
    4f26:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4f2a:	3201      	adds	r2, #1
    4f2c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    4f30:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    4f34:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    4f36:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    4f3a:	2909      	cmp	r1, #9
    4f3c:	d9f3      	bls.n	4f26 <extract_decimal+0x8>
	*str = sp;
    4f3e:	f8cc 2000 	str.w	r2, [ip]
}
    4f42:	4770      	bx	lr

00004f44 <extract_width>:
{
    4f44:	b530      	push	{r4, r5, lr}
    4f46:	b083      	sub	sp, #12
    4f48:	4604      	mov	r4, r0
    4f4a:	9101      	str	r1, [sp, #4]
	conv->width_present = true;
    4f4c:	7803      	ldrb	r3, [r0, #0]
    4f4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4f52:	7003      	strb	r3, [r0, #0]
	if (*sp == '*') {
    4f54:	460d      	mov	r5, r1
    4f56:	780b      	ldrb	r3, [r1, #0]
    4f58:	2b2a      	cmp	r3, #42	; 0x2a
    4f5a:	d018      	beq.n	4f8e <extract_width+0x4a>
	size_t width = extract_decimal(&sp);
    4f5c:	a801      	add	r0, sp, #4
    4f5e:	f7ff ffde 	bl	4f1e <extract_decimal>
	if (sp != wp) {
    4f62:	9b01      	ldr	r3, [sp, #4]
    4f64:	429d      	cmp	r5, r3
    4f66:	d00f      	beq.n	4f88 <extract_width+0x44>
		conv->width_present = true;
    4f68:	7823      	ldrb	r3, [r4, #0]
    4f6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4f6e:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
    4f70:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
    4f72:	b2db      	uxtb	r3, r3
    4f74:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    4f78:	2800      	cmp	r0, #0
    4f7a:	db10      	blt.n	4f9e <extract_width+0x5a>
    4f7c:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    4f7e:	4313      	orrs	r3, r2
    4f80:	7822      	ldrb	r2, [r4, #0]
    4f82:	f363 0241 	bfi	r2, r3, #1, #1
    4f86:	7022      	strb	r2, [r4, #0]
	return sp;
    4f88:	9801      	ldr	r0, [sp, #4]
}
    4f8a:	b003      	add	sp, #12
    4f8c:	bd30      	pop	{r4, r5, pc}
		conv->width_star = true;
    4f8e:	7843      	ldrb	r3, [r0, #1]
    4f90:	f043 0301 	orr.w	r3, r3, #1
    4f94:	7043      	strb	r3, [r0, #1]
		return ++sp;
    4f96:	4608      	mov	r0, r1
    4f98:	3001      	adds	r0, #1
    4f9a:	9001      	str	r0, [sp, #4]
    4f9c:	e7f5      	b.n	4f8a <extract_width+0x46>
				      || (width != (size_t)conv->width_value));
    4f9e:	2201      	movs	r2, #1
    4fa0:	e7ed      	b.n	4f7e <extract_width+0x3a>

00004fa2 <extract_prec>:
{
    4fa2:	b510      	push	{r4, lr}
    4fa4:	b082      	sub	sp, #8
    4fa6:	9101      	str	r1, [sp, #4]
	conv->prec_present = (*sp == '.');
    4fa8:	780b      	ldrb	r3, [r1, #0]
    4faa:	2b2e      	cmp	r3, #46	; 0x2e
    4fac:	bf14      	ite	ne
    4fae:	2300      	movne	r3, #0
    4fb0:	2301      	moveq	r3, #1
    4fb2:	7842      	ldrb	r2, [r0, #1]
    4fb4:	f363 0241 	bfi	r2, r3, #1, #1
    4fb8:	7042      	strb	r2, [r0, #1]
	if (!conv->prec_present) {
    4fba:	b1c3      	cbz	r3, 4fee <extract_prec+0x4c>
    4fbc:	4604      	mov	r4, r0
	++sp;
    4fbe:	9b01      	ldr	r3, [sp, #4]
    4fc0:	1c5a      	adds	r2, r3, #1
    4fc2:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
    4fc4:	785b      	ldrb	r3, [r3, #1]
    4fc6:	2b2a      	cmp	r3, #42	; 0x2a
    4fc8:	d013      	beq.n	4ff2 <extract_prec+0x50>
	size_t prec = extract_decimal(&sp);
    4fca:	a801      	add	r0, sp, #4
    4fcc:	f7ff ffa7 	bl	4f1e <extract_decimal>
	conv->prec_value = prec;
    4fd0:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
    4fd2:	7823      	ldrb	r3, [r4, #0]
    4fd4:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    4fd8:	2800      	cmp	r0, #0
    4fda:	db12      	blt.n	5002 <extract_prec+0x60>
    4fdc:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    4fde:	4313      	orrs	r3, r2
    4fe0:	7822      	ldrb	r2, [r4, #0]
    4fe2:	f363 0241 	bfi	r2, r3, #1, #1
    4fe6:	7022      	strb	r2, [r4, #0]
	return sp;
    4fe8:	9801      	ldr	r0, [sp, #4]
}
    4fea:	b002      	add	sp, #8
    4fec:	bd10      	pop	{r4, pc}
		return sp;
    4fee:	4608      	mov	r0, r1
    4ff0:	e7fb      	b.n	4fea <extract_prec+0x48>
		conv->prec_star = true;
    4ff2:	7843      	ldrb	r3, [r0, #1]
    4ff4:	f043 0304 	orr.w	r3, r3, #4
    4ff8:	7043      	strb	r3, [r0, #1]
		return ++sp;
    4ffa:	4610      	mov	r0, r2
    4ffc:	3001      	adds	r0, #1
    4ffe:	9001      	str	r0, [sp, #4]
    5000:	e7f3      	b.n	4fea <extract_prec+0x48>
			      || (prec != (size_t)conv->prec_value));
    5002:	2201      	movs	r2, #1
    5004:	e7eb      	b.n	4fde <extract_prec+0x3c>

00005006 <extract_length>:
{
    5006:	4602      	mov	r2, r0
	switch (*sp) {
    5008:	780b      	ldrb	r3, [r1, #0]
    500a:	3b4c      	subs	r3, #76	; 0x4c
    500c:	2b2e      	cmp	r3, #46	; 0x2e
    500e:	d85b      	bhi.n	50c8 <extract_length+0xc2>
    5010:	e8df f003 	tbb	[pc, r3]
    5014:	5a5a5a4f 	.word	0x5a5a5a4f
    5018:	5a5a5a5a 	.word	0x5a5a5a5a
    501c:	5a5a5a5a 	.word	0x5a5a5a5a
    5020:	5a5a5a5a 	.word	0x5a5a5a5a
    5024:	5a5a5a5a 	.word	0x5a5a5a5a
    5028:	5a5a5a5a 	.word	0x5a5a5a5a
    502c:	5a5a5a5a 	.word	0x5a5a5a5a
    5030:	5a3a5a18 	.word	0x5a3a5a18
    5034:	5a5a5a29 	.word	0x5a5a5a29
    5038:	5a5a5a5a 	.word	0x5a5a5a5a
    503c:	5a5a5a48 	.word	0x5a5a5a48
    5040:	5a5a      	.short	0x5a5a
    5042:	41          	.byte	0x41
    5043:	00          	.byte	0x00
		if (*++sp == 'h') {
    5044:	1c48      	adds	r0, r1, #1
    5046:	784b      	ldrb	r3, [r1, #1]
    5048:	2b68      	cmp	r3, #104	; 0x68
    504a:	d005      	beq.n	5058 <extract_length+0x52>
			conv->length_mod = LENGTH_H;
    504c:	7853      	ldrb	r3, [r2, #1]
    504e:	2102      	movs	r1, #2
    5050:	f361 03c6 	bfi	r3, r1, #3, #4
    5054:	7053      	strb	r3, [r2, #1]
    5056:	4770      	bx	lr
			conv->length_mod = LENGTH_HH;
    5058:	7853      	ldrb	r3, [r2, #1]
    505a:	2001      	movs	r0, #1
    505c:	f360 03c6 	bfi	r3, r0, #3, #4
    5060:	7053      	strb	r3, [r2, #1]
			++sp;
    5062:	1c88      	adds	r0, r1, #2
    5064:	4770      	bx	lr
		if (*++sp == 'l') {
    5066:	1c48      	adds	r0, r1, #1
    5068:	784b      	ldrb	r3, [r1, #1]
    506a:	2b6c      	cmp	r3, #108	; 0x6c
    506c:	d005      	beq.n	507a <extract_length+0x74>
			conv->length_mod = LENGTH_L;
    506e:	7853      	ldrb	r3, [r2, #1]
    5070:	2103      	movs	r1, #3
    5072:	f361 03c6 	bfi	r3, r1, #3, #4
    5076:	7053      	strb	r3, [r2, #1]
    5078:	4770      	bx	lr
			conv->length_mod = LENGTH_LL;
    507a:	7853      	ldrb	r3, [r2, #1]
    507c:	2004      	movs	r0, #4
    507e:	f360 03c6 	bfi	r3, r0, #3, #4
    5082:	7053      	strb	r3, [r2, #1]
			++sp;
    5084:	1c88      	adds	r0, r1, #2
    5086:	4770      	bx	lr
		conv->length_mod = LENGTH_J;
    5088:	7853      	ldrb	r3, [r2, #1]
    508a:	2005      	movs	r0, #5
    508c:	f360 03c6 	bfi	r3, r0, #3, #4
    5090:	7053      	strb	r3, [r2, #1]
		++sp;
    5092:	1c48      	adds	r0, r1, #1
		break;
    5094:	4770      	bx	lr
		conv->length_mod = LENGTH_Z;
    5096:	7853      	ldrb	r3, [r2, #1]
    5098:	2006      	movs	r0, #6
    509a:	f360 03c6 	bfi	r3, r0, #3, #4
    509e:	7053      	strb	r3, [r2, #1]
		++sp;
    50a0:	1c48      	adds	r0, r1, #1
		break;
    50a2:	4770      	bx	lr
		conv->length_mod = LENGTH_T;
    50a4:	7853      	ldrb	r3, [r2, #1]
    50a6:	2007      	movs	r0, #7
    50a8:	f360 03c6 	bfi	r3, r0, #3, #4
    50ac:	7053      	strb	r3, [r2, #1]
		++sp;
    50ae:	1c48      	adds	r0, r1, #1
		break;
    50b0:	4770      	bx	lr
		conv->length_mod = LENGTH_UPPER_L;
    50b2:	7853      	ldrb	r3, [r2, #1]
    50b4:	2008      	movs	r0, #8
    50b6:	f360 03c6 	bfi	r3, r0, #3, #4
    50ba:	7053      	strb	r3, [r2, #1]
		++sp;
    50bc:	1c48      	adds	r0, r1, #1
		conv->unsupported = true;
    50be:	7813      	ldrb	r3, [r2, #0]
    50c0:	f043 0302 	orr.w	r3, r3, #2
    50c4:	7013      	strb	r3, [r2, #0]
		break;
    50c6:	4770      	bx	lr
		conv->length_mod = LENGTH_NONE;
    50c8:	7853      	ldrb	r3, [r2, #1]
    50ca:	f36f 03c6 	bfc	r3, #3, #4
    50ce:	7053      	strb	r3, [r2, #1]
		break;
    50d0:	4608      	mov	r0, r1
}
    50d2:	4770      	bx	lr

000050d4 <extract_specifier>:
{
    50d4:	b500      	push	{lr}
    50d6:	4602      	mov	r2, r0
	conv->specifier = *sp++;
    50d8:	4608      	mov	r0, r1
    50da:	f810 3b01 	ldrb.w	r3, [r0], #1
    50de:	70d3      	strb	r3, [r2, #3]
	switch (conv->specifier) {
    50e0:	2b78      	cmp	r3, #120	; 0x78
    50e2:	d817      	bhi.n	5114 <extract_specifier+0x40>
    50e4:	2b6e      	cmp	r3, #110	; 0x6e
    50e6:	d229      	bcs.n	513c <extract_specifier+0x68>
    50e8:	2b69      	cmp	r3, #105	; 0x69
    50ea:	d813      	bhi.n	5114 <extract_specifier+0x40>
    50ec:	2b58      	cmp	r3, #88	; 0x58
    50ee:	d317      	bcc.n	5120 <extract_specifier+0x4c>
    50f0:	f1a3 0c58 	sub.w	ip, r3, #88	; 0x58
    50f4:	fa5f fc8c 	uxtb.w	ip, ip
    50f8:	2101      	movs	r1, #1
    50fa:	fa01 f10c 	lsl.w	r1, r1, ip
    50fe:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    5102:	d114      	bne.n	512e <extract_specifier+0x5a>
    5104:	f640 0c01 	movw	ip, #2049	; 0x801
    5108:	ea11 0f0c 	tst.w	r1, ip
    510c:	d155      	bne.n	51ba <extract_specifier+0xe6>
    510e:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    5112:	d13a      	bne.n	518a <extract_specifier+0xb6>
		conv->invalid = true;
    5114:	7813      	ldrb	r3, [r2, #0]
    5116:	f043 0301 	orr.w	r3, r3, #1
    511a:	7013      	strb	r3, [r2, #0]
	bool unsupported = false;
    511c:	2100      	movs	r1, #0
		break;
    511e:	e042      	b.n	51a6 <extract_specifier+0xd2>
	switch (conv->specifier) {
    5120:	2b41      	cmp	r3, #65	; 0x41
    5122:	d004      	beq.n	512e <extract_specifier+0x5a>
    5124:	d3f6      	bcc.n	5114 <extract_specifier+0x40>
    5126:	3b45      	subs	r3, #69	; 0x45
    5128:	b2db      	uxtb	r3, r3
    512a:	2b02      	cmp	r3, #2
    512c:	d8f2      	bhi.n	5114 <extract_specifier+0x40>
		conv->specifier_cat = SPECIFIER_FP;
    512e:	7893      	ldrb	r3, [r2, #2]
    5130:	2104      	movs	r1, #4
    5132:	f361 0302 	bfi	r3, r1, #0, #3
    5136:	7093      	strb	r3, [r2, #2]
			unsupported = true;
    5138:	2101      	movs	r1, #1
			break;
    513a:	e034      	b.n	51a6 <extract_specifier+0xd2>
	switch (conv->specifier) {
    513c:	f1a3 016e 	sub.w	r1, r3, #110	; 0x6e
    5140:	b2c9      	uxtb	r1, r1
    5142:	f04f 0c01 	mov.w	ip, #1
    5146:	fa0c fc01 	lsl.w	ip, ip, r1
    514a:	f240 4182 	movw	r1, #1154	; 0x482
    514e:	ea1c 0f01 	tst.w	ip, r1
    5152:	bf14      	ite	ne
    5154:	f04f 0e01 	movne.w	lr, #1
    5158:	f04f 0e00 	moveq.w	lr, #0
    515c:	d12d      	bne.n	51ba <extract_specifier+0xe6>
    515e:	f01c 0f24 	tst.w	ip, #36	; 0x24
    5162:	bf14      	ite	ne
    5164:	2101      	movne	r1, #1
    5166:	2100      	moveq	r1, #0
    5168:	d139      	bne.n	51de <extract_specifier+0x10a>
    516a:	f01c 0c01 	ands.w	ip, ip, #1
    516e:	d0d1      	beq.n	5114 <extract_specifier+0x40>
		conv->specifier_cat = SPECIFIER_PTR;
    5170:	7893      	ldrb	r3, [r2, #2]
    5172:	f04f 0e03 	mov.w	lr, #3
    5176:	f36e 0302 	bfi	r3, lr, #0, #3
    517a:	7093      	strb	r3, [r2, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    517c:	7853      	ldrb	r3, [r2, #1]
    517e:	f003 0378 	and.w	r3, r3, #120	; 0x78
    5182:	2b40      	cmp	r3, #64	; 0x40
    5184:	d10f      	bne.n	51a6 <extract_specifier+0xd2>
			unsupported = true;
    5186:	4661      	mov	r1, ip
    5188:	e00d      	b.n	51a6 <extract_specifier+0xd2>
		conv->specifier_cat = SPECIFIER_SINT;
    518a:	7891      	ldrb	r1, [r2, #2]
    518c:	f04f 0c01 	mov.w	ip, #1
    5190:	f36c 0102 	bfi	r1, ip, #0, #3
    5194:	7091      	strb	r1, [r2, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    5196:	7851      	ldrb	r1, [r2, #1]
    5198:	f001 0178 	and.w	r1, r1, #120	; 0x78
    519c:	2940      	cmp	r1, #64	; 0x40
    519e:	d013      	beq.n	51c8 <extract_specifier+0xf4>
		if (conv->specifier == 'c') {
    51a0:	2b63      	cmp	r3, #99	; 0x63
    51a2:	d018      	beq.n	51d6 <extract_specifier+0x102>
	bool unsupported = false;
    51a4:	2100      	movs	r1, #0
	conv->unsupported |= unsupported;
    51a6:	7813      	ldrb	r3, [r2, #0]
    51a8:	f3c3 0c40 	ubfx	ip, r3, #1, #1
    51ac:	ea41 010c 	orr.w	r1, r1, ip
    51b0:	f361 0341 	bfi	r3, r1, #1, #1
    51b4:	7013      	strb	r3, [r2, #0]
}
    51b6:	f85d fb04 	ldr.w	pc, [sp], #4
		conv->specifier_cat = SPECIFIER_UINT;
    51ba:	7891      	ldrb	r1, [r2, #2]
    51bc:	f04f 0c02 	mov.w	ip, #2
    51c0:	f36c 0102 	bfi	r1, ip, #0, #3
    51c4:	7091      	strb	r1, [r2, #2]
    51c6:	e7e6      	b.n	5196 <extract_specifier+0xc2>
			conv->invalid = true;
    51c8:	f892 c000 	ldrb.w	ip, [r2]
    51cc:	f04c 0c01 	orr.w	ip, ip, #1
    51d0:	f882 c000 	strb.w	ip, [r2]
    51d4:	e7e4      	b.n	51a0 <extract_specifier+0xcc>
			unsupported = (conv->length_mod != LENGTH_NONE);
    51d6:	3900      	subs	r1, #0
    51d8:	bf18      	it	ne
    51da:	2101      	movne	r1, #1
    51dc:	e7e3      	b.n	51a6 <extract_specifier+0xd2>
		conv->specifier_cat = SPECIFIER_PTR;
    51de:	7893      	ldrb	r3, [r2, #2]
    51e0:	f04f 0c03 	mov.w	ip, #3
    51e4:	f36c 0302 	bfi	r3, ip, #0, #3
    51e8:	7093      	strb	r3, [r2, #2]
		if (conv->length_mod != LENGTH_NONE) {
    51ea:	7853      	ldrb	r3, [r2, #1]
    51ec:	f013 0f78 	tst.w	r3, #120	; 0x78
    51f0:	d1d9      	bne.n	51a6 <extract_specifier+0xd2>
	bool unsupported = false;
    51f2:	4671      	mov	r1, lr
    51f4:	e7d7      	b.n	51a6 <extract_specifier+0xd2>

000051f6 <extract_conversion>:
{
    51f6:	b510      	push	{r4, lr}
    51f8:	4604      	mov	r4, r0
    51fa:	4608      	mov	r0, r1
	*conv = (struct conversion) {
    51fc:	2300      	movs	r3, #0
    51fe:	6023      	str	r3, [r4, #0]
    5200:	6063      	str	r3, [r4, #4]
    5202:	60a3      	str	r3, [r4, #8]
	if (*sp == '%') {
    5204:	784b      	ldrb	r3, [r1, #1]
    5206:	2b25      	cmp	r3, #37	; 0x25
    5208:	d014      	beq.n	5234 <extract_conversion+0x3e>
    520a:	3101      	adds	r1, #1
	sp = extract_flags(conv, sp);
    520c:	4620      	mov	r0, r4
    520e:	f7fb f9e7 	bl	5e0 <extract_flags>
    5212:	4601      	mov	r1, r0
	sp = extract_width(conv, sp);
    5214:	4620      	mov	r0, r4
    5216:	f7ff fe95 	bl	4f44 <extract_width>
    521a:	4601      	mov	r1, r0
	sp = extract_prec(conv, sp);
    521c:	4620      	mov	r0, r4
    521e:	f7ff fec0 	bl	4fa2 <extract_prec>
    5222:	4601      	mov	r1, r0
	sp = extract_length(conv, sp);
    5224:	4620      	mov	r0, r4
    5226:	f7ff feee 	bl	5006 <extract_length>
    522a:	4601      	mov	r1, r0
	sp = extract_specifier(conv, sp);
    522c:	4620      	mov	r0, r4
    522e:	f7ff ff51 	bl	50d4 <extract_specifier>
}
    5232:	bd10      	pop	{r4, pc}
		conv->specifier = *sp++;
    5234:	3002      	adds	r0, #2
    5236:	70e3      	strb	r3, [r4, #3]
		return sp;
    5238:	e7fb      	b.n	5232 <extract_conversion+0x3c>

0000523a <conversion_radix>:
	switch (specifier) {
    523a:	286f      	cmp	r0, #111	; 0x6f
    523c:	d00c      	beq.n	5258 <conversion_radix+0x1e>
    523e:	d905      	bls.n	524c <conversion_radix+0x12>
    5240:	2870      	cmp	r0, #112	; 0x70
    5242:	d00b      	beq.n	525c <conversion_radix+0x22>
    5244:	2878      	cmp	r0, #120	; 0x78
    5246:	d10b      	bne.n	5260 <conversion_radix+0x26>
		return 16;
    5248:	2010      	movs	r0, #16
    524a:	4770      	bx	lr
	switch (specifier) {
    524c:	2858      	cmp	r0, #88	; 0x58
    524e:	d001      	beq.n	5254 <conversion_radix+0x1a>
    5250:	200a      	movs	r0, #10
    5252:	4770      	bx	lr
		return 16;
    5254:	2010      	movs	r0, #16
    5256:	4770      	bx	lr
		return 8;
    5258:	2008      	movs	r0, #8
    525a:	4770      	bx	lr
		return 16;
    525c:	2010      	movs	r0, #16
    525e:	4770      	bx	lr
	switch (specifier) {
    5260:	200a      	movs	r0, #10
}
    5262:	4770      	bx	lr

00005264 <encode_uint>:
{
    5264:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5268:	4605      	mov	r5, r0
    526a:	460c      	mov	r4, r1
    526c:	4693      	mov	fp, r2
    526e:	4699      	mov	r9, r3
    5270:	9f0a      	ldr	r7, [sp, #40]	; 0x28
	bool upcase = isupper((int)conv->specifier);
    5272:	78d0      	ldrb	r0, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    5274:	f1a0 0a41 	sub.w	sl, r0, #65	; 0x41
	const unsigned int radix = conversion_radix(conv->specifier);
    5278:	f7ff ffdf 	bl	523a <conversion_radix>
    527c:	4606      	mov	r6, r0
	char *bp = bps + (bpe - bps);
    527e:	e015      	b.n	52ac <encode_uint+0x48>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5280:	f1ba 0f19 	cmp.w	sl, #25
    5284:	d820      	bhi.n	52c8 <encode_uint+0x64>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    5286:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5288:	3237      	adds	r2, #55	; 0x37
    528a:	b2d2      	uxtb	r2, r2
    528c:	f807 2d01 	strb.w	r2, [r7, #-1]!
		value /= radix;
    5290:	4632      	mov	r2, r6
    5292:	4643      	mov	r3, r8
    5294:	4628      	mov	r0, r5
    5296:	4621      	mov	r1, r4
    5298:	f7fa ff5c 	bl	154 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    529c:	42b5      	cmp	r5, r6
    529e:	f174 0400 	sbcs.w	r4, r4, #0
    52a2:	d315      	bcc.n	52d0 <encode_uint+0x6c>
    52a4:	454f      	cmp	r7, r9
    52a6:	d913      	bls.n	52d0 <encode_uint+0x6c>
		value /= radix;
    52a8:	4605      	mov	r5, r0
    52aa:	460c      	mov	r4, r1
		unsigned int lsv = (unsigned int)(value % radix);
    52ac:	f04f 0800 	mov.w	r8, #0
    52b0:	4632      	mov	r2, r6
    52b2:	4643      	mov	r3, r8
    52b4:	4628      	mov	r0, r5
    52b6:	4621      	mov	r1, r4
    52b8:	f7fa ff4c 	bl	154 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    52bc:	2a09      	cmp	r2, #9
    52be:	d8df      	bhi.n	5280 <encode_uint+0x1c>
    52c0:	b2d2      	uxtb	r2, r2
    52c2:	3230      	adds	r2, #48	; 0x30
    52c4:	b2d2      	uxtb	r2, r2
    52c6:	e7e1      	b.n	528c <encode_uint+0x28>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    52c8:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    52ca:	3257      	adds	r2, #87	; 0x57
    52cc:	b2d2      	uxtb	r2, r2
    52ce:	e7dd      	b.n	528c <encode_uint+0x28>
	if (conv->flag_hash) {
    52d0:	f89b 3000 	ldrb.w	r3, [fp]
    52d4:	f013 0f20 	tst.w	r3, #32
    52d8:	d003      	beq.n	52e2 <encode_uint+0x7e>
		if (radix == 8) {
    52da:	2e08      	cmp	r6, #8
    52dc:	d004      	beq.n	52e8 <encode_uint+0x84>
		} else if (radix == 16) {
    52de:	2e10      	cmp	r6, #16
    52e0:	d009      	beq.n	52f6 <encode_uint+0x92>
}
    52e2:	4638      	mov	r0, r7
    52e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    52e8:	f89b 3002 	ldrb.w	r3, [fp, #2]
    52ec:	f043 0308 	orr.w	r3, r3, #8
    52f0:	f88b 3002 	strb.w	r3, [fp, #2]
    52f4:	e7f5      	b.n	52e2 <encode_uint+0x7e>
			conv->altform_0c = true;
    52f6:	f89b 3002 	ldrb.w	r3, [fp, #2]
    52fa:	f043 0310 	orr.w	r3, r3, #16
    52fe:	f88b 3002 	strb.w	r3, [fp, #2]
    5302:	e7ee      	b.n	52e2 <encode_uint+0x7e>

00005304 <store_count>:
	switch ((enum length_mod_enum)conv->length_mod) {
    5304:	7843      	ldrb	r3, [r0, #1]
    5306:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    530a:	2b07      	cmp	r3, #7
    530c:	d818      	bhi.n	5340 <store_count+0x3c>
    530e:	e8df f003 	tbb	[pc, r3]
    5312:	0604      	.short	0x0604
    5314:	100c0a08 	.word	0x100c0a08
    5318:	1614      	.short	0x1614
		*(int *)dp = count;
    531a:	600a      	str	r2, [r1, #0]
		break;
    531c:	4770      	bx	lr
		*(signed char *)dp = (signed char)count;
    531e:	700a      	strb	r2, [r1, #0]
		break;
    5320:	4770      	bx	lr
		*(short *)dp = (short)count;
    5322:	800a      	strh	r2, [r1, #0]
		break;
    5324:	4770      	bx	lr
		*(long *)dp = (long)count;
    5326:	600a      	str	r2, [r1, #0]
		break;
    5328:	4770      	bx	lr
		*(long long *)dp = (long long)count;
    532a:	17d3      	asrs	r3, r2, #31
    532c:	600a      	str	r2, [r1, #0]
    532e:	604b      	str	r3, [r1, #4]
		break;
    5330:	4770      	bx	lr
		*(intmax_t *)dp = (intmax_t)count;
    5332:	17d3      	asrs	r3, r2, #31
    5334:	600a      	str	r2, [r1, #0]
    5336:	604b      	str	r3, [r1, #4]
		break;
    5338:	4770      	bx	lr
		*(size_t *)dp = (size_t)count;
    533a:	600a      	str	r2, [r1, #0]
		break;
    533c:	4770      	bx	lr
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    533e:	600a      	str	r2, [r1, #0]
}
    5340:	4770      	bx	lr

00005342 <outs>:
{
    5342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5346:	4607      	mov	r7, r0
    5348:	460e      	mov	r6, r1
    534a:	4614      	mov	r4, r2
    534c:	4698      	mov	r8, r3
	size_t count = 0;
    534e:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5350:	e006      	b.n	5360 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    5352:	4631      	mov	r1, r6
    5354:	f814 0b01 	ldrb.w	r0, [r4], #1
    5358:	47b8      	blx	r7
		if (rc < 0) {
    535a:	2800      	cmp	r0, #0
    535c:	db09      	blt.n	5372 <outs+0x30>
		++count;
    535e:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5360:	4544      	cmp	r4, r8
    5362:	d3f6      	bcc.n	5352 <outs+0x10>
    5364:	f1b8 0f00 	cmp.w	r8, #0
    5368:	d102      	bne.n	5370 <outs+0x2e>
    536a:	7823      	ldrb	r3, [r4, #0]
    536c:	2b00      	cmp	r3, #0
    536e:	d1f0      	bne.n	5352 <outs+0x10>
	return (int)count;
    5370:	4628      	mov	r0, r5
}
    5372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005376 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    5376:	4770      	bx	lr

00005378 <arch_busy_wait>:

void arch_busy_wait(uint32_t time_us)
{
    5378:	b508      	push	{r3, lr}
	nrfx_coredep_delay_us(time_us);
    537a:	f7fb fc73 	bl	c64 <nrfx_coredep_delay_us>
}
    537e:	bd08      	pop	{r3, pc}

00005380 <nrf_regulators_system_off>:
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    5380:	2301      	movs	r3, #1
    5382:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5386:	f3bf 8f4f 	dsb	sy
        __WFE();
    538a:	bf20      	wfe
    while (true)
    538c:	e7fd      	b.n	538a <nrf_regulators_system_off+0xa>

0000538e <pm_state_exit_post_ops>:
    538e:	2300      	movs	r3, #0
    5390:	f383 8811 	msr	BASEPRI, r3
    5394:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5398:	4770      	bx	lr

0000539a <atomic_test_and_clear_bit>:
 * @param bit Bit number (starting from 0).
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
    539a:	b500      	push	{lr}
	atomic_val_t mask = ATOMIC_MASK(bit);
    539c:	f001 021f 	and.w	r2, r1, #31
    53a0:	2301      	movs	r3, #1
    53a2:	4093      	lsls	r3, r2
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    53a4:	0949      	lsrs	r1, r1, #5
    53a6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    53aa:	43d9      	mvns	r1, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    53ac:	e8d0 2fef 	ldaex	r2, [r0]
    53b0:	ea02 0c01 	and.w	ip, r2, r1
    53b4:	e8c0 cfee 	stlex	lr, ip, [r0]
    53b8:	f1be 0f00 	cmp.w	lr, #0
    53bc:	d1f6      	bne.n	53ac <atomic_test_and_clear_bit+0x12>

	return (old & mask) != 0;
    53be:	4213      	tst	r3, r2
}
    53c0:	bf14      	ite	ne
    53c2:	2001      	movne	r0, #1
    53c4:	2000      	moveq	r0, #0
    53c6:	f85d fb04 	ldr.w	pc, [sp], #4

000053ca <atomic_set_bit>:
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    53ca:	f001 021f 	and.w	r2, r1, #31
    53ce:	2301      	movs	r3, #1
    53d0:	4093      	lsls	r3, r2

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    53d2:	0949      	lsrs	r1, r1, #5
    53d4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    53d8:	e8d0 2fef 	ldaex	r2, [r0]
    53dc:	431a      	orrs	r2, r3
    53de:	e8c0 2fe1 	stlex	r1, r2, [r0]
    53e2:	2900      	cmp	r1, #0
    53e4:	d1f8      	bne.n	53d8 <atomic_set_bit+0xe>
}
    53e6:	4770      	bx	lr

000053e8 <pm_policy_state_lock_is_active>:
			return (atomic_get(&substate_lock_t[i].lock) != 0);
		}
	}

	return false;
}
    53e8:	2000      	movs	r0, #0
    53ea:	4770      	bx	lr

000053ec <abort_function>:
{
    53ec:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    53ee:	2000      	movs	r0, #0
    53f0:	f7fb fc24 	bl	c3c <sys_reboot>

000053f4 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    53f4:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    53f6:	f001 f800 	bl	63fa <z_fatal_error>
}
    53fa:	bd08      	pop	{r3, pc}

000053fc <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    53fc:	b508      	push	{r3, lr}
    53fe:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    5400:	6800      	ldr	r0, [r0, #0]
    5402:	f7ff fff7 	bl	53f4 <z_arm_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    5406:	bd08      	pop	{r3, pc}

00005408 <arch_irq_enable>:
{
    5408:	b508      	push	{r3, lr}
	NVIC_EnableIRQ((IRQn_Type)irq);
    540a:	b240      	sxtb	r0, r0
    540c:	f7fb ff7c 	bl	1308 <__NVIC_EnableIRQ>
}
    5410:	bd08      	pop	{r3, pc}

00005412 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    5412:	b508      	push	{r3, lr}
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    5414:	3101      	adds	r1, #1
    5416:	b240      	sxtb	r0, r0
    5418:	f7fb ff84 	bl	1324 <__NVIC_SetPriority>
}
    541c:	bd08      	pop	{r3, pc}

0000541e <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    541e:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5420:	2100      	movs	r1, #0
    5422:	2001      	movs	r0, #1
    5424:	f7ff ffe6 	bl	53f4 <z_arm_fatal_error>
}
    5428:	bd08      	pop	{r3, pc}

0000542a <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    542a:	b508      	push	{r3, lr}
	handler();
    542c:	f7fb ff9c 	bl	1368 <z_SysNmiOnReset>
	z_arm_int_exit();
    5430:	f7fc f86c 	bl	150c <z_arm_exc_exit>
}
    5434:	bd08      	pop	{r3, pc}

00005436 <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
    5436:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    543a:	f383 880b 	msr	PSPLIM, r3
}
    543e:	4770      	bx	lr

00005440 <memory_fault_recoverable>:
}
    5440:	2000      	movs	r0, #0
    5442:	4770      	bx	lr

00005444 <debug_monitor>:
	*recoverable = false;
    5444:	2300      	movs	r3, #0
    5446:	700b      	strb	r3, [r1, #0]
}
    5448:	4770      	bx	lr

0000544a <fault_handle>:
{
    544a:	b508      	push	{r3, lr}
	*recoverable = false;
    544c:	2300      	movs	r3, #0
    544e:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    5450:	1ecb      	subs	r3, r1, #3
    5452:	2b09      	cmp	r3, #9
    5454:	d81a      	bhi.n	548c <fault_handle+0x42>
    5456:	e8df f003 	tbb	[pc, r3]
    545a:	0905      	.short	0x0905
    545c:	1919110d 	.word	0x1919110d
    5460:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    5464:	4611      	mov	r1, r2
    5466:	f7fc f8f5 	bl	1654 <hard_fault>
		break;
    546a:	e010      	b.n	548e <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    546c:	2100      	movs	r1, #0
    546e:	f7fc f85b 	bl	1528 <mem_manage_fault>
		break;
    5472:	e00c      	b.n	548e <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    5474:	2100      	movs	r1, #0
    5476:	f7fc f88d 	bl	1594 <bus_fault>
		break;
    547a:	e008      	b.n	548e <fault_handle+0x44>
		reason = usage_fault(esf);
    547c:	f7fc f8b4 	bl	15e8 <usage_fault>
		break;
    5480:	e005      	b.n	548e <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    5482:	4611      	mov	r1, r2
    5484:	f7ff ffde 	bl	5444 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5488:	2000      	movs	r0, #0
		break;
    548a:	e000      	b.n	548e <fault_handle+0x44>
	switch (fault) {
    548c:	2000      	movs	r0, #0
}
    548e:	bd08      	pop	{r3, pc}

00005490 <sys_arch_reboot>:
{
    5490:	b508      	push	{r3, lr}
	NVIC_SystemReset();
    5492:	f7fc f9c9 	bl	1828 <__NVIC_SystemReset>

00005496 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    5496:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    549a:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    549e:	d001      	beq.n	54a4 <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    54a0:	b2c0      	uxtb	r0, r0
    54a2:	4770      	bx	lr
	}

	return -EINVAL;
    54a4:	f06f 0015 	mvn.w	r0, #21
}
    54a8:	4770      	bx	lr

000054aa <region_init>:
{
    54aa:	b508      	push	{r3, lr}
		(region_conf->base & MPU_RBAR_BASE_Msk)
    54ac:	680b      	ldr	r3, [r1, #0]
    54ae:	f023 0c1f 	bic.w	ip, r3, #31
		| (region_conf->attr.rbar &
    54b2:	7a0b      	ldrb	r3, [r1, #8]
    54b4:	f003 0e1f 	and.w	lr, r3, #31
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    54b8:	68ca      	ldr	r2, [r1, #12]
    54ba:	f022 021f 	bic.w	r2, r2, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    54be:	095b      	lsrs	r3, r3, #5
    54c0:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
	mpu_set_region(
    54c4:	f042 0201 	orr.w	r2, r2, #1
    54c8:	ea4c 010e 	orr.w	r1, ip, lr
    54cc:	f7fc fa40 	bl	1950 <mpu_set_region>
}
    54d0:	bd08      	pop	{r3, pc}

000054d2 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    54d2:	6843      	ldr	r3, [r0, #4]
		&&
    54d4:	2b1f      	cmp	r3, #31
    54d6:	d908      	bls.n	54ea <mpu_partition_is_valid+0x18>
		&&
    54d8:	f013 0f1f 	tst.w	r3, #31
    54dc:	d107      	bne.n	54ee <mpu_partition_is_valid+0x1c>
		((part->start &
    54de:	6803      	ldr	r3, [r0, #0]
		&&
    54e0:	f013 0f1f 	tst.w	r3, #31
    54e4:	d005      	beq.n	54f2 <mpu_partition_is_valid+0x20>
    54e6:	2000      	movs	r0, #0
    54e8:	4770      	bx	lr
    54ea:	2000      	movs	r0, #0
    54ec:	4770      	bx	lr
    54ee:	2000      	movs	r0, #0
    54f0:	4770      	bx	lr
    54f2:	2001      	movs	r0, #1
}
    54f4:	4770      	bx	lr

000054f6 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    54f6:	2807      	cmp	r0, #7
    54f8:	d805      	bhi.n	5506 <region_allocate_and_init+0x10>
{
    54fa:	b510      	push	{r4, lr}
    54fc:	4604      	mov	r4, r0
	region_init(index, region_conf);
    54fe:	f7ff ffd4 	bl	54aa <region_init>
	return index;
    5502:	4620      	mov	r0, r4
}
    5504:	bd10      	pop	{r4, pc}
		return -EINVAL;
    5506:	f06f 0015 	mvn.w	r0, #21
}
    550a:	4770      	bx	lr

0000550c <mpu_configure_region>:
{
    550c:	b510      	push	{r4, lr}
    550e:	b084      	sub	sp, #16
	region_conf.base = new_region->start;
    5510:	680b      	ldr	r3, [r1, #0]
    5512:	9300      	str	r3, [sp, #0]
		&new_region->attr, new_region->start, new_region->size);
    5514:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    5516:	f8b1 c008 	ldrh.w	ip, [r1, #8]
    551a:	f89d 2008 	ldrb.w	r2, [sp, #8]
    551e:	f36c 0204 	bfi	r2, ip, #0, #5
    5522:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->mair_idx = attr->mair_idx;
    5526:	8949      	ldrh	r1, [r1, #10]
    5528:	b2d2      	uxtb	r2, r2
    552a:	f361 1247 	bfi	r2, r1, #5, #3
    552e:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    5532:	f023 031f 	bic.w	r3, r3, #31
    5536:	4423      	add	r3, r4
    5538:	3b01      	subs	r3, #1
    553a:	f023 031f 	bic.w	r3, r3, #31
    553e:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5540:	4669      	mov	r1, sp
    5542:	f7ff ffd8 	bl	54f6 <region_allocate_and_init>
}
    5546:	b004      	add	sp, #16
    5548:	bd10      	pop	{r4, pc}

0000554a <get_region_index>:
{
    554a:	b570      	push	{r4, r5, r6, lr}
    554c:	4604      	mov	r4, r0
    554e:	460e      	mov	r6, r1
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    5550:	f7ff ffa1 	bl	5496 <arm_cmse_mpu_region_get>
    5554:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    5556:	4434      	add	r4, r6
    5558:	1e60      	subs	r0, r4, #1
    555a:	f7ff ff9c 	bl	5496 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    555e:	4285      	cmp	r5, r0
    5560:	d101      	bne.n	5566 <get_region_index+0x1c>
}
    5562:	4628      	mov	r0, r5
    5564:	bd70      	pop	{r4, r5, r6, pc}
	return -EINVAL;
    5566:	f06f 0515 	mvn.w	r5, #21
    556a:	e7fa      	b.n	5562 <get_region_index+0x18>

0000556c <arm_core_mpu_configure_static_mpu_regions>:
{
    556c:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    556e:	f7fc fadd 	bl	1b2c <mpu_configure_static_mpu_regions>
}
    5572:	bd08      	pop	{r3, pc}

00005574 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    5574:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    5576:	f7fc fae3 	bl	1b40 <mpu_mark_areas_for_dynamic_regions>
}
    557a:	bd08      	pop	{r3, pc}

0000557c <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    557c:	4603      	mov	r3, r0
    557e:	b1a2      	cbz	r2, 55aa <strncpy+0x2e>
{
    5580:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    5582:	780c      	ldrb	r4, [r1, #0]
    5584:	b12c      	cbz	r4, 5592 <strncpy+0x16>
		*d = *s;
    5586:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    558a:	3101      	adds	r1, #1
		d++;
		n--;
    558c:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    558e:	2a00      	cmp	r2, #0
    5590:	d1f7      	bne.n	5582 <strncpy+0x6>
	}

	while (n > 0) {
    5592:	b122      	cbz	r2, 559e <strncpy+0x22>
		*d = '\0';
    5594:	2100      	movs	r1, #0
    5596:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    559a:	3a01      	subs	r2, #1
    559c:	e7f9      	b.n	5592 <strncpy+0x16>
	}

	return dest;
}
    559e:	bc10      	pop	{r4}
    55a0:	4770      	bx	lr
		*d = '\0';
    55a2:	2100      	movs	r1, #0
    55a4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    55a8:	3a01      	subs	r2, #1
	while (n > 0) {
    55aa:	2a00      	cmp	r2, #0
    55ac:	d1f9      	bne.n	55a2 <strncpy+0x26>
    55ae:	4770      	bx	lr

000055b0 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    55b0:	4603      	mov	r3, r0
	size_t n = 0;
    55b2:	2000      	movs	r0, #0

	while (*s != '\0') {
    55b4:	e001      	b.n	55ba <strlen+0xa>
		s++;
    55b6:	3301      	adds	r3, #1
		n++;
    55b8:	3001      	adds	r0, #1
	while (*s != '\0') {
    55ba:	781a      	ldrb	r2, [r3, #0]
    55bc:	2a00      	cmp	r2, #0
    55be:	d1fa      	bne.n	55b6 <strlen+0x6>
	}

	return n;
}
    55c0:	4770      	bx	lr

000055c2 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    55c2:	4603      	mov	r3, r0
	size_t n = 0;
    55c4:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    55c6:	e001      	b.n	55cc <strnlen+0xa>
		s++;
    55c8:	3301      	adds	r3, #1
		n++;
    55ca:	3001      	adds	r0, #1
	while (*s != '\0' && n < maxlen) {
    55cc:	781a      	ldrb	r2, [r3, #0]
    55ce:	b10a      	cbz	r2, 55d4 <strnlen+0x12>
    55d0:	4288      	cmp	r0, r1
    55d2:	d3f9      	bcc.n	55c8 <strnlen+0x6>
	}

	return n;
}
    55d4:	4770      	bx	lr

000055d6 <memcpy>:
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    55d6:	ea80 0301 	eor.w	r3, r0, r1
    55da:	f013 0f03 	tst.w	r3, #3
    55de:	d001      	beq.n	55e4 <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    55e0:	4603      	mov	r3, r0
    55e2:	e023      	b.n	562c <memcpy+0x56>
    55e4:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    55e6:	f013 0f03 	tst.w	r3, #3
    55ea:	d00f      	beq.n	560c <memcpy+0x36>
			if (n == 0) {
    55ec:	b30a      	cbz	r2, 5632 <memcpy+0x5c>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    55ee:	f811 cb01 	ldrb.w	ip, [r1], #1
    55f2:	f803 cb01 	strb.w	ip, [r3], #1
			n--;
    55f6:	3a01      	subs	r2, #1
    55f8:	e7f5      	b.n	55e6 <memcpy+0x10>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    55fa:	f811 cb01 	ldrb.w	ip, [r1], #1
    55fe:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5602:	3a01      	subs	r2, #1
	while (n > 0) {
    5604:	2a00      	cmp	r2, #0
    5606:	d1f8      	bne.n	55fa <memcpy+0x24>
	}

	return d;
}
    5608:	bc10      	pop	{r4}
    560a:	4770      	bx	lr
		while (n >= sizeof(mem_word_t)) {
    560c:	2a03      	cmp	r2, #3
    560e:	d90d      	bls.n	562c <memcpy+0x56>
{
    5610:	b410      	push	{r4}
			*(d_word++) = *(s_word++);
    5612:	f851 4b04 	ldr.w	r4, [r1], #4
    5616:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    561a:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    561c:	2a03      	cmp	r2, #3
    561e:	d8f8      	bhi.n	5612 <memcpy+0x3c>
    5620:	e7f0      	b.n	5604 <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    5622:	f811 cb01 	ldrb.w	ip, [r1], #1
    5626:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    562a:	3a01      	subs	r2, #1
	while (n > 0) {
    562c:	2a00      	cmp	r2, #0
    562e:	d1f8      	bne.n	5622 <memcpy+0x4c>
    5630:	4770      	bx	lr
}
    5632:	4770      	bx	lr

00005634 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5634:	fa5f fc81 	uxtb.w	ip, r1
	unsigned char *d_byte = (unsigned char *)buf;
    5638:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    563a:	e002      	b.n	5642 <memset+0xe>
		if (n == 0) {
			return buf;
		}
		*(d_byte++) = c_byte;
    563c:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5640:	3a01      	subs	r2, #1
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    5642:	f013 0f03 	tst.w	r3, #3
    5646:	d002      	beq.n	564e <memset+0x1a>
		if (n == 0) {
    5648:	2a00      	cmp	r2, #0
    564a:	d1f7      	bne.n	563c <memset+0x8>
    564c:	e00f      	b.n	566e <memset+0x3a>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    564e:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    5650:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    5654:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    5658:	2a03      	cmp	r2, #3
    565a:	d906      	bls.n	566a <memset+0x36>
		*(d_word++) = c_word;
    565c:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    5660:	3a04      	subs	r2, #4
    5662:	e7f9      	b.n	5658 <memset+0x24>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    5664:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5668:	3a01      	subs	r2, #1
	while (n > 0) {
    566a:	2a00      	cmp	r2, #0
    566c:	d1fa      	bne.n	5664 <memset+0x30>
	}

	return buf;
}
    566e:	4770      	bx	lr

00005670 <_stdout_hook_default>:
}
    5670:	f04f 30ff 	mov.w	r0, #4294967295
    5674:	4770      	bx	lr

00005676 <nrf_clock_is_running>:
    switch (domain)
    5676:	2903      	cmp	r1, #3
    5678:	d82f      	bhi.n	56da <nrf_clock_is_running+0x64>
    567a:	e8df f001 	tbb	[pc, r1]
    567e:	0f02      	.short	0x0f02
    5680:	291c      	.short	0x291c
            if (p_clk_src != NULL)
    5682:	b122      	cbz	r2, 568e <nrf_clock_is_running+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5684:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    5688:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    568c:	7013      	strb	r3, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    568e:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    5692:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5696:	d122      	bne.n	56de <nrf_clock_is_running+0x68>
    return false;
    5698:	2000      	movs	r0, #0
    569a:	4770      	bx	lr
            if (p_clk_src != NULL)
    569c:	b122      	cbz	r2, 56a8 <nrf_clock_is_running+0x32>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    569e:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    56a2:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    56a6:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    56a8:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    56ac:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    56b0:	d117      	bne.n	56e2 <nrf_clock_is_running+0x6c>
    return false;
    56b2:	2000      	movs	r0, #0
    56b4:	4770      	bx	lr
            if (p_clk_src != NULL)
    56b6:	b122      	cbz	r2, 56c2 <nrf_clock_is_running+0x4c>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    56b8:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    56bc:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    56c0:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    56c2:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    56c6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    56ca:	d10c      	bne.n	56e6 <nrf_clock_is_running+0x70>
    return false;
    56cc:	2000      	movs	r0, #0
    56ce:	4770      	bx	lr
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    56d0:	f8d0 0454 	ldr.w	r0, [r0, #1108]	; 0x454
    56d4:	f3c0 4000 	ubfx	r0, r0, #16, #1
    56d8:	4770      	bx	lr
    switch (domain)
    56da:	2000      	movs	r0, #0
    56dc:	4770      	bx	lr
                return true;
    56de:	2001      	movs	r0, #1
    56e0:	4770      	bx	lr
                return true;
    56e2:	2001      	movs	r0, #1
    56e4:	4770      	bx	lr
                return true;
    56e6:	2001      	movs	r0, #1
}
    56e8:	4770      	bx	lr

000056ea <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    56ea:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    56ec:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    56f0:	0089      	lsls	r1, r1, #2
    56f2:	3170      	adds	r1, #112	; 0x70
}
    56f4:	4408      	add	r0, r1
    56f6:	4770      	bx	lr

000056f8 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    56f8:	6840      	ldr	r0, [r0, #4]
}
    56fa:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    56fe:	4770      	bx	lr

00005700 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    5700:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    5702:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    5706:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    570a:	4770      	bx	lr

0000570c <get_status>:
{
    570c:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    570e:	b2c9      	uxtb	r1, r1
    5710:	f7ff ffeb 	bl	56ea <get_sub_data>
    5714:	6880      	ldr	r0, [r0, #8]
}
    5716:	f000 0007 	and.w	r0, r0, #7
    571a:	bd08      	pop	{r3, pc}

0000571c <set_off_state>:
	__asm__ volatile(
    571c:	f04f 0320 	mov.w	r3, #32
    5720:	f3ef 8211 	mrs	r2, BASEPRI
    5724:	f383 8812 	msr	BASEPRI_MAX, r3
    5728:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    572c:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    572e:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    5732:	d001      	beq.n	5738 <set_off_state+0x1c>
    5734:	428b      	cmp	r3, r1
    5736:	d107      	bne.n	5748 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5738:	2301      	movs	r3, #1
    573a:	6003      	str	r3, [r0, #0]
	int err = 0;
    573c:	2000      	movs	r0, #0
	__asm__ volatile(
    573e:	f382 8811 	msr	BASEPRI, r2
    5742:	f3bf 8f6f 	isb	sy
}
    5746:	4770      	bx	lr
		err = -EPERM;
    5748:	f04f 30ff 	mov.w	r0, #4294967295
    574c:	e7f7      	b.n	573e <set_off_state+0x22>

0000574e <set_starting_state>:
	__asm__ volatile(
    574e:	f04f 0320 	mov.w	r3, #32
    5752:	f3ef 8211 	mrs	r2, BASEPRI
    5756:	f383 8812 	msr	BASEPRI_MAX, r3
    575a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    575e:	6803      	ldr	r3, [r0, #0]
    5760:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5764:	f003 0307 	and.w	r3, r3, #7
    5768:	2b01      	cmp	r3, #1
    576a:	d008      	beq.n	577e <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    576c:	458c      	cmp	ip, r1
    576e:	d009      	beq.n	5784 <set_starting_state+0x36>
		err = -EPERM;
    5770:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    5774:	f382 8811 	msr	BASEPRI, r2
    5778:	f3bf 8f6f 	isb	sy
}
    577c:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    577e:	6001      	str	r1, [r0, #0]
	int err = 0;
    5780:	2000      	movs	r0, #0
    5782:	e7f7      	b.n	5774 <set_starting_state+0x26>
		err = -EALREADY;
    5784:	f06f 0077 	mvn.w	r0, #119	; 0x77
    5788:	e7f4      	b.n	5774 <set_starting_state+0x26>

0000578a <set_on_state>:
	__asm__ volatile(
    578a:	f04f 0320 	mov.w	r3, #32
    578e:	f3ef 8211 	mrs	r2, BASEPRI
    5792:	f383 8812 	msr	BASEPRI_MAX, r3
    5796:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    579a:	6803      	ldr	r3, [r0, #0]
    579c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    57a0:	f043 0302 	orr.w	r3, r3, #2
    57a4:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    57a6:	f382 8811 	msr	BASEPRI, r2
    57aa:	f3bf 8f6f 	isb	sy
}
    57ae:	4770      	bx	lr

000057b0 <clkstarted_handle>:
{
    57b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57b2:	4606      	mov	r6, r0
    57b4:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    57b6:	f7ff ff98 	bl	56ea <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    57ba:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    57bc:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    57be:	2300      	movs	r3, #0
    57c0:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    57c4:	f7ff ffe1 	bl	578a <set_on_state>
	if (callback) {
    57c8:	b11d      	cbz	r5, 57d2 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    57ca:	463a      	mov	r2, r7
    57cc:	4621      	mov	r1, r4
    57ce:	4630      	mov	r0, r6
    57d0:	47a8      	blx	r5
}
    57d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000057d4 <stop>:
{
    57d4:	b570      	push	{r4, r5, r6, lr}
    57d6:	4606      	mov	r6, r0
    57d8:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    57da:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    57dc:	4621      	mov	r1, r4
    57de:	f7ff ff84 	bl	56ea <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    57e2:	4629      	mov	r1, r5
    57e4:	3008      	adds	r0, #8
    57e6:	f7ff ff99 	bl	571c <set_off_state>
	if (err < 0) {
    57ea:	2800      	cmp	r0, #0
    57ec:	db06      	blt.n	57fc <stop+0x28>
	get_sub_config(dev, type)->stop();
    57ee:	4621      	mov	r1, r4
    57f0:	4630      	mov	r0, r6
    57f2:	f7ff ff81 	bl	56f8 <get_sub_config>
    57f6:	6843      	ldr	r3, [r0, #4]
    57f8:	4798      	blx	r3
	return 0;
    57fa:	2000      	movs	r0, #0
}
    57fc:	bd70      	pop	{r4, r5, r6, pc}

000057fe <api_stop>:
{
    57fe:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    5800:	2280      	movs	r2, #128	; 0x80
    5802:	f7ff ffe7 	bl	57d4 <stop>
}
    5806:	bd08      	pop	{r3, pc}

00005808 <async_start>:
{
    5808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    580c:	4606      	mov	r6, r0
    580e:	4690      	mov	r8, r2
    5810:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5812:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5814:	4629      	mov	r1, r5
    5816:	f7ff ff68 	bl	56ea <get_sub_data>
    581a:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    581c:	9906      	ldr	r1, [sp, #24]
    581e:	3008      	adds	r0, #8
    5820:	f7ff ff95 	bl	574e <set_starting_state>
	if (err < 0) {
    5824:	2800      	cmp	r0, #0
    5826:	db09      	blt.n	583c <async_start+0x34>
	subdata->cb = cb;
    5828:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    582c:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    582e:	4629      	mov	r1, r5
    5830:	4630      	mov	r0, r6
    5832:	f7ff ff61 	bl	56f8 <get_sub_config>
    5836:	6803      	ldr	r3, [r0, #0]
    5838:	4798      	blx	r3
	return 0;
    583a:	2000      	movs	r0, #0
}
    583c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005840 <api_start>:
{
    5840:	b510      	push	{r4, lr}
    5842:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5844:	2480      	movs	r4, #128	; 0x80
    5846:	9400      	str	r4, [sp, #0]
    5848:	f7ff ffde 	bl	5808 <async_start>
}
    584c:	b002      	add	sp, #8
    584e:	bd10      	pop	{r4, pc}

00005850 <onoff_started_callback>:
{
    5850:	b510      	push	{r4, lr}
    5852:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    5854:	b2c9      	uxtb	r1, r1
    5856:	f7ff ff53 	bl	5700 <get_onoff_manager>
	notify(mgr, 0);
    585a:	2100      	movs	r1, #0
    585c:	47a0      	blx	r4
}
    585e:	bd10      	pop	{r4, pc}

00005860 <hfclk_start>:
{
    5860:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    5862:	2001      	movs	r0, #1
    5864:	f000 fcc8 	bl	61f8 <nrfx_clock_start>
}
    5868:	bd08      	pop	{r3, pc}

0000586a <hfclkaudio_start>:
{
    586a:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    586c:	2003      	movs	r0, #3
    586e:	f000 fcc3 	bl	61f8 <nrfx_clock_start>
}
    5872:	bd08      	pop	{r3, pc}

00005874 <hfclk192m_start>:
{
    5874:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    5876:	2002      	movs	r0, #2
    5878:	f000 fcbe 	bl	61f8 <nrfx_clock_start>
}
    587c:	bd08      	pop	{r3, pc}

0000587e <lfclk_start>:
{
    587e:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    5880:	2000      	movs	r0, #0
    5882:	f000 fcb9 	bl	61f8 <nrfx_clock_start>
}
    5886:	bd08      	pop	{r3, pc}

00005888 <hfclk_stop>:
{
    5888:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    588a:	2001      	movs	r0, #1
    588c:	f000 fd29 	bl	62e2 <nrfx_clock_stop>
}
    5890:	bd08      	pop	{r3, pc}

00005892 <hfclkaudio_stop>:
{
    5892:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    5894:	2003      	movs	r0, #3
    5896:	f000 fd24 	bl	62e2 <nrfx_clock_stop>
}
    589a:	bd08      	pop	{r3, pc}

0000589c <hfclk192m_stop>:
{
    589c:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    589e:	2002      	movs	r0, #2
    58a0:	f000 fd1f 	bl	62e2 <nrfx_clock_stop>
}
    58a4:	bd08      	pop	{r3, pc}

000058a6 <lfclk_stop>:
{
    58a6:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    58a8:	2000      	movs	r0, #0
    58aa:	f000 fd1a 	bl	62e2 <nrfx_clock_stop>
}
    58ae:	bd08      	pop	{r3, pc}

000058b0 <k_msleep>:
{
    58b0:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    58b2:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    58b6:	17c1      	asrs	r1, r0, #31
    58b8:	03c9      	lsls	r1, r1, #15
    58ba:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    58be:	03c0      	lsls	r0, r0, #15
    58c0:	f240 33e7 	movw	r3, #999	; 0x3e7
    58c4:	18c0      	adds	r0, r0, r3
    58c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    58ca:	f04f 0300 	mov.w	r3, #0
    58ce:	f141 0100 	adc.w	r1, r1, #0
    58d2:	f7fa fc3f 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    58d6:	f7fe fe15 	bl	4504 <z_impl_k_sleep>
}
    58da:	bd08      	pop	{r3, pc}

000058dc <blocking_start_callback>:
{
    58dc:	b508      	push	{r3, lr}
    58de:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    58e0:	f7fe fa40 	bl	3d64 <z_impl_k_sem_give>
}
    58e4:	bd08      	pop	{r3, pc}

000058e6 <sys_slist_remove>:
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    58e6:	460b      	mov	r3, r1
    58e8:	b139      	cbz	r1, 58fa <sys_slist_remove+0x14>
	return node->next;
    58ea:	6811      	ldr	r1, [r2, #0]
	parent->next = child;
    58ec:	6019      	str	r1, [r3, #0]
	return list->tail;
    58ee:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    58f0:	428a      	cmp	r2, r1
    58f2:	d009      	beq.n	5908 <sys_slist_remove+0x22>
	parent->next = child;
    58f4:	2300      	movs	r3, #0
    58f6:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    58f8:	4770      	bx	lr
	return node->next;
    58fa:	6813      	ldr	r3, [r2, #0]
	list->head = node;
    58fc:	6003      	str	r3, [r0, #0]
	return list->tail;
    58fe:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    5900:	428a      	cmp	r2, r1
    5902:	d1f7      	bne.n	58f4 <sys_slist_remove+0xe>
	list->tail = node;
    5904:	6043      	str	r3, [r0, #4]
}
    5906:	e7f5      	b.n	58f4 <sys_slist_remove+0xe>
	list->tail = node;
    5908:	6043      	str	r3, [r0, #4]
}
    590a:	e7f3      	b.n	58f4 <sys_slist_remove+0xe>

0000590c <sys_slist_find_and_remove>:
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    590c:	b508      	push	{r3, lr}
    590e:	460a      	mov	r2, r1
	return list->head;
    5910:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5912:	2100      	movs	r1, #0
    5914:	e001      	b.n	591a <sys_slist_find_and_remove+0xe>
    5916:	4619      	mov	r1, r3
    5918:	681b      	ldr	r3, [r3, #0]
    591a:	b12b      	cbz	r3, 5928 <sys_slist_find_and_remove+0x1c>
    591c:	4293      	cmp	r3, r2
    591e:	d1fa      	bne.n	5916 <sys_slist_find_and_remove+0xa>
    5920:	f7ff ffe1 	bl	58e6 <sys_slist_remove>
    5924:	2001      	movs	r0, #1
    5926:	e000      	b.n	592a <sys_slist_find_and_remove+0x1e>
    5928:	2000      	movs	r0, #0
    592a:	bd08      	pop	{r3, pc}

0000592c <gpio_manage_callback>:
 * @return 0 on success, negative errno otherwise.
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
    592c:	b570      	push	{r4, r5, r6, lr}
    592e:	4604      	mov	r4, r0
    5930:	460d      	mov	r5, r1
    5932:	4616      	mov	r6, r2
	return list->head;
    5934:	6803      	ldr	r3, [r0, #0]
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    5936:	b133      	cbz	r3, 5946 <gpio_manage_callback+0x1a>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    5938:	f7ff ffe8 	bl	590c <sys_slist_find_and_remove>
    593c:	b970      	cbnz	r0, 595c <gpio_manage_callback+0x30>
			if (!set) {
    593e:	b91e      	cbnz	r6, 5948 <gpio_manage_callback+0x1c>
				return -EINVAL;
    5940:	f06f 0015 	mvn.w	r0, #21
    5944:	e006      	b.n	5954 <gpio_manage_callback+0x28>
			}
		}
	} else if (!set) {
    5946:	b132      	cbz	r2, 5956 <gpio_manage_callback+0x2a>
    5948:	6823      	ldr	r3, [r4, #0]
	parent->next = child;
    594a:	602b      	str	r3, [r5, #0]
	list->head = node;
    594c:	6025      	str	r5, [r4, #0]
	return list->tail;
    594e:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_PREPEND(slist, snode)
    5950:	b143      	cbz	r3, 5964 <gpio_manage_callback+0x38>

	if (set) {
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    5952:	2000      	movs	r0, #0
}
    5954:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    5956:	f06f 0015 	mvn.w	r0, #21
    595a:	e7fb      	b.n	5954 <gpio_manage_callback+0x28>
	if (set) {
    595c:	2e00      	cmp	r6, #0
    595e:	d1f3      	bne.n	5948 <gpio_manage_callback+0x1c>
	return 0;
    5960:	2000      	movs	r0, #0
    5962:	e7f7      	b.n	5954 <gpio_manage_callback+0x28>
	list->tail = node;
    5964:	6065      	str	r5, [r4, #4]
    5966:	2000      	movs	r0, #0
}
    5968:	e7f4      	b.n	5954 <gpio_manage_callback+0x28>

0000596a <gpio_fire_callbacks>:
 * @param pins The actual pin mask that triggered the interrupt
 */
static inline void gpio_fire_callbacks(sys_slist_t *list,
					const struct device *port,
					uint32_t pins)
{
    596a:	b570      	push	{r4, r5, r6, lr}
    596c:	460e      	mov	r6, r1
    596e:	4615      	mov	r5, r2
	return list->head;
    5970:	6801      	ldr	r1, [r0, #0]
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5972:	b121      	cbz	r1, 597e <gpio_fire_callbacks+0x14>
	return node->next;
    5974:	680c      	ldr	r4, [r1, #0]
    5976:	b13c      	cbz	r4, 5988 <gpio_fire_callbacks+0x1e>
Z_GENLIST_PEEK_NEXT(slist, snode)
    5978:	b931      	cbnz	r1, 5988 <gpio_fire_callbacks+0x1e>
    597a:	460c      	mov	r4, r1
    597c:	e004      	b.n	5988 <gpio_fire_callbacks+0x1e>
    597e:	460c      	mov	r4, r1
    5980:	e002      	b.n	5988 <gpio_fire_callbacks+0x1e>
    5982:	4623      	mov	r3, r4
    5984:	4621      	mov	r1, r4
    5986:	461c      	mov	r4, r3
    5988:	b171      	cbz	r1, 59a8 <gpio_fire_callbacks+0x3e>
		if (cb->pin_mask & pins) {
    598a:	688a      	ldr	r2, [r1, #8]
    598c:	402a      	ands	r2, r5
    598e:	d002      	beq.n	5996 <gpio_fire_callbacks+0x2c>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5990:	684b      	ldr	r3, [r1, #4]
    5992:	4630      	mov	r0, r6
    5994:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5996:	2c00      	cmp	r4, #0
    5998:	d0f3      	beq.n	5982 <gpio_fire_callbacks+0x18>
	return node->next;
    599a:	6823      	ldr	r3, [r4, #0]
    599c:	2b00      	cmp	r3, #0
    599e:	d0f1      	beq.n	5984 <gpio_fire_callbacks+0x1a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    59a0:	2c00      	cmp	r4, #0
    59a2:	d1ef      	bne.n	5984 <gpio_fire_callbacks+0x1a>
    59a4:	4623      	mov	r3, r4
    59a6:	e7ed      	b.n	5984 <gpio_fire_callbacks+0x1a>
		}
	}
}
    59a8:	bd70      	pop	{r4, r5, r6, pc}

000059aa <get_drive>:
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59aa:	f020 00f9 	bic.w	r0, r0, #249	; 0xf9
    59ae:	0580      	lsls	r0, r0, #22
    59b0:	0d80      	lsrs	r0, r0, #22
    59b2:	f5b0 7f83 	cmp.w	r0, #262	; 0x106
    59b6:	d033      	beq.n	5a20 <get_drive+0x76>
    59b8:	d816      	bhi.n	59e8 <get_drive+0x3e>
    59ba:	2806      	cmp	r0, #6
    59bc:	d02c      	beq.n	5a18 <get_drive+0x6e>
    59be:	d906      	bls.n	59ce <get_drive+0x24>
    59c0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    59c4:	d10d      	bne.n	59e2 <get_drive+0x38>
		*drive = NRF_GPIO_PIN_H0S1;
    59c6:	2301      	movs	r3, #1
    59c8:	700b      	strb	r3, [r1, #0]
	return 0;
    59ca:	2000      	movs	r0, #0
		break;
    59cc:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59ce:	b300      	cbz	r0, 5a12 <get_drive+0x68>
    59d0:	2802      	cmp	r0, #2
    59d2:	d103      	bne.n	59dc <get_drive+0x32>
		*drive = NRF_GPIO_PIN_D0S1;
    59d4:	2304      	movs	r3, #4
    59d6:	700b      	strb	r3, [r1, #0]
	return 0;
    59d8:	2000      	movs	r0, #0
		break;
    59da:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59dc:	f06f 0015 	mvn.w	r0, #21
    59e0:	4770      	bx	lr
    59e2:	f06f 0015 	mvn.w	r0, #21
    59e6:	4770      	bx	lr
    59e8:	f240 2302 	movw	r3, #514	; 0x202
    59ec:	4298      	cmp	r0, r3
    59ee:	d01b      	beq.n	5a28 <get_drive+0x7e>
    59f0:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
    59f4:	d103      	bne.n	59fe <get_drive+0x54>
		*drive = NRF_GPIO_PIN_H0H1;
    59f6:	2303      	movs	r3, #3
    59f8:	700b      	strb	r3, [r1, #0]
	return 0;
    59fa:	2000      	movs	r0, #0
		break;
    59fc:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59fe:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    5a02:	d103      	bne.n	5a0c <get_drive+0x62>
		*drive = NRF_GPIO_PIN_S0H1;
    5a04:	2302      	movs	r3, #2
    5a06:	700b      	strb	r3, [r1, #0]
	return 0;
    5a08:	2000      	movs	r0, #0
		break;
    5a0a:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    5a0c:	f06f 0015 	mvn.w	r0, #21
    5a10:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    5a12:	2000      	movs	r0, #0
    5a14:	7008      	strb	r0, [r1, #0]
		break;
    5a16:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    5a18:	2306      	movs	r3, #6
    5a1a:	700b      	strb	r3, [r1, #0]
	return 0;
    5a1c:	2000      	movs	r0, #0
		break;
    5a1e:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    5a20:	2307      	movs	r3, #7
    5a22:	700b      	strb	r3, [r1, #0]
	return 0;
    5a24:	2000      	movs	r0, #0
		break;
    5a26:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    5a28:	2305      	movs	r3, #5
    5a2a:	700b      	strb	r3, [r1, #0]
	return 0;
    5a2c:	2000      	movs	r0, #0
}
    5a2e:	4770      	bx	lr

00005a30 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    5a30:	f010 0f10 	tst.w	r0, #16
    5a34:	d104      	bne.n	5a40 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    5a36:	f010 0f20 	tst.w	r0, #32
    5a3a:	d103      	bne.n	5a44 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    5a3c:	2000      	movs	r0, #0
    5a3e:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    5a40:	2003      	movs	r0, #3
    5a42:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    5a44:	2001      	movs	r0, #1
}
    5a46:	4770      	bx	lr

00005a48 <gpio_nrfx_port_get_raw>:
	return port->config;
    5a48:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a4a:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5a4c:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    5a4e:	600b      	str	r3, [r1, #0]
}
    5a50:	2000      	movs	r0, #0
    5a52:	4770      	bx	lr

00005a54 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    5a54:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a56:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    5a58:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    5a5c:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    5a60:	6098      	str	r0, [r3, #8]
    p_reg->OUTCLR = clr_mask;
    5a62:	60d9      	str	r1, [r3, #12]
}
    5a64:	2000      	movs	r0, #0
    5a66:	4770      	bx	lr

00005a68 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    5a68:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a6a:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    5a6c:	6099      	str	r1, [r3, #8]
}
    5a6e:	2000      	movs	r0, #0
    5a70:	4770      	bx	lr

00005a72 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    5a72:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a74:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    5a76:	60d9      	str	r1, [r3, #12]
}
    5a78:	2000      	movs	r0, #0
    5a7a:	4770      	bx	lr

00005a7c <gpio_nrfx_port_toggle_bits>:
	return port->config;
    5a7c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a7e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5a80:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
    5a82:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    5a86:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    5a88:	6090      	str	r0, [r2, #8]
    p_reg->OUTCLR = clr_mask;
    5a8a:	60d3      	str	r3, [r2, #12]
}
    5a8c:	2000      	movs	r0, #0
    5a8e:	4770      	bx	lr

00005a90 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    5a90:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    5a94:	d007      	beq.n	5aa6 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5a96:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    5a9a:	d00d      	beq.n	5ab8 <get_trigger+0x28>
    5a9c:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5aa0:	d008      	beq.n	5ab4 <get_trigger+0x24>
    5aa2:	2001      	movs	r0, #1
}
    5aa4:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    5aa6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5aaa:	d001      	beq.n	5ab0 <get_trigger+0x20>
    5aac:	2005      	movs	r0, #5
    5aae:	4770      	bx	lr
    5ab0:	2004      	movs	r0, #4
    5ab2:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5ab4:	2002      	movs	r0, #2
    5ab6:	4770      	bx	lr
    5ab8:	2003      	movs	r0, #3
    5aba:	4770      	bx	lr

00005abc <gpio_nrfx_manage_callback>:
{
    5abc:	b508      	push	{r3, lr}
	return port->data;
    5abe:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5ac0:	3004      	adds	r0, #4
    5ac2:	f7ff ff33 	bl	592c <gpio_manage_callback>
}
    5ac6:	bd08      	pop	{r3, pc}

00005ac8 <nrfx_gpio_handler>:
{
    5ac8:	b510      	push	{r4, lr}
    *p_pin = pin_number & 0x1F;
    5aca:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    5ace:	0940      	lsrs	r0, r0, #5
    5ad0:	f7fc fa64 	bl	1f9c <get_dev>
	if (port == NULL) {
    5ad4:	b130      	cbz	r0, 5ae4 <nrfx_gpio_handler+0x1c>
    5ad6:	4601      	mov	r1, r0
	return port->data;
    5ad8:	6900      	ldr	r0, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    5ada:	2201      	movs	r2, #1
    5adc:	40a2      	lsls	r2, r4
    5ade:	3004      	adds	r0, #4
    5ae0:	f7ff ff43 	bl	596a <gpio_fire_callbacks>
}
    5ae4:	bd10      	pop	{r4, pc}

00005ae6 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    5ae6:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5ae8:	681a      	ldr	r2, [r3, #0]
	__asm__ volatile(
    5aea:	f04f 0120 	mov.w	r1, #32
    5aee:	f3ef 8311 	mrs	r3, BASEPRI
    5af2:	f381 8812 	msr	BASEPRI_MAX, r1
    5af6:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5afa:	f8d2 1120 	ldr.w	r1, [r2, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5afe:	b131      	cbz	r1, 5b0e <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b00:	2100      	movs	r1, #0
    5b02:	f8c2 1120 	str.w	r1, [r2, #288]	; 0x120
    5b06:	f8d2 1120 	ldr.w	r1, [r2, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b0a:	2101      	movs	r1, #1
    5b0c:	60d1      	str	r1, [r2, #12]
	__asm__ volatile(
    5b0e:	f383 8811 	msr	BASEPRI, r3
    5b12:	f3bf 8f6f 	isb	sy
}
    5b16:	4770      	bx	lr

00005b18 <uarte_nrfx_isr_int>:
{
    5b18:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5b1a:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
    5b1c:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
    5b1e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    5b22:	f413 7f80 	tst.w	r3, #256	; 0x100
    5b26:	d002      	beq.n	5b2e <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5b28:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    5b2c:	b9d3      	cbnz	r3, 5b64 <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5b2e:	686b      	ldr	r3, [r5, #4]
    5b30:	f013 0f10 	tst.w	r3, #16
    5b34:	d015      	beq.n	5b62 <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
    5b36:	f04f 0220 	mov.w	r2, #32
    5b3a:	f3ef 8311 	mrs	r3, BASEPRI
    5b3e:	f382 8812 	msr	BASEPRI_MAX, r2
    5b42:	f3bf 8f6f 	isb	sy
    5b46:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    5b4a:	b112      	cbz	r2, 5b52 <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5b4c:	2200      	movs	r2, #0
    5b4e:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5b52:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    5b56:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
    5b5a:	f383 8811 	msr	BASEPRI, r3
    5b5e:	f3bf 8f6f 	isb	sy
}
    5b62:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    5b64:	f7ff ffbf 	bl	5ae6 <endtx_isr>
    5b68:	e7e1      	b.n	5b2e <uarte_nrfx_isr_int+0x16>

00005b6a <uarte_nrfx_configure>:
{
    5b6a:	b570      	push	{r4, r5, r6, lr}
    5b6c:	b082      	sub	sp, #8
    5b6e:	4605      	mov	r5, r0
    5b70:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    5b72:	6906      	ldr	r6, [r0, #16]
	switch (cfg->stop_bits) {
    5b74:	794b      	ldrb	r3, [r1, #5]
    5b76:	2b01      	cmp	r3, #1
    5b78:	d006      	beq.n	5b88 <uarte_nrfx_configure+0x1e>
    5b7a:	2b03      	cmp	r3, #3
    5b7c:	d011      	beq.n	5ba2 <uarte_nrfx_configure+0x38>
    5b7e:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    5b82:	4610      	mov	r0, r2
    5b84:	b002      	add	sp, #8
    5b86:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    5b88:	2300      	movs	r3, #0
    5b8a:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    5b8e:	79a3      	ldrb	r3, [r4, #6]
    5b90:	2b03      	cmp	r3, #3
    5b92:	d146      	bne.n	5c22 <uarte_nrfx_configure+0xb8>
	switch (cfg->flow_ctrl) {
    5b94:	79e3      	ldrb	r3, [r4, #7]
    5b96:	b143      	cbz	r3, 5baa <uarte_nrfx_configure+0x40>
    5b98:	2b01      	cmp	r3, #1
    5b9a:	d015      	beq.n	5bc8 <uarte_nrfx_configure+0x5e>
    5b9c:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5ba0:	e7ef      	b.n	5b82 <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5ba2:	2310      	movs	r3, #16
    5ba4:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    5ba8:	e7f1      	b.n	5b8e <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    5baa:	2300      	movs	r3, #0
    5bac:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    5bb0:	2300      	movs	r3, #0
    5bb2:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    5bb6:	7923      	ldrb	r3, [r4, #4]
    5bb8:	2b01      	cmp	r3, #1
    5bba:	d02a      	beq.n	5c12 <uarte_nrfx_configure+0xa8>
    5bbc:	2b02      	cmp	r3, #2
    5bbe:	d024      	beq.n	5c0a <uarte_nrfx_configure+0xa0>
    5bc0:	b133      	cbz	r3, 5bd0 <uarte_nrfx_configure+0x66>
    5bc2:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5bc6:	e7dc      	b.n	5b82 <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    5bc8:	2301      	movs	r3, #1
    5bca:	f88d 3000 	strb.w	r3, [sp]
		break;
    5bce:	e7ef      	b.n	5bb0 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5bd0:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    5bd4:	6821      	ldr	r1, [r4, #0]
    5bd6:	4628      	mov	r0, r5
    5bd8:	f7fc faf6 	bl	21c8 <baudrate_set>
    5bdc:	4602      	mov	r2, r0
    5bde:	bb18      	cbnz	r0, 5c28 <uarte_nrfx_configure+0xbe>
	const struct uarte_nrfx_config *config = dev->config;
    5be0:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    5be2:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5be4:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    5be8:	f89d 0002 	ldrb.w	r0, [sp, #2]
    5bec:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    5bee:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    5bf2:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    5bf4:	f89d 0000 	ldrb.w	r0, [sp]
    5bf8:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5bfa:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	data->uart_config = *cfg;
    5bfe:	3604      	adds	r6, #4
    5c00:	e894 0003 	ldmia.w	r4, {r0, r1}
    5c04:	e886 0003 	stmia.w	r6, {r0, r1}
	return 0;
    5c08:	e7bb      	b.n	5b82 <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5c0a:	230e      	movs	r3, #14
    5c0c:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    5c10:	e7e0      	b.n	5bd4 <uarte_nrfx_configure+0x6a>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5c12:	230e      	movs	r3, #14
    5c14:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    5c18:	f44f 7380 	mov.w	r3, #256	; 0x100
    5c1c:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    5c20:	e7d8      	b.n	5bd4 <uarte_nrfx_configure+0x6a>
		return -ENOTSUP;
    5c22:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5c26:	e7ac      	b.n	5b82 <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    5c28:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5c2c:	e7a9      	b.n	5b82 <uarte_nrfx_configure+0x18>

00005c2e <uarte_nrfx_config_get>:
{
    5c2e:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    5c30:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    5c32:	3304      	adds	r3, #4
    5c34:	e893 0003 	ldmia.w	r3, {r0, r1}
    5c38:	e882 0003 	stmia.w	r2, {r0, r1}
}
    5c3c:	2000      	movs	r0, #0
    5c3e:	4770      	bx	lr

00005c40 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    5c40:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c42:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5c44:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5c48:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5c4c:	4770      	bx	lr

00005c4e <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    5c4e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c50:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5c52:	685b      	ldr	r3, [r3, #4]
    5c54:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5c58:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5c5c:	b929      	cbnz	r1, 5c6a <is_tx_ready+0x1c>
    5c5e:	b933      	cbnz	r3, 5c6e <is_tx_ready+0x20>
    5c60:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    5c64:	b92b      	cbnz	r3, 5c72 <is_tx_ready+0x24>
    5c66:	2000      	movs	r0, #0
    5c68:	4770      	bx	lr
    5c6a:	2001      	movs	r0, #1
    5c6c:	4770      	bx	lr
    5c6e:	2000      	movs	r0, #0
    5c70:	4770      	bx	lr
    5c72:	2001      	movs	r0, #1
}
    5c74:	4770      	bx	lr

00005c76 <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
    5c76:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c78:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5c7a:	2208      	movs	r2, #8
    5c7c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    5c80:	4770      	bx	lr

00005c82 <tx_start>:
{
    5c82:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5c84:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c86:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5c88:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5c8c:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c90:	2200      	movs	r2, #0
    5c92:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    5c96:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    5c9a:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    5c9e:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5ca2:	685b      	ldr	r3, [r3, #4]
    5ca4:	f013 0f10 	tst.w	r3, #16
    5ca8:	d102      	bne.n	5cb0 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5caa:	2301      	movs	r3, #1
    5cac:	60a3      	str	r3, [r4, #8]
}
    5cae:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    5cb0:	2101      	movs	r1, #1
    5cb2:	f7ff ffe0 	bl	5c76 <uarte_enable>
    p_reg->INTENSET = mask;
    5cb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5cba:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    5cbe:	e7f4      	b.n	5caa <tx_start+0x28>

00005cc0 <uarte_nrfx_poll_in>:
{
    5cc0:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
    5cc2:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    5cc4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5cc6:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5cc8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5ccc:	b15a      	cbz	r2, 5ce6 <uarte_nrfx_poll_in+0x26>
	*c = *data->rx_data;
    5cce:	6962      	ldr	r2, [r4, #20]
    5cd0:	7812      	ldrb	r2, [r2, #0]
    5cd2:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5cd4:	2000      	movs	r0, #0
    5cd6:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    5cda:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5cde:	2201      	movs	r2, #1
    5ce0:	601a      	str	r2, [r3, #0]
}
    5ce2:	bc10      	pop	{r4}
    5ce4:	4770      	bx	lr
		return -1;
    5ce6:	f04f 30ff 	mov.w	r0, #4294967295
    5cea:	e7fa      	b.n	5ce2 <uarte_nrfx_poll_in+0x22>

00005cec <k_msleep>:
{
    5cec:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    5cee:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    5cf2:	17c1      	asrs	r1, r0, #31
    5cf4:	03c9      	lsls	r1, r1, #15
    5cf6:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    5cfa:	03c0      	lsls	r0, r0, #15
    5cfc:	f240 33e7 	movw	r3, #999	; 0x3e7
    5d00:	18c0      	adds	r0, r0, r3
    5d02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5d06:	f04f 0300 	mov.w	r3, #0
    5d0a:	f141 0100 	adc.w	r1, r1, #0
    5d0e:	f7fa fa21 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    5d12:	f7fe fbf7 	bl	4504 <z_impl_k_sleep>
}
    5d16:	bd08      	pop	{r3, pc}

00005d18 <wait_tx_ready>:
{
    5d18:	b570      	push	{r4, r5, r6, lr}
    5d1a:	4606      	mov	r6, r0
    5d1c:	e013      	b.n	5d46 <wait_tx_ready+0x2e>
		if (res) {
    5d1e:	b17d      	cbz	r5, 5d40 <wait_tx_ready+0x28>
	__asm__ volatile(
    5d20:	f04f 0320 	mov.w	r3, #32
    5d24:	f3ef 8411 	mrs	r4, BASEPRI
    5d28:	f383 8812 	msr	BASEPRI_MAX, r3
    5d2c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5d30:	4630      	mov	r0, r6
    5d32:	f7ff ff8c 	bl	5c4e <is_tx_ready>
    5d36:	b998      	cbnz	r0, 5d60 <wait_tx_ready+0x48>
	__asm__ volatile(
    5d38:	f384 8811 	msr	BASEPRI, r4
    5d3c:	f3bf 8f6f 	isb	sy
			k_msleep(1);
    5d40:	2001      	movs	r0, #1
    5d42:	f7ff ffd3 	bl	5cec <k_msleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    5d46:	2464      	movs	r4, #100	; 0x64
    5d48:	4630      	mov	r0, r6
    5d4a:	f7ff ff80 	bl	5c4e <is_tx_ready>
    5d4e:	4605      	mov	r5, r0
    5d50:	2800      	cmp	r0, #0
    5d52:	d1e4      	bne.n	5d1e <wait_tx_ready+0x6>
    5d54:	2001      	movs	r0, #1
    5d56:	f000 f984 	bl	6062 <nrfx_busy_wait>
    5d5a:	3c01      	subs	r4, #1
    5d5c:	d1f4      	bne.n	5d48 <wait_tx_ready+0x30>
    5d5e:	e7de      	b.n	5d1e <wait_tx_ready+0x6>
}
    5d60:	4620      	mov	r0, r4
    5d62:	bd70      	pop	{r4, r5, r6, pc}

00005d64 <pinctrl_apply_state>:
 * @retval -ENOENT If given state id does not exist.
 * @retval -errno Negative errno for other failures.
 */
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
				      uint8_t id)
{
    5d64:	b510      	push	{r4, lr}
    5d66:	b082      	sub	sp, #8
    5d68:	4604      	mov	r4, r0
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    5d6a:	aa01      	add	r2, sp, #4
    5d6c:	f000 f8b7 	bl	5ede <pinctrl_lookup_state>
	if (ret < 0) {
    5d70:	2800      	cmp	r0, #0
    5d72:	db05      	blt.n	5d80 <pinctrl_apply_state+0x1c>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    5d74:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    5d76:	6822      	ldr	r2, [r4, #0]
    5d78:	7919      	ldrb	r1, [r3, #4]
    5d7a:	6818      	ldr	r0, [r3, #0]
    5d7c:	f7fc fdaa 	bl	28d4 <pinctrl_configure_pins>
}
    5d80:	b002      	add	sp, #8
    5d82:	bd10      	pop	{r4, pc}

00005d84 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    5d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5d88:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    5d8a:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    5d8c:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    5d8e:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5d92:	2100      	movs	r1, #0
    5d94:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    5d98:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    5d9c:	68f8      	ldr	r0, [r7, #12]
    5d9e:	f7ff ffe1 	bl	5d64 <pinctrl_apply_state>
	if (err < 0) {
    5da2:	1e05      	subs	r5, r0, #0
    5da4:	db35      	blt.n	5e12 <uarte_instance_init+0x8e>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    5da6:	f108 0104 	add.w	r1, r8, #4
    5daa:	4620      	mov	r0, r4
    5dac:	f7ff fedd 	bl	5b6a <uarte_nrfx_configure>
	if (err) {
    5db0:	4605      	mov	r5, r0
    5db2:	bb70      	cbnz	r0, 5e12 <uarte_instance_init+0x8e>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5db4:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    5db6:	f013 0f02 	tst.w	r3, #2
    5dba:	d12d      	bne.n	5e18 <uarte_instance_init+0x94>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5dbc:	2308      	movs	r3, #8
    5dbe:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    5dc2:	7a3b      	ldrb	r3, [r7, #8]
    5dc4:	b95b      	cbnz	r3, 5dde <uarte_instance_init+0x5a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dc6:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    5dca:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, data->rx_data, 1);
    5dce:	f8d8 3014 	ldr.w	r3, [r8, #20]

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5dd2:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    5dd6:	2301      	movs	r3, #1
    5dd8:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ddc:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5dde:	687b      	ldr	r3, [r7, #4]
    5de0:	f013 0f02 	tst.w	r3, #2
    5de4:	d103      	bne.n	5dee <uarte_instance_init+0x6a>
    p_reg->INTENSET = mask;
    5de6:	f44f 7380 	mov.w	r3, #256	; 0x100
    5dea:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5dee:	687b      	ldr	r3, [r7, #4]
    5df0:	f013 0f10 	tst.w	r3, #16
    5df4:	d003      	beq.n	5dfe <uarte_instance_init+0x7a>
    5df6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5dfa:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, data->char_out, 0);
    5dfe:	f8d8 3010 	ldr.w	r3, [r8, #16]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5e02:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5e06:	2300      	movs	r3, #0
    5e08:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e0c:	2301      	movs	r3, #1
    5e0e:	60b3      	str	r3, [r6, #8]
    5e10:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5e12:	4628      	mov	r0, r5
    5e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    5e18:	4641      	mov	r1, r8
    5e1a:	4630      	mov	r0, r6
    5e1c:	f7fc faaa 	bl	2374 <endtx_stoptx_ppi_init>
		if (err < 0) {
    5e20:	2800      	cmp	r0, #0
    5e22:	dacb      	bge.n	5dbc <uarte_instance_init+0x38>
			return err;
    5e24:	4605      	mov	r5, r0
    5e26:	e7f4      	b.n	5e12 <uarte_instance_init+0x8e>

00005e28 <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    5e28:	b510      	push	{r4, lr}
    5e2a:	4604      	mov	r4, r0
    5e2c:	2200      	movs	r2, #0
    5e2e:	2101      	movs	r1, #1
    5e30:	2008      	movs	r0, #8
    5e32:	f7ff faee 	bl	5412 <z_arm_irq_priority_set>
    5e36:	2008      	movs	r0, #8
    5e38:	f7ff fae6 	bl	5408 <arch_irq_enable>
    5e3c:	2100      	movs	r1, #0
    5e3e:	4620      	mov	r0, r4
    5e40:	f7ff ffa0 	bl	5d84 <uarte_instance_init>
    5e44:	bd10      	pop	{r4, pc}

00005e46 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    5e46:	4770      	bx	lr

00005e48 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    5e48:	1a40      	subs	r0, r0, r1
}
    5e4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5e4e:	4770      	bx	lr

00005e50 <event_check>:
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5e50:	f100 0350 	add.w	r3, r0, #80	; 0x50
    5e54:	009b      	lsls	r3, r3, #2
    5e56:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5e58:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5e5c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    5e60:	6818      	ldr	r0, [r3, #0]
}
    5e62:	3800      	subs	r0, #0
    5e64:	bf18      	it	ne
    5e66:	2001      	movne	r0, #1
    5e68:	4770      	bx	lr

00005e6a <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5e6a:	f100 0350 	add.w	r3, r0, #80	; 0x50
    5e6e:	009b      	lsls	r3, r3, #2
    5e70:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5e72:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5e76:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    5e7a:	2200      	movs	r2, #0
    5e7c:	601a      	str	r2, [r3, #0]
    5e7e:	681b      	ldr	r3, [r3, #0]
}
    5e80:	4770      	bx	lr

00005e82 <absolute_time_to_cc>:
}
    5e82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5e86:	4770      	bx	lr

00005e88 <full_int_lock>:
	__asm__ volatile(
    5e88:	f04f 0320 	mov.w	r3, #32
    5e8c:	f3ef 8011 	mrs	r0, BASEPRI
    5e90:	f383 8812 	msr	BASEPRI_MAX, r3
    5e94:	f3bf 8f6f 	isb	sy
}
    5e98:	4770      	bx	lr

00005e9a <full_int_unlock>:
	__asm__ volatile(
    5e9a:	f380 8811 	msr	BASEPRI, r0
    5e9e:	f3bf 8f6f 	isb	sy
}
    5ea2:	4770      	bx	lr

00005ea4 <compare_set>:
{
    5ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ea6:	b083      	sub	sp, #12
    5ea8:	4604      	mov	r4, r0
    5eaa:	4617      	mov	r7, r2
    5eac:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    5eae:	f7fc fadb 	bl	2468 <compare_int_lock>
    5eb2:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    5eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5eb6:	9301      	str	r3, [sp, #4]
    5eb8:	9b08      	ldr	r3, [sp, #32]
    5eba:	9300      	str	r3, [sp, #0]
    5ebc:	463a      	mov	r2, r7
    5ebe:	462b      	mov	r3, r5
    5ec0:	4620      	mov	r0, r4
    5ec2:	f7fc fb8f 	bl	25e4 <compare_set_nolocks>
    5ec6:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    5ec8:	4631      	mov	r1, r6
    5eca:	4620      	mov	r0, r4
    5ecc:	f7fc fb1a 	bl	2504 <compare_int_unlock>
}
    5ed0:	4628      	mov	r0, r5
    5ed2:	b003      	add	sp, #12
    5ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005ed6 <sys_clock_cycle_get_32>:
{
    5ed6:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    5ed8:	f7fc fb64 	bl	25a4 <z_nrf_rtc_timer_read>
}
    5edc:	bd08      	pop	{r3, pc}

00005ede <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    5ede:	b500      	push	{lr}
	*state = &config->states[0];
    5ee0:	6843      	ldr	r3, [r0, #4]
    5ee2:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    5ee4:	e001      	b.n	5eea <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    5ee6:	3308      	adds	r3, #8
    5ee8:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    5eea:	6813      	ldr	r3, [r2, #0]
    5eec:	f890 c008 	ldrb.w	ip, [r0, #8]
    5ef0:	f8d0 e004 	ldr.w	lr, [r0, #4]
    5ef4:	eb0e 0ccc 	add.w	ip, lr, ip, lsl #3
    5ef8:	4563      	cmp	r3, ip
    5efa:	d205      	bcs.n	5f08 <pinctrl_lookup_state+0x2a>
		if (id == (*state)->id) {
    5efc:	f893 c005 	ldrb.w	ip, [r3, #5]
    5f00:	458c      	cmp	ip, r1
    5f02:	d1f0      	bne.n	5ee6 <pinctrl_lookup_state+0x8>
			return 0;
    5f04:	2000      	movs	r0, #0
    5f06:	e001      	b.n	5f0c <pinctrl_lookup_state+0x2e>
	}

	return -ENOENT;
    5f08:	f06f 0001 	mvn.w	r0, #1
}
    5f0c:	f85d fb04 	ldr.w	pc, [sp], #4

00005f10 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5f10:	b508      	push	{r3, lr}

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    5f12:	2000      	movs	r0, #0
    5f14:	f7ff fabc 	bl	5490 <sys_arch_reboot>

00005f18 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    5f18:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    5f1a:	f7fe fcd1 	bl	48c0 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    5f1e:	bd08      	pop	{r3, pc}

00005f20 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    5f20:	b510      	push	{r4, lr}
    5f22:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    5f24:	f7fb f89c 	bl	1060 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    5f28:	f7fb f9ae 	bl	1288 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    5f2c:	4620      	mov	r0, r4
    5f2e:	f7ff fff3 	bl	5f18 <hw_cc3xx_init_internal>
	return res;
}
    5f32:	bd10      	pop	{r4, pc}

00005f34 <nrf53_errata_42>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5f34:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5f38:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5f3c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5f40:	2a07      	cmp	r2, #7
    5f42:	d001      	beq.n	5f48 <nrf53_errata_42+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5f44:	2000      	movs	r0, #0
    5f46:	4770      	bx	lr
                    switch(var2)
    5f48:	3b02      	subs	r3, #2
    5f4a:	2b00      	cmp	r3, #0
    5f4c:	d804      	bhi.n	5f58 <nrf53_errata_42+0x24>
    5f4e:	e8df f003 	tbb	[pc, r3]
    5f52:	01          	.byte	0x01
    5f53:	00          	.byte	0x00
    5f54:	2001      	movs	r0, #1
    5f56:	4770      	bx	lr
                            return false;
    5f58:	2000      	movs	r0, #0
    #endif
}
    5f5a:	4770      	bx	lr

00005f5c <nrf53_errata_46>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5f5c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5f60:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5f64:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5f68:	2a07      	cmp	r2, #7
    5f6a:	d001      	beq.n	5f70 <nrf53_errata_46+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5f6c:	2000      	movs	r0, #0
    5f6e:	4770      	bx	lr
                    switch(var2)
    5f70:	2b04      	cmp	r3, #4
    5f72:	d007      	beq.n	5f84 <nrf53_errata_46+0x28>
    5f74:	d808      	bhi.n	5f88 <nrf53_errata_46+0x2c>
    5f76:	3b02      	subs	r3, #2
    5f78:	2b01      	cmp	r3, #1
    5f7a:	d801      	bhi.n	5f80 <nrf53_errata_46+0x24>
    5f7c:	2001      	movs	r0, #1
    #endif
}
    5f7e:	4770      	bx	lr
                            return false;
    5f80:	2000      	movs	r0, #0
    5f82:	4770      	bx	lr
                            return false;
    5f84:	2000      	movs	r0, #0
    5f86:	4770      	bx	lr
                            return false;
    5f88:	2000      	movs	r0, #0
    5f8a:	4770      	bx	lr

00005f8c <nrf53_errata_49>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5f8c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5f90:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5f94:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5f98:	2a07      	cmp	r2, #7
    5f9a:	d001      	beq.n	5fa0 <nrf53_errata_49+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5f9c:	2000      	movs	r0, #0
    5f9e:	4770      	bx	lr
                    switch(var2)
    5fa0:	3b02      	subs	r3, #2
    5fa2:	2b00      	cmp	r3, #0
    5fa4:	d804      	bhi.n	5fb0 <nrf53_errata_49+0x24>
    5fa6:	e8df f003 	tbb	[pc, r3]
    5faa:	01          	.byte	0x01
    5fab:	00          	.byte	0x00
    5fac:	2001      	movs	r0, #1
    5fae:	4770      	bx	lr
                            return false;
    5fb0:	2000      	movs	r0, #0
    #endif
}
    5fb2:	4770      	bx	lr

00005fb4 <nrf53_errata_55>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5fb4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5fb8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5fbc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5fc0:	2a07      	cmp	r2, #7
    5fc2:	d001      	beq.n	5fc8 <nrf53_errata_55+0x14>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    5fc4:	2000      	movs	r0, #0
    5fc6:	4770      	bx	lr
                            return true;
    5fc8:	2001      	movs	r0, #1
    #endif
}
    5fca:	4770      	bx	lr

00005fcc <nrf53_errata_64>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5fcc:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5fd0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5fd4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5fd8:	2a07      	cmp	r2, #7
    5fda:	d001      	beq.n	5fe0 <nrf53_errata_64+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5fdc:	2000      	movs	r0, #0
    5fde:	4770      	bx	lr
                    switch(var2)
    5fe0:	3b02      	subs	r3, #2
    5fe2:	2b00      	cmp	r3, #0
    5fe4:	d804      	bhi.n	5ff0 <nrf53_errata_64+0x24>
    5fe6:	e8df f003 	tbb	[pc, r3]
    5fea:	01          	.byte	0x01
    5feb:	00          	.byte	0x00
    5fec:	2001      	movs	r0, #1
    5fee:	4770      	bx	lr
                            return false;
    5ff0:	2000      	movs	r0, #0
    #endif
}
    5ff2:	4770      	bx	lr

00005ff4 <nrf53_errata_69>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5ff4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5ff8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5ffc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6000:	2a07      	cmp	r2, #7
    6002:	d001      	beq.n	6008 <nrf53_errata_69+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6004:	2000      	movs	r0, #0
    6006:	4770      	bx	lr
                    switch(var2)
    6008:	3b02      	subs	r3, #2
    600a:	2b00      	cmp	r3, #0
    600c:	d804      	bhi.n	6018 <nrf53_errata_69+0x24>
    600e:	e8df f003 	tbb	[pc, r3]
    6012:	01          	.byte	0x01
    6013:	00          	.byte	0x00
    6014:	2001      	movs	r0, #1
    6016:	4770      	bx	lr
                            return false;
    6018:	2000      	movs	r0, #0
    #endif
}
    601a:	4770      	bx	lr

0000601c <nrf53_errata_97>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    601c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6020:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6024:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6028:	2a07      	cmp	r2, #7
    602a:	d001      	beq.n	6030 <nrf53_errata_97+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    602c:	2000      	movs	r0, #0
    602e:	4770      	bx	lr
                    switch(var2)
    6030:	3b02      	subs	r3, #2
    6032:	2b00      	cmp	r3, #0
    6034:	d804      	bhi.n	6040 <nrf53_errata_97+0x24>
    6036:	e8df f003 	tbb	[pc, r3]
    603a:	01          	.byte	0x01
    603b:	00          	.byte	0x00
    603c:	2001      	movs	r0, #1
    603e:	4770      	bx	lr
                            return false;
    6040:	2000      	movs	r0, #0
    #endif
}
    6042:	4770      	bx	lr

00006044 <nrf53_errata_140>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6044:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6048:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    604c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6050:	2a07      	cmp	r2, #7
    6052:	d001      	beq.n	6058 <nrf53_errata_140+0x14>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    6054:	2000      	movs	r0, #0
    6056:	4770      	bx	lr
                            return true;
    6058:	2001      	movs	r0, #1
    #endif
}
    605a:	4770      	bx	lr

0000605c <nrfx_isr>:
#include <nrfx.h>
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
    605c:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    605e:	4780      	blx	r0
}
    6060:	bd08      	pop	{r3, pc}

00006062 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    6062:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    6064:	f000 fc00 	bl	6868 <z_impl_k_busy_wait>
	if (IS_ENABLED(CONFIG_SYS_CLOCK_EXISTS)) {
		k_busy_wait(usec_to_wait);
	} else {
		nrfx_coredep_delay_us(usec_to_wait);
	}
}
    6068:	bd08      	pop	{r3, pc}

0000606a <nrf_clock_is_running>:
    switch (domain)
    606a:	2903      	cmp	r1, #3
    606c:	d82f      	bhi.n	60ce <nrf_clock_is_running+0x64>
    606e:	e8df f001 	tbb	[pc, r1]
    6072:	0f02      	.short	0x0f02
    6074:	291c      	.short	0x291c
            if (p_clk_src != NULL)
    6076:	b122      	cbz	r2, 6082 <nrf_clock_is_running+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6078:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    607c:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    6080:	7013      	strb	r3, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6082:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    6086:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    608a:	d122      	bne.n	60d2 <nrf_clock_is_running+0x68>
    return false;
    608c:	2000      	movs	r0, #0
    608e:	4770      	bx	lr
            if (p_clk_src != NULL)
    6090:	b122      	cbz	r2, 609c <nrf_clock_is_running+0x32>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    6092:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    6096:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    609a:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    609c:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    60a0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60a4:	d117      	bne.n	60d6 <nrf_clock_is_running+0x6c>
    return false;
    60a6:	2000      	movs	r0, #0
    60a8:	4770      	bx	lr
            if (p_clk_src != NULL)
    60aa:	b122      	cbz	r2, 60b6 <nrf_clock_is_running+0x4c>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    60ac:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    60b0:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    60b4:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    60b6:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    60ba:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60be:	d10c      	bne.n	60da <nrf_clock_is_running+0x70>
    return false;
    60c0:	2000      	movs	r0, #0
    60c2:	4770      	bx	lr
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    60c4:	f8d0 0454 	ldr.w	r0, [r0, #1108]	; 0x454
    60c8:	f3c0 4000 	ubfx	r0, r0, #16, #1
    60cc:	4770      	bx	lr
    switch (domain)
    60ce:	2000      	movs	r0, #0
    60d0:	4770      	bx	lr
                return true;
    60d2:	2001      	movs	r0, #1
    60d4:	4770      	bx	lr
                return true;
    60d6:	2001      	movs	r0, #1
    60d8:	4770      	bx	lr
                return true;
    60da:	2001      	movs	r0, #1
}
    60dc:	4770      	bx	lr

000060de <clock_initial_lfclksrc_get>:
}
    60de:	2001      	movs	r0, #1
    60e0:	4770      	bx	lr

000060e2 <nrfx_power_clock_irq_init>:
extern "C" {
#endif


__STATIC_INLINE void nrfx_power_clock_irq_init(void)
{
    60e2:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    60e4:	2005      	movs	r0, #5
    60e6:	f7fb f931 	bl	134c <arch_irq_is_enabled>
    60ea:	b100      	cbz	r0, 60ee <nrfx_power_clock_irq_init+0xc>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    }
}
    60ec:	bd08      	pop	{r3, pc}
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    60ee:	2005      	movs	r0, #5
    60f0:	f7ff f98a 	bl	5408 <arch_irq_enable>
}
    60f4:	e7fa      	b.n	60ec <nrfx_power_clock_irq_init+0xa>

000060f6 <clock_stop>:
{
    60f6:	b570      	push	{r4, r5, r6, lr}
    60f8:	b082      	sub	sp, #8
    60fa:	4606      	mov	r6, r0
    switch (domain)
    60fc:	2803      	cmp	r0, #3
    60fe:	d855      	bhi.n	61ac <clock_stop+0xb6>
    6100:	e8df f000 	tbb	[pc, r0]
    6104:	31231702 	.word	0x31231702
    p_reg->INTENCLR = mask;
    6108:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    610c:	2202      	movs	r2, #2
    610e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6112:	2200      	movs	r2, #0
    6114:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6118:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    611c:	2201      	movs	r2, #1
    611e:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    6120:	2301      	movs	r3, #1
    6122:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    6126:	429e      	cmp	r6, r3
    6128:	d02b      	beq.n	6182 <clock_stop+0x8c>
    612a:	2500      	movs	r5, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    612c:	f242 7410 	movw	r4, #10000	; 0x2710
    6130:	e02f      	b.n	6192 <clock_stop+0x9c>
    p_reg->INTENCLR = mask;
    6132:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6136:	2201      	movs	r2, #1
    6138:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    613c:	2100      	movs	r1, #0
    613e:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    6142:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6146:	605a      	str	r2, [r3, #4]
}
    6148:	e7ea      	b.n	6120 <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    614a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    614e:	f44f 7200 	mov.w	r2, #512	; 0x200
    6152:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6156:	2200      	movs	r2, #0
    6158:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    615c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6160:	2201      	movs	r2, #1
    6162:	625a      	str	r2, [r3, #36]	; 0x24
}
    6164:	e7dc      	b.n	6120 <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    6166:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    616a:	f44f 7280 	mov.w	r2, #256	; 0x100
    616e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6172:	2200      	movs	r2, #0
    6174:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6178:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    617c:	2201      	movs	r2, #1
    617e:	61da      	str	r2, [r3, #28]
}
    6180:	e7ce      	b.n	6120 <clock_stop+0x2a>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    6182:	f10d 0507 	add.w	r5, sp, #7
    6186:	e7d1      	b.n	612c <clock_stop+0x36>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    6188:	2001      	movs	r0, #1
    618a:	f7ff ff6a 	bl	6062 <nrfx_busy_wait>
    618e:	3c01      	subs	r4, #1
    6190:	d00c      	beq.n	61ac <clock_stop+0xb6>
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    6192:	462a      	mov	r2, r5
    6194:	4631      	mov	r1, r6
    6196:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    619a:	f7ff ff66 	bl	606a <nrf_clock_is_running>
    619e:	b128      	cbz	r0, 61ac <clock_stop+0xb6>
    61a0:	2d00      	cmp	r5, #0
    61a2:	d0f1      	beq.n	6188 <clock_stop+0x92>
    61a4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    61a8:	2b01      	cmp	r3, #1
    61aa:	d0ed      	beq.n	6188 <clock_stop+0x92>
}
    61ac:	b002      	add	sp, #8
    61ae:	bd70      	pop	{r4, r5, r6, pc}

000061b0 <clock_lfclksrc_tweak>:
{
    61b0:	b538      	push	{r3, r4, r5, lr}
    61b2:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    61b4:	7803      	ldrb	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    61b6:	2b02      	cmp	r3, #2
    61b8:	d006      	beq.n	61c8 <clock_lfclksrc_tweak+0x18>
    61ba:	2b01      	cmp	r3, #1
    61bc:	d000      	beq.n	61c0 <clock_lfclksrc_tweak+0x10>
    61be:	2300      	movs	r3, #0
    if (!is_correct_clk)
    61c0:	461d      	mov	r5, r3
    61c2:	b11b      	cbz	r3, 61cc <clock_lfclksrc_tweak+0x1c>
}
    61c4:	4628      	mov	r0, r5
    61c6:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    61c8:	2301      	movs	r3, #1
    61ca:	e7f9      	b.n	61c0 <clock_lfclksrc_tweak+0x10>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    61cc:	2000      	movs	r0, #0
    61ce:	f7ff ff92 	bl	60f6 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    61d2:	f7ff ff84 	bl	60de <clock_initial_lfclksrc_get>
    61d6:	7020      	strb	r0, [r4, #0]
    61d8:	e7f4      	b.n	61c4 <clock_lfclksrc_tweak+0x14>

000061da <nrfx_clock_enable>:
{
    61da:	b508      	push	{r3, lr}
    nrfx_power_clock_irq_init();
    61dc:	f7ff ff81 	bl	60e2 <nrfx_power_clock_irq_init>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    61e0:	f7ff ff7d 	bl	60de <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    61e4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    61e8:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
    61ec:	2201      	movs	r2, #1
    61ee:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    61f2:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
    61f6:	bd08      	pop	{r3, pc}

000061f8 <nrfx_clock_start>:
    switch (domain)
    61f8:	2803      	cmp	r0, #3
    61fa:	d871      	bhi.n	62e0 <nrfx_clock_start+0xe8>
    61fc:	e8df f000 	tbb	[pc, r0]
    6200:	62544802 	.word	0x62544802
{
    6204:	b500      	push	{lr}
    6206:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6208:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    620c:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6210:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    6214:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6218:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    621c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6220:	d11d      	bne.n	625e <nrfx_clock_start+0x66>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    6222:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6226:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    622a:	f013 0f01 	tst.w	r3, #1
    622e:	d11b      	bne.n	6268 <nrfx_clock_start+0x70>
                    lfclksrc = clock_initial_lfclksrc_get();
    6230:	f7ff ff55 	bl	60de <clock_initial_lfclksrc_get>
    6234:	f88d 0007 	strb.w	r0, [sp, #7]
                nrf_clock_lf_src_set(NRF_CLOCK, lfclksrc);
    6238:	f89d 2007 	ldrb.w	r2, [sp, #7]
    p_reg->LFCLKSRC = (uint32_t)(source);
    623c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6240:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6244:	2200      	movs	r2, #0
    6246:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    624a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    624e:	2202      	movs	r2, #2
    6250:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6254:	2201      	movs	r2, #1
    6256:	609a      	str	r2, [r3, #8]
}
    6258:	b003      	add	sp, #12
    625a:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    625e:	f10d 0007 	add.w	r0, sp, #7
    6262:	f7ff ffa5 	bl	61b0 <clock_lfclksrc_tweak>
    6266:	e7e7      	b.n	6238 <nrfx_clock_start+0x40>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    6268:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    626c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    6270:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    6274:	f88d 3007 	strb.w	r3, [sp, #7]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    6278:	f10d 0007 	add.w	r0, sp, #7
    627c:	f7ff ff98 	bl	61b0 <clock_lfclksrc_tweak>
    6280:	2800      	cmp	r0, #0
    6282:	d0d9      	beq.n	6238 <nrfx_clock_start+0x40>
    p_reg->INTENSET = mask;
    6284:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6288:	2202      	movs	r2, #2
    628a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    628e:	e7e3      	b.n	6258 <nrfx_clock_start+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6290:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6294:	2200      	movs	r2, #0
    6296:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    629a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    629e:	2201      	movs	r2, #1
    62a0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    62a4:	601a      	str	r2, [r3, #0]
}
    62a6:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62a8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    62ac:	2200      	movs	r2, #0
    62ae:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    62b2:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
    62b6:	f44f 7200 	mov.w	r2, #512	; 0x200
    62ba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    62be:	2201      	movs	r2, #1
    62c0:	621a      	str	r2, [r3, #32]
}
    62c2:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62c4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    62c8:	2200      	movs	r2, #0
    62ca:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    62ce:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
    62d2:	f44f 7280 	mov.w	r2, #256	; 0x100
    62d6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    62da:	2201      	movs	r2, #1
    62dc:	619a      	str	r2, [r3, #24]
}
    62de:	4770      	bx	lr
    62e0:	4770      	bx	lr

000062e2 <nrfx_clock_stop>:
{
    62e2:	b508      	push	{r3, lr}
    clock_stop(domain);
    62e4:	f7ff ff07 	bl	60f6 <clock_stop>
}
    62e8:	bd08      	pop	{r3, pc}

000062ea <nrf_gpiote_event_configure>:
{
    62ea:	b410      	push	{r4}
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    62ec:	f501 71a2 	add.w	r1, r1, #324	; 0x144
    62f0:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    62f4:	f424 344f 	bic.w	r4, r4, #211968	; 0x33c00
    62f8:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    62fc:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6300:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6304:	0212      	lsls	r2, r2, #8
    6306:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    630a:	041b      	lsls	r3, r3, #16
    630c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6310:	431a      	orrs	r2, r3
    6312:	4314      	orrs	r4, r2
    6314:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
    6318:	bc10      	pop	{r4}
    631a:	4770      	bx	lr

0000631c <nrf_gpiote_task_configure>:
{
    631c:	b410      	push	{r4}
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    631e:	f501 71a2 	add.w	r1, r1, #324	; 0x144
    6322:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6326:	f424 1499 	bic.w	r4, r4, #1253376	; 0x132000
    632a:	f424 54f8 	bic.w	r4, r4, #7936	; 0x1f00
    632e:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6332:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6336:	0212      	lsls	r2, r2, #8
    6338:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    633c:	041b      	lsls	r3, r3, #16
    633e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6342:	431a      	orrs	r2, r3
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    6344:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6348:	051b      	lsls	r3, r3, #20
    634a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    634e:	431a      	orrs	r2, r3
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6350:	4314      	orrs	r4, r2
    6352:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
    6356:	bc10      	pop	{r4}
    6358:	4770      	bx	lr

0000635a <nrf_gpio_cfg_sense_set>:
{
    635a:	b500      	push	{lr}
    635c:	b085      	sub	sp, #20
    635e:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6362:	f10d 030f 	add.w	r3, sp, #15
    6366:	9301      	str	r3, [sp, #4]
    6368:	2100      	movs	r1, #0
    636a:	9100      	str	r1, [sp, #0]
    636c:	460b      	mov	r3, r1
    636e:	460a      	mov	r2, r1
    6370:	f7fc fd60 	bl	2e34 <nrf_gpio_reconfigure>
}
    6374:	b005      	add	sp, #20
    6376:	f85d fb04 	ldr.w	pc, [sp], #4

0000637a <pin_is_task_output>:
{
    637a:	b510      	push	{r4, lr}
    637c:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    637e:	f7fc fe0b 	bl	2f98 <pin_is_output>
    6382:	b128      	cbz	r0, 6390 <pin_is_task_output+0x16>
    6384:	4620      	mov	r0, r4
    6386:	f7fc fdf1 	bl	2f6c <pin_in_use_by_te>
    638a:	b118      	cbz	r0, 6394 <pin_is_task_output+0x1a>
    638c:	2001      	movs	r0, #1
    638e:	e000      	b.n	6392 <pin_is_task_output+0x18>
    6390:	2000      	movs	r0, #0
}
    6392:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    6394:	2000      	movs	r0, #0
    6396:	e7fc      	b.n	6392 <pin_is_task_output+0x18>

00006398 <pin_is_input>:
{
    6398:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    639a:	f7fc fdfd 	bl	2f98 <pin_is_output>
    639e:	f080 0001 	eor.w	r0, r0, #1
}
    63a2:	b2c0      	uxtb	r0, r0
    63a4:	bd08      	pop	{r3, pc}

000063a6 <gpiote_polarity_to_trigger>:
}
    63a6:	4770      	bx	lr

000063a8 <gpiote_trigger_to_polarity>:
}
    63a8:	4770      	bx	lr

000063aa <is_level>:
}
    63aa:	2803      	cmp	r0, #3
    63ac:	bf94      	ite	ls
    63ae:	2000      	movls	r0, #0
    63b0:	2001      	movhi	r0, #1
    63b2:	4770      	bx	lr

000063b4 <latch_pending_read_and_check>:
{
    63b4:	b510      	push	{r4, lr}
    63b6:	4604      	mov	r4, r0
    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);
    63b8:	4602      	mov	r2, r0
    63ba:	2102      	movs	r1, #2
    63bc:	2000      	movs	r0, #0
    63be:	f7fc fdab 	bl	2f18 <nrf_gpio_latches_read_and_clear>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    63c2:	2300      	movs	r3, #0
    63c4:	2b01      	cmp	r3, #1
    63c6:	d804      	bhi.n	63d2 <latch_pending_read_and_check+0x1e>
        if (latch[port_idx])
    63c8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    63cc:	b91a      	cbnz	r2, 63d6 <latch_pending_read_and_check+0x22>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    63ce:	3301      	adds	r3, #1
    63d0:	e7f8      	b.n	63c4 <latch_pending_read_and_check+0x10>
    return false;
    63d2:	2000      	movs	r0, #0
}
    63d4:	bd10      	pop	{r4, pc}
            return true;
    63d6:	2001      	movs	r0, #1
    63d8:	e7fc      	b.n	63d4 <latch_pending_read_and_check+0x20>

000063da <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    63da:	b160      	cbz	r0, 63f6 <z_device_is_ready+0x1c>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    63dc:	68c3      	ldr	r3, [r0, #12]
    63de:	785a      	ldrb	r2, [r3, #1]
    63e0:	f012 0f01 	tst.w	r2, #1
    63e4:	d003      	beq.n	63ee <z_device_is_ready+0x14>
    63e6:	781b      	ldrb	r3, [r3, #0]
    63e8:	b11b      	cbz	r3, 63f2 <z_device_is_ready+0x18>
    63ea:	2000      	movs	r0, #0
    63ec:	4770      	bx	lr
    63ee:	2000      	movs	r0, #0
    63f0:	4770      	bx	lr
    63f2:	2001      	movs	r0, #1
    63f4:	4770      	bx	lr
		return false;
    63f6:	2000      	movs	r0, #0
}
    63f8:	4770      	bx	lr

000063fa <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    63fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    63fc:	4605      	mov	r5, r0
    63fe:	460e      	mov	r6, r1
	__asm__ volatile(
    6400:	f04f 0320 	mov.w	r3, #32
    6404:	f3ef 8711 	mrs	r7, BASEPRI
    6408:	f383 8812 	msr	BASEPRI_MAX, r3
    640c:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6410:	f7fe f8a2 	bl	4558 <z_impl_z_current_get>
    6414:	4604      	mov	r4, r0

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    6416:	4631      	mov	r1, r6
    6418:	4628      	mov	r0, r5
    641a:	f7ff fd79 	bl	5f10 <k_sys_fatal_error_handler>
	__asm__ volatile(
    641e:	f387 8811 	msr	BASEPRI, r7
    6422:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    6426:	4620      	mov	r0, r4
    6428:	f7fb fa4e 	bl	18c8 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    642c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000642e <z_early_memset>:
{
    642e:	b508      	push	{r3, lr}
	(void) memset(dst, c, n);
    6430:	f7ff f900 	bl	5634 <memset>
}
    6434:	bd08      	pop	{r3, pc}

00006436 <z_early_memcpy>:
{
    6436:	b508      	push	{r3, lr}
	(void) memcpy(dst, src, n);
    6438:	f7ff f8cd 	bl	55d6 <memcpy>
}
    643c:	bd08      	pop	{r3, pc}

0000643e <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    643e:	68c2      	ldr	r2, [r0, #12]
    6440:	6903      	ldr	r3, [r0, #16]
    6442:	431a      	orrs	r2, r3
    6444:	f012 0203 	ands.w	r2, r2, #3
    6448:	d10d      	bne.n	6466 <create_free_list+0x28>
	slab->free_list = NULL;
    644a:	2100      	movs	r1, #0
    644c:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    644e:	e005      	b.n	645c <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    6450:	6941      	ldr	r1, [r0, #20]
    6452:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    6454:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    6456:	68c1      	ldr	r1, [r0, #12]
    6458:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    645a:	3201      	adds	r2, #1
    645c:	6881      	ldr	r1, [r0, #8]
    645e:	4291      	cmp	r1, r2
    6460:	d8f6      	bhi.n	6450 <create_free_list+0x12>
	return 0;
    6462:	2000      	movs	r0, #0
    6464:	4770      	bx	lr
		return -EINVAL;
    6466:	f06f 0015 	mvn.w	r0, #21
}
    646a:	4770      	bx	lr

0000646c <k_mem_slab_init>:
{
    646c:	b510      	push	{r4, lr}
    646e:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    6470:	6083      	str	r3, [r0, #8]
	slab->block_size = block_size;
    6472:	60c2      	str	r2, [r0, #12]
	slab->buffer = buffer;
    6474:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    6476:	2300      	movs	r3, #0
    6478:	6183      	str	r3, [r0, #24]
	rc = create_free_list(slab);
    647a:	f7ff ffe0 	bl	643e <create_free_list>
	if (rc < 0) {
    647e:	2800      	cmp	r0, #0
    6480:	db01      	blt.n	6486 <k_mem_slab_init+0x1a>
	list->head = (sys_dnode_t *)list;
    6482:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    6484:	6064      	str	r4, [r4, #4]
}
    6486:	bd10      	pop	{r4, pc}

00006488 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    648c:	4604      	mov	r4, r0
    648e:	460d      	mov	r5, r1
	__asm__ volatile(
    6490:	f04f 0320 	mov.w	r3, #32
    6494:	f3ef 8611 	mrs	r6, BASEPRI
    6498:	f383 8812 	msr	BASEPRI_MAX, r3
    649c:	f3bf 8f6f 	isb	sy
    64a0:	4637      	mov	r7, r6
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    64a2:	6943      	ldr	r3, [r0, #20]
    64a4:	b16b      	cbz	r3, 64c2 <k_mem_slab_free+0x3a>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    64a6:	682b      	ldr	r3, [r5, #0]
    64a8:	6962      	ldr	r2, [r4, #20]
    64aa:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    64ac:	682b      	ldr	r3, [r5, #0]
    64ae:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    64b0:	69a3      	ldr	r3, [r4, #24]
    64b2:	3b01      	subs	r3, #1
    64b4:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    64b6:	f387 8811 	msr	BASEPRI, r7
    64ba:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    64be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    64c2:	f100 0808 	add.w	r8, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    64c6:	f000 f92e 	bl	6726 <z_unpend_first_thread>
		if (pending_thread != NULL) {
    64ca:	2800      	cmp	r0, #0
    64cc:	d0eb      	beq.n	64a6 <k_mem_slab_free+0x1e>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    64ce:	682a      	ldr	r2, [r5, #0]
    64d0:	2100      	movs	r1, #0
    64d2:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    64d6:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    64d8:	f000 f88e 	bl	65f8 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    64dc:	4631      	mov	r1, r6
    64de:	4640      	mov	r0, r8
    64e0:	f7fd fd08 	bl	3ef4 <z_reschedule>
			return;
    64e4:	e7eb      	b.n	64be <k_mem_slab_free+0x36>

000064e6 <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    64e6:	3207      	adds	r2, #7
    64e8:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    64ec:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    64f0:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    64f4:	2300      	movs	r3, #0
    64f6:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
    64fa:	1888      	adds	r0, r1, r2
    64fc:	4770      	bx	lr

000064fe <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    64fe:	f3ef 8005 	mrs	r0, IPSR
}
    6502:	3800      	subs	r0, #0
    6504:	bf18      	it	ne
    6506:	2001      	movne	r0, #1
    6508:	4770      	bx	lr

0000650a <z_impl_k_thread_start>:
{
    650a:	b508      	push	{r3, lr}
	z_sched_start(thread);
    650c:	f7fd fe1c 	bl	4148 <z_sched_start>
}
    6510:	bd08      	pop	{r3, pc}

00006512 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    6512:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    6514:	2400      	movs	r4, #0
    6516:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    6518:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    651a:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    651c:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    651e:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    6520:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    6522:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    6524:	bc10      	pop	{r4}
    6526:	4770      	bx	lr

00006528 <z_pm_save_idle_exit>:
{
    6528:	b508      	push	{r3, lr}
	pm_system_resume();
    652a:	f7fa fc9f 	bl	e6c <pm_system_resume>
	sys_clock_idle_exit();
    652e:	f7ff fc8a 	bl	5e46 <sys_clock_idle_exit>
}
    6532:	bd08      	pop	{r3, pc}

00006534 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    6534:	4288      	cmp	r0, r1
    6536:	da00      	bge.n	653a <new_prio_for_inheritance+0x6>
    6538:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    653a:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    653e:	db01      	blt.n	6544 <new_prio_for_inheritance+0x10>
    6540:	4608      	mov	r0, r1
    6542:	4770      	bx	lr
    6544:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    6548:	4770      	bx	lr

0000654a <adjust_owner_prio>:
{
    654a:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    654c:	6880      	ldr	r0, [r0, #8]
    654e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    6552:	428b      	cmp	r3, r1
    6554:	d101      	bne.n	655a <adjust_owner_prio+0x10>
	return false;
    6556:	2000      	movs	r0, #0
}
    6558:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    655a:	f7fd fe4b 	bl	41f4 <z_set_prio>
    655e:	e7fb      	b.n	6558 <adjust_owner_prio+0xe>

00006560 <z_impl_k_mutex_init>:
{
    6560:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6562:	2000      	movs	r0, #0
    6564:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    6566:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    6568:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    656a:	605b      	str	r3, [r3, #4]
}
    656c:	4770      	bx	lr

0000656e <thread_active_elsewhere>:
}
    656e:	2000      	movs	r0, #0
    6570:	4770      	bx	lr

00006572 <pended_on_thread>:
}
    6572:	6880      	ldr	r0, [r0, #8]
    6574:	4770      	bx	lr

00006576 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    6576:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    657a:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    657e:	4283      	cmp	r3, r0
    6580:	d001      	beq.n	6586 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    6582:	1ac0      	subs	r0, r0, r3
    6584:	4770      	bx	lr
	return 0;
    6586:	2000      	movs	r0, #0
}
    6588:	4770      	bx	lr

0000658a <z_reschedule_irqlock>:
{
    658a:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    658c:	4603      	mov	r3, r0
    658e:	b928      	cbnz	r0, 659c <z_reschedule_irqlock+0x12>
    6590:	f3ef 8205 	mrs	r2, IPSR
    6594:	b912      	cbnz	r2, 659c <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    6596:	f7fa ff07 	bl	13a8 <arch_swap>
	return ret;
    659a:	e003      	b.n	65a4 <z_reschedule_irqlock+0x1a>
    659c:	f383 8811 	msr	BASEPRI, r3
    65a0:	f3bf 8f6f 	isb	sy
}
    65a4:	bd08      	pop	{r3, pc}

000065a6 <z_reschedule_unlocked>:
{
    65a6:	b508      	push	{r3, lr}
	__asm__ volatile(
    65a8:	f04f 0320 	mov.w	r3, #32
    65ac:	f3ef 8011 	mrs	r0, BASEPRI
    65b0:	f383 8812 	msr	BASEPRI_MAX, r3
    65b4:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    65b8:	f7ff ffe7 	bl	658a <z_reschedule_irqlock>
}
    65bc:	bd08      	pop	{r3, pc}

000065be <z_priq_dumb_remove>:
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    65be:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    65c0:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    65c2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    65c4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    65c6:	2300      	movs	r3, #0
    65c8:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    65ca:	604b      	str	r3, [r1, #4]
}
    65cc:	4770      	bx	lr

000065ce <unpend_thread_no_timeout>:
{
    65ce:	b510      	push	{r4, lr}
    65d0:	4604      	mov	r4, r0
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    65d2:	f7ff ffce 	bl	6572 <pended_on_thread>
    65d6:	4621      	mov	r1, r4
    65d8:	f7ff fff1 	bl	65be <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    65dc:	7b63      	ldrb	r3, [r4, #13]
    65de:	f023 0302 	bic.w	r3, r3, #2
    65e2:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    65e4:	2300      	movs	r3, #0
    65e6:	60a3      	str	r3, [r4, #8]
}
    65e8:	bd10      	pop	{r4, pc}

000065ea <z_priq_dumb_best>:
{
    65ea:	4603      	mov	r3, r0
	return list->head == list;
    65ec:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    65ee:	4283      	cmp	r3, r0
    65f0:	d000      	beq.n	65f4 <z_priq_dumb_best+0xa>
}
    65f2:	4770      	bx	lr
	struct k_thread *thread = NULL;
    65f4:	2000      	movs	r0, #0
	return thread;
    65f6:	e7fc      	b.n	65f2 <z_priq_dumb_best+0x8>

000065f8 <z_ready_thread>:
{
    65f8:	b538      	push	{r3, r4, r5, lr}
    65fa:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    65fc:	2300      	movs	r3, #0
    65fe:	f04f 0220 	mov.w	r2, #32
    6602:	f3ef 8511 	mrs	r5, BASEPRI
    6606:	f382 8812 	msr	BASEPRI_MAX, r2
    660a:	f3bf 8f6f 	isb	sy
    660e:	e004      	b.n	661a <z_ready_thread+0x22>
	__asm__ volatile(
    6610:	f385 8811 	msr	BASEPRI, r5
    6614:	f3bf 8f6f 	isb	sy
    6618:	2301      	movs	r3, #1
    661a:	b943      	cbnz	r3, 662e <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    661c:	4620      	mov	r0, r4
    661e:	f7ff ffa6 	bl	656e <thread_active_elsewhere>
    6622:	2800      	cmp	r0, #0
    6624:	d1f4      	bne.n	6610 <z_ready_thread+0x18>
			ready_thread(thread);
    6626:	4620      	mov	r0, r4
    6628:	f7fd fd52 	bl	40d0 <ready_thread>
    662c:	e7f0      	b.n	6610 <z_ready_thread+0x18>
}
    662e:	bd38      	pop	{r3, r4, r5, pc}

00006630 <z_thread_timeout>:
{
    6630:	b570      	push	{r4, r5, r6, lr}
    6632:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    6634:	f1a0 0618 	sub.w	r6, r0, #24
	LOCKED(&sched_spinlock) {
    6638:	2300      	movs	r3, #0
	__asm__ volatile(
    663a:	f04f 0220 	mov.w	r2, #32
    663e:	f3ef 8511 	mrs	r5, BASEPRI
    6642:	f382 8812 	msr	BASEPRI_MAX, r2
    6646:	f3bf 8f6f 	isb	sy
    664a:	e011      	b.n	6670 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    664c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6650:	f023 0204 	bic.w	r2, r3, #4
    6654:	f804 2c0b 	strb.w	r2, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6658:	f023 0314 	bic.w	r3, r3, #20
    665c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6660:	4630      	mov	r0, r6
    6662:	f7fd fd35 	bl	40d0 <ready_thread>
	__asm__ volatile(
    6666:	f385 8811 	msr	BASEPRI, r5
    666a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    666e:	2301      	movs	r3, #1
    6670:	b963      	cbnz	r3, 668c <z_thread_timeout+0x5c>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    6672:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    6676:	f013 0f28 	tst.w	r3, #40	; 0x28
    667a:	d1f4      	bne.n	6666 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
    667c:	f854 3c10 	ldr.w	r3, [r4, #-16]
    6680:	2b00      	cmp	r3, #0
    6682:	d0e3      	beq.n	664c <z_thread_timeout+0x1c>
				unpend_thread_no_timeout(thread);
    6684:	4630      	mov	r0, r6
    6686:	f7ff ffa2 	bl	65ce <unpend_thread_no_timeout>
    668a:	e7df      	b.n	664c <z_thread_timeout+0x1c>
}
    668c:	bd70      	pop	{r4, r5, r6, pc}

0000668e <unpend_all>:
{
    668e:	b538      	push	{r3, r4, r5, lr}
    6690:	4605      	mov	r5, r0
	return list->head == list;
    6692:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6694:	42a5      	cmp	r5, r4
    6696:	d00e      	beq.n	66b6 <unpend_all+0x28>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    6698:	b16c      	cbz	r4, 66b6 <unpend_all+0x28>
		unpend_thread_no_timeout(thread);
    669a:	4620      	mov	r0, r4
    669c:	f7ff ff97 	bl	65ce <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    66a0:	f104 0018 	add.w	r0, r4, #24
    66a4:	f000 f87c 	bl	67a0 <z_abort_timeout>
    66a8:	2300      	movs	r3, #0
    66aa:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
		ready_thread(thread);
    66ae:	4620      	mov	r0, r4
    66b0:	f7fd fd0e 	bl	40d0 <ready_thread>
    66b4:	e7ed      	b.n	6692 <unpend_all+0x4>
}
    66b6:	bd38      	pop	{r3, r4, r5, pc}

000066b8 <add_to_waitq_locked>:
{
    66b8:	b570      	push	{r4, r5, r6, lr}
    66ba:	4605      	mov	r5, r0
    66bc:	460e      	mov	r6, r1
	unready_thread(thread);
    66be:	f7fd fd61 	bl	4184 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    66c2:	7b6b      	ldrb	r3, [r5, #13]
    66c4:	f043 0302 	orr.w	r3, r3, #2
    66c8:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    66ca:	b1fe      	cbz	r6, 670c <add_to_waitq_locked+0x54>
		thread->base.pended_on = wait_q;
    66cc:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    66ce:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    66d0:	42a6      	cmp	r6, r4
    66d2:	d108      	bne.n	66e6 <add_to_waitq_locked+0x2e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    66d4:	2400      	movs	r4, #0
    66d6:	e006      	b.n	66e6 <add_to_waitq_locked+0x2e>
	sys_dnode_t *const prev = successor->prev;
    66d8:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    66da:	606b      	str	r3, [r5, #4]
	node->next = successor;
    66dc:	602c      	str	r4, [r5, #0]
	prev->next = node;
    66de:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    66e0:	6065      	str	r5, [r4, #4]
}
    66e2:	e013      	b.n	670c <add_to_waitq_locked+0x54>
    66e4:	2400      	movs	r4, #0
    66e6:	b164      	cbz	r4, 6702 <add_to_waitq_locked+0x4a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    66e8:	4621      	mov	r1, r4
    66ea:	4628      	mov	r0, r5
    66ec:	f7ff ff43 	bl	6576 <z_sched_prio_cmp>
    66f0:	2800      	cmp	r0, #0
    66f2:	dcf1      	bgt.n	66d8 <add_to_waitq_locked+0x20>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    66f4:	2c00      	cmp	r4, #0
    66f6:	d0f6      	beq.n	66e6 <add_to_waitq_locked+0x2e>
	return (node == list->tail) ? NULL : node->next;
    66f8:	6873      	ldr	r3, [r6, #4]
    66fa:	429c      	cmp	r4, r3
    66fc:	d0f2      	beq.n	66e4 <add_to_waitq_locked+0x2c>
    66fe:	6824      	ldr	r4, [r4, #0]
    6700:	e7f1      	b.n	66e6 <add_to_waitq_locked+0x2e>
	sys_dnode_t *const tail = list->tail;
    6702:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    6704:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    6706:	606b      	str	r3, [r5, #4]
	tail->next = node;
    6708:	601d      	str	r5, [r3, #0]
	list->tail = node;
    670a:	6075      	str	r5, [r6, #4]
}
    670c:	bd70      	pop	{r4, r5, r6, pc}

0000670e <pend_locked>:
{
    670e:	b570      	push	{r4, r5, r6, lr}
    6710:	4604      	mov	r4, r0
    6712:	4616      	mov	r6, r2
    6714:	461d      	mov	r5, r3
	add_to_waitq_locked(thread, wait_q);
    6716:	f7ff ffcf 	bl	66b8 <add_to_waitq_locked>
	add_thread_timeout(thread, timeout);
    671a:	4632      	mov	r2, r6
    671c:	462b      	mov	r3, r5
    671e:	4620      	mov	r0, r4
    6720:	f7fd fb8a 	bl	3e38 <add_thread_timeout>
}
    6724:	bd70      	pop	{r4, r5, r6, pc}

00006726 <z_unpend_first_thread>:
{
    6726:	b570      	push	{r4, r5, r6, lr}
    6728:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    672a:	2300      	movs	r3, #0
	__asm__ volatile(
    672c:	f04f 0220 	mov.w	r2, #32
    6730:	f3ef 8511 	mrs	r5, BASEPRI
    6734:	f382 8812 	msr	BASEPRI_MAX, r2
    6738:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    673c:	461c      	mov	r4, r3
    673e:	e004      	b.n	674a <z_unpend_first_thread+0x24>
	__asm__ volatile(
    6740:	f385 8811 	msr	BASEPRI, r5
    6744:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    6748:	2301      	movs	r3, #1
    674a:	b963      	cbnz	r3, 6766 <z_unpend_first_thread+0x40>
		thread = _priq_wait_best(&wait_q->waitq);
    674c:	4630      	mov	r0, r6
    674e:	f7ff ff4c 	bl	65ea <z_priq_dumb_best>
		if (thread != NULL) {
    6752:	4604      	mov	r4, r0
    6754:	2800      	cmp	r0, #0
    6756:	d0f3      	beq.n	6740 <z_unpend_first_thread+0x1a>
			unpend_thread_no_timeout(thread);
    6758:	f7ff ff39 	bl	65ce <unpend_thread_no_timeout>
    675c:	f104 0018 	add.w	r0, r4, #24
    6760:	f000 f81e 	bl	67a0 <z_abort_timeout>
    6764:	e7ec      	b.n	6740 <z_unpend_first_thread+0x1a>
}
    6766:	4620      	mov	r0, r4
    6768:	bd70      	pop	{r4, r5, r6, pc}

0000676a <init_ready_q>:
	sys_dlist_init(&rq->runq);
    676a:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    676c:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    676e:	6083      	str	r3, [r0, #8]
}
    6770:	4770      	bx	lr

00006772 <remove_timeout>:
{
    6772:	b510      	push	{r4, lr}
    6774:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    6776:	f7fd ff51 	bl	461c <next>
    677a:	b148      	cbz	r0, 6790 <remove_timeout+0x1e>
    677c:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    677e:	6903      	ldr	r3, [r0, #16]
    6780:	6941      	ldr	r1, [r0, #20]
    6782:	6920      	ldr	r0, [r4, #16]
    6784:	181b      	adds	r3, r3, r0
    6786:	6960      	ldr	r0, [r4, #20]
    6788:	eb41 0100 	adc.w	r1, r1, r0
    678c:	6113      	str	r3, [r2, #16]
    678e:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    6790:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    6792:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    6794:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6796:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6798:	2300      	movs	r3, #0
    679a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    679c:	6063      	str	r3, [r4, #4]
}
    679e:	bd10      	pop	{r4, pc}

000067a0 <z_abort_timeout>:
{
    67a0:	b570      	push	{r4, r5, r6, lr}
    67a2:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    67a4:	2300      	movs	r3, #0
	__asm__ volatile(
    67a6:	f04f 0220 	mov.w	r2, #32
    67aa:	f3ef 8611 	mrs	r6, BASEPRI
    67ae:	f382 8812 	msr	BASEPRI_MAX, r2
    67b2:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    67b6:	f06f 0015 	mvn.w	r0, #21
    67ba:	e004      	b.n	67c6 <z_abort_timeout+0x26>
	__asm__ volatile(
    67bc:	f386 8811 	msr	BASEPRI, r6
    67c0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    67c4:	2301      	movs	r3, #1
    67c6:	461d      	mov	r5, r3
    67c8:	b93b      	cbnz	r3, 67da <z_abort_timeout+0x3a>
	return node->next != NULL;
    67ca:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    67cc:	2b00      	cmp	r3, #0
    67ce:	d0f5      	beq.n	67bc <z_abort_timeout+0x1c>
			remove_timeout(to);
    67d0:	4620      	mov	r0, r4
    67d2:	f7ff ffce 	bl	6772 <remove_timeout>
			ret = 0;
    67d6:	4628      	mov	r0, r5
    67d8:	e7f0      	b.n	67bc <z_abort_timeout+0x1c>
}
    67da:	bd70      	pop	{r4, r5, r6, pc}

000067dc <z_get_next_timeout_expiry>:
{
    67dc:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    67de:	2300      	movs	r3, #0
	__asm__ volatile(
    67e0:	f04f 0220 	mov.w	r2, #32
    67e4:	f3ef 8411 	mrs	r4, BASEPRI
    67e8:	f382 8812 	msr	BASEPRI_MAX, r2
    67ec:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    67f0:	f04f 30ff 	mov.w	r0, #4294967295
    67f4:	e006      	b.n	6804 <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
    67f6:	f7fd ff29 	bl	464c <next_timeout>
	__asm__ volatile(
    67fa:	f384 8811 	msr	BASEPRI, r4
    67fe:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    6802:	2301      	movs	r3, #1
    6804:	2b00      	cmp	r3, #0
    6806:	d0f6      	beq.n	67f6 <z_get_next_timeout_expiry+0x1a>
}
    6808:	bd10      	pop	{r4, pc}

0000680a <z_set_timeout_expiry>:
{
    680a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    680c:	4606      	mov	r6, r0
    680e:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    6810:	2300      	movs	r3, #0
	__asm__ volatile(
    6812:	f04f 0220 	mov.w	r2, #32
    6816:	f3ef 8511 	mrs	r5, BASEPRI
    681a:	f382 8812 	msr	BASEPRI_MAX, r2
    681e:	f3bf 8f6f 	isb	sy
    6822:	e00a      	b.n	683a <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    6824:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    6826:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    682a:	2801      	cmp	r0, #1
    682c:	dd00      	ble.n	6830 <z_set_timeout_expiry+0x26>
    682e:	b97c      	cbnz	r4, 6850 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    6830:	f385 8811 	msr	BASEPRI, r5
    6834:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    6838:	2301      	movs	r3, #1
    683a:	461c      	mov	r4, r3
    683c:	b97b      	cbnz	r3, 685e <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    683e:	f7fd ff05 	bl	464c <next_timeout>
			      || (ticks <= next_to);
    6842:	f1b0 3fff 	cmp.w	r0, #4294967295
    6846:	d0ed      	beq.n	6824 <z_set_timeout_expiry+0x1a>
    6848:	42b0      	cmp	r0, r6
    684a:	dbec      	blt.n	6826 <z_set_timeout_expiry+0x1c>
    684c:	2401      	movs	r4, #1
    684e:	e7ea      	b.n	6826 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6850:	4639      	mov	r1, r7
    6852:	42b0      	cmp	r0, r6
    6854:	bfa8      	it	ge
    6856:	4630      	movge	r0, r6
    6858:	f7fb ffb2 	bl	27c0 <sys_clock_set_timeout>
    685c:	e7e8      	b.n	6830 <z_set_timeout_expiry+0x26>
}
    685e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006860 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    6860:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    6862:	f7fe f805 	bl	4870 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    6866:	bd08      	pop	{r3, pc}

00006868 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    6868:	b900      	cbnz	r0, 686c <z_impl_k_busy_wait+0x4>
    686a:	4770      	bx	lr
{
    686c:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    686e:	f7fe fd83 	bl	5378 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    6872:	bd08      	pop	{r3, pc}

00006874 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    6874:	4770      	bx	lr
	...
